{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 16:07:46 2012 " "Info: Processing started: Tue Nov 27 16:07:46 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off top_level_fsm -c top_level_fsm --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off top_level_fsm -c top_level_fsm --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "clk50m " "Warning: Clock Setting \"clk50m\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "top_level_fsm:fsm\|led_control:led\|clk_div:c5hz\|r_new_clock " "Info: Detected ripple clock \"top_level_fsm:fsm\|led_control:led\|clk_div:c5hz\|r_new_clock\" as buffer" {  } { { "clk_div.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/clk_div.v" 28 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_level_fsm:fsm\|led_control:led\|clk_div:c5hz\|r_new_clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_level_fsm:fsm\|motor_control:motor1\|clk_div:s\|r_new_clock " "Info: Detected ripple clock \"top_level_fsm:fsm\|motor_control:motor1\|clk_div:s\|r_new_clock\" as buffer" {  } { { "clk_div.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/clk_div.v" 28 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_level_fsm:fsm\|motor_control:motor1\|clk_div:s\|r_new_clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkTick " "Info: Detected ripple clock \"top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkTick\" as buffer" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 19 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkTick" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_level_fsm:fsm\|RCServo:lid_servo\|ClkTick " "Info: Detected ripple clock \"top_level_fsm:fsm\|RCServo:lid_servo\|ClkTick\" as buffer" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 19 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_level_fsm:fsm\|RCServo:lid_servo\|ClkTick" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkTick " "Info: Detected ripple clock \"top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkTick\" as buffer" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 19 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkTick" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkTick " "Info: Detected ripple clock \"top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkTick\" as buffer" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 19 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkTick" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_level_fsm:fsm\|disp_x_token:blue_tokens\|RCServo:rc1\|ClkTick " "Info: Detected ripple clock \"top_level_fsm:fsm\|disp_x_token:blue_tokens\|RCServo:rc1\|ClkTick\" as buffer" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 19 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_level_fsm:fsm\|disp_x_token:blue_tokens\|RCServo:rc1\|ClkTick" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 register AUDIO_SOPC:sopc_inst\|cpu_0:the_cpu_0\|W_alu_result\[3\] register AUDIO_SOPC:sopc_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|registered_cpu_0_data_master_readdata\[0\] 8.071 ns " "Info: Slack time is 8.071 ns for clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" between source register \"AUDIO_SOPC:sopc_inst\|cpu_0:the_cpu_0\|W_alu_result\[3\]\" and destination register \"AUDIO_SOPC:sopc_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|registered_cpu_0_data_master_readdata\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "83.83 MHz 11.929 ns " "Info: Fmax is 83.83 MHz (period= 11.929 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.761 ns + Largest register register " "Info: + Largest register to register requirement is 19.761 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 17.581 ns " "Info: + Latch edge is 17.581 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 20.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" is 20.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 20.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" is 20.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 destination 2.511 ns + Shortest register " "Info: + Shortest clock path from clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" to destination register is 2.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3163 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 3163; COMB Node = 'AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.602 ns) 2.511 ns AUDIO_SOPC:sopc_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|registered_cpu_0_data_master_readdata\[0\] 3 REG LCFF_X22_Y8_N7 3 " "Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.511 ns; Loc. = LCFF_X22_Y8_N7; Fanout = 3; REG Node = 'AUDIO_SOPC:sopc_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|registered_cpu_0_data_master_readdata\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[0] } "NODE_NAME" } } { "AUDIO_SOPC.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/AUDIO_SOPC.v" 2443 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.97 % ) " "Info: Total cell delay = 0.602 ns ( 23.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.909 ns ( 76.03 % ) " "Info: Total interconnect delay = 1.909 ns ( 76.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[0] {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 source 2.511 ns - Longest register " "Info: - Longest clock path from clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" to source register is 2.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3163 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 3163; COMB Node = 'AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.602 ns) 2.511 ns AUDIO_SOPC:sopc_inst\|cpu_0:the_cpu_0\|W_alu_result\[3\] 3 REG LCFF_X13_Y7_N23 237 " "Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.511 ns; Loc. = LCFF_X13_Y7_N23; Fanout = 237; REG Node = 'AUDIO_SOPC:sopc_inst\|cpu_0:the_cpu_0\|W_alu_result\[3\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|W_alu_result[3] } "NODE_NAME" } } { "cpu_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/cpu_0.v" 4496 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.97 % ) " "Info: Total cell delay = 0.602 ns ( 23.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.909 ns ( 76.03 % ) " "Info: Total interconnect delay = 1.909 ns ( 76.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|W_alu_result[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|W_alu_result[3] {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[0] {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|W_alu_result[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|W_alu_result[3] {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "cpu_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/cpu_0.v" 4496 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "AUDIO_SOPC.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/AUDIO_SOPC.v" 2443 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[0] {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|W_alu_result[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|W_alu_result[3] {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.690 ns - Longest register register " "Info: - Longest register to register delay is 11.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUDIO_SOPC:sopc_inst\|cpu_0:the_cpu_0\|W_alu_result\[3\] 1 REG LCFF_X13_Y7_N23 237 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y7_N23; Fanout = 237; REG Node = 'AUDIO_SOPC:sopc_inst\|cpu_0:the_cpu_0\|W_alu_result\[3\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|W_alu_result[3] } "NODE_NAME" } } { "cpu_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/cpu_0.v" 4496 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.654 ns) + CELL(0.521 ns) 3.175 ns AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|o_avalon_readdata\[0\]~10 2 COMB LCCOMB_X34_Y6_N18 1 " "Info: 2: + IC(2.654 ns) + CELL(0.521 ns) = 3.175 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 1; COMB Node = 'AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|o_avalon_readdata\[0\]~10'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|W_alu_result[3] AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[0]~10 } "NODE_NAME" } } { "../../../../../altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "D:/altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.536 ns) + CELL(0.545 ns) 4.256 ns AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|o_avalon_readdata\[0\]~11 3 COMB LCCOMB_X34_Y6_N6 1 " "Info: 3: + IC(0.536 ns) + CELL(0.545 ns) = 4.256 ns; Loc. = LCCOMB_X34_Y6_N6; Fanout = 1; COMB Node = 'AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|o_avalon_readdata\[0\]~11'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[0]~10 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[0]~11 } "NODE_NAME" } } { "../../../../../altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "D:/altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.178 ns) 5.553 ns AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|o_avalon_readdata\[0\]~12 4 COMB LCCOMB_X32_Y7_N4 1 " "Info: 4: + IC(1.119 ns) + CELL(0.178 ns) = 5.553 ns; Loc. = LCCOMB_X32_Y7_N4; Fanout = 1; COMB Node = 'AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|o_avalon_readdata\[0\]~12'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[0]~11 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[0]~12 } "NODE_NAME" } } { "../../../../../altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "D:/altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.521 ns) 6.364 ns AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|o_avalon_readdata\[0\]~13 5 COMB LCCOMB_X32_Y7_N10 1 " "Info: 5: + IC(0.290 ns) + CELL(0.521 ns) = 6.364 ns; Loc. = LCCOMB_X32_Y7_N10; Fanout = 1; COMB Node = 'AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|o_avalon_readdata\[0\]~13'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[0]~12 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[0]~13 } "NODE_NAME" } } { "../../../../../altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "D:/altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.545 ns) 7.225 ns AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|o_avalon_readdata\[0\]~14 6 COMB LCCOMB_X32_Y7_N6 1 " "Info: 6: + IC(0.316 ns) + CELL(0.545 ns) = 7.225 ns; Loc. = LCCOMB_X32_Y7_N6; Fanout = 1; COMB Node = 'AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|o_avalon_readdata\[0\]~14'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[0]~13 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[0]~14 } "NODE_NAME" } } { "../../../../../altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "D:/altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.545 ns) 8.090 ns AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|o_avalon_readdata\[0\]~15 7 COMB LCCOMB_X32_Y7_N16 1 " "Info: 7: + IC(0.320 ns) + CELL(0.545 ns) = 8.090 ns; Loc. = LCCOMB_X32_Y7_N16; Fanout = 1; COMB Node = 'AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|o_avalon_readdata\[0\]~15'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[0]~14 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[0]~15 } "NODE_NAME" } } { "../../../../../altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "D:/altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.731 ns) + CELL(0.521 ns) 10.342 ns AUDIO_SOPC:sopc_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|p1_registered_cpu_0_data_master_readdata\[0\]~2 8 COMB LCCOMB_X21_Y4_N30 1 " "Info: 8: + IC(1.731 ns) + CELL(0.521 ns) = 10.342 ns; Loc. = LCCOMB_X21_Y4_N30; Fanout = 1; COMB Node = 'AUDIO_SOPC:sopc_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|p1_registered_cpu_0_data_master_readdata\[0\]~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.252 ns" { AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[0]~15 AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[0]~2 } "NODE_NAME" } } { "AUDIO_SOPC.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/AUDIO_SOPC.v" 2351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.322 ns) 11.594 ns AUDIO_SOPC:sopc_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|p1_registered_cpu_0_data_master_readdata\[0\]~3 9 COMB LCCOMB_X22_Y8_N6 1 " "Info: 9: + IC(0.930 ns) + CELL(0.322 ns) = 11.594 ns; Loc. = LCCOMB_X22_Y8_N6; Fanout = 1; COMB Node = 'AUDIO_SOPC:sopc_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|p1_registered_cpu_0_data_master_readdata\[0\]~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[0]~2 AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[0]~3 } "NODE_NAME" } } { "AUDIO_SOPC.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/AUDIO_SOPC.v" 2351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 11.690 ns AUDIO_SOPC:sopc_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|registered_cpu_0_data_master_readdata\[0\] 10 REG LCFF_X22_Y8_N7 3 " "Info: 10: + IC(0.000 ns) + CELL(0.096 ns) = 11.690 ns; Loc. = LCFF_X22_Y8_N7; Fanout = 3; REG Node = 'AUDIO_SOPC:sopc_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|registered_cpu_0_data_master_readdata\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[0]~3 AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[0] } "NODE_NAME" } } { "AUDIO_SOPC.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/AUDIO_SOPC.v" 2443 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.794 ns ( 32.46 % ) " "Info: Total cell delay = 3.794 ns ( 32.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.896 ns ( 67.54 % ) " "Info: Total interconnect delay = 7.896 ns ( 67.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.690 ns" { AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|W_alu_result[3] AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[0]~10 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[0]~11 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[0]~12 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[0]~13 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[0]~14 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[0]~15 AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[0]~2 AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[0]~3 AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.690 ns" { AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|W_alu_result[3] {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[0]~10 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[0]~11 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[0]~12 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[0]~13 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[0]~14 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[0]~15 {} AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[0]~2 {} AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[0]~3 {} AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[0] {} } { 0.000ns 2.654ns 0.536ns 1.119ns 0.290ns 0.316ns 0.320ns 1.731ns 0.930ns 0.000ns } { 0.000ns 0.521ns 0.545ns 0.178ns 0.521ns 0.545ns 0.545ns 0.521ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[0] {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|W_alu_result[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|W_alu_result[3] {} } { 0.000ns 0.929ns 0.980ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.690 ns" { AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|W_alu_result[3] AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[0]~10 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[0]~11 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[0]~12 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[0]~13 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[0]~14 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[0]~15 AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[0]~2 AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[0]~3 AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.690 ns" { AUDIO_SOPC:sopc_inst|cpu_0:the_cpu_0|W_alu_result[3] {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[0]~10 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[0]~11 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[0]~12 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[0]~13 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[0]~14 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|o_avalon_readdata[0]~15 {} AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[0]~2 {} AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|p1_registered_cpu_0_data_master_readdata[0]~3 {} AUDIO_SOPC:sopc_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[0] {} } { 0.000ns 2.654ns 0.536ns 1.119ns 0.290ns 0.316ns 0.320ns 1.731ns 0.930ns 0.000ns } { 0.000ns 0.521ns 0.545ns 0.178ns 0.521ns 0.545ns 0.545ns 0.521ns 0.322ns 0.096ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_Audio\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_Audio\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM\|slave_read_request register AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1 1.742 ns " "Info: Slack time is 1.742 ns for clock \"CLOCK_50\" between source register \"AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM\|slave_read_request\" and destination register \"AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.515 ns + Largest register register " "Info: + Largest register to register requirement is 2.515 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.419 ns + " "Info: + Setup relationship between source and destination is 2.419 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 17.581 ns " "Info: - Launch edge is 17.581 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 20.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" is 20.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.335 ns + Largest " "Info: + Largest clock skew is 0.335 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.854 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 10 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 506 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 506; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1 3 REG LCFF_X13_Y8_N27 1 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X13_Y8_N27; Fanout = 1; REG Node = 'AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { CLOCK_50~clkctrl AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "altera_std_synchronizer.v" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { CLOCK_50 CLOCK_50~clkctrl AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 source 2.519 ns - Longest register " "Info: - Longest clock path from clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" to source register is 2.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3163 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 3163; COMB Node = 'AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.519 ns AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM\|slave_read_request 3 REG LCFF_X13_Y8_N21 2 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.519 ns; Loc. = LCFF_X13_Y8_N21; Fanout = 2; REG Node = 'AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM\|slave_read_request'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request } "NODE_NAME" } } { "AUDIO_SOPC_clock_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/AUDIO_SOPC_clock_0.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.90 % ) " "Info: Total cell delay = 0.602 ns ( 23.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.917 ns ( 76.10 % ) " "Info: Total interconnect delay = 1.917 ns ( 76.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request {} } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { CLOCK_50 CLOCK_50~clkctrl AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request {} } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "AUDIO_SOPC_clock_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/AUDIO_SOPC_clock_0.v" 74 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "altera_std_synchronizer.v" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { CLOCK_50 CLOCK_50~clkctrl AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request {} } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.773 ns - Longest register register " "Info: - Longest register to register delay is 0.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM\|slave_read_request 1 REG LCFF_X13_Y8_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y8_N21; Fanout = 2; REG Node = 'AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM\|slave_read_request'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request } "NODE_NAME" } } { "AUDIO_SOPC_clock_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/AUDIO_SOPC_clock_0.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.413 ns) 0.773 ns AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1 2 REG LCFF_X13_Y8_N27 1 " "Info: 2: + IC(0.360 ns) + CELL(0.413 ns) = 0.773 ns; Loc. = LCFF_X13_Y8_N27; Fanout = 1; REG Node = 'AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.773 ns" { AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "altera_std_synchronizer.v" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.413 ns ( 53.43 % ) " "Info: Total cell delay = 0.413 ns ( 53.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.360 ns ( 46.57 % ) " "Info: Total interconnect delay = 0.360 ns ( 46.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.773 ns" { AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.773 ns" { AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request {} AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 {} } { 0.000ns 0.360ns } { 0.000ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { CLOCK_50 CLOCK_50~clkctrl AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.519 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request {} } { 0.000ns 0.929ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.773 ns" { AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.773 ns" { AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|AUDIO_SOPC_clock_0_slave_FSM:slave_FSM|slave_read_request {} AUDIO_SOPC:sopc_inst|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 {} } { 0.000ns 0.360ns } { 0.000ns 0.413ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27\[0\] " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|irsr_reg\[0\] register sld_hub:auto_hub\|tdo 103.26 MHz 9.684 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 103.26 MHz between source register \"sld_hub:auto_hub\|irsr_reg\[0\]\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 9.684 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.600 ns + Longest register register " "Info: + Longest register to register delay is 4.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|irsr_reg\[0\] 1 REG LCFF_X13_Y14_N17 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y14_N17; Fanout = 10; REG Node = 'sld_hub:auto_hub\|irsr_reg\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.941 ns) + CELL(0.458 ns) 1.399 ns sld_hub:auto_hub\|Equal3~0 2 COMB LCCOMB_X11_Y14_N8 3 " "Info: 2: + IC(0.941 ns) + CELL(0.458 ns) = 1.399 ns; Loc. = LCCOMB_X11_Y14_N8; Fanout = 3; COMB Node = 'sld_hub:auto_hub\|Equal3~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.399 ns" { sld_hub:auto_hub|irsr_reg[0] sld_hub:auto_hub|Equal3~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.322 ns) 2.036 ns sld_hub:auto_hub\|tdo~1 3 COMB LCCOMB_X11_Y14_N24 1 " "Info: 3: + IC(0.315 ns) + CELL(0.322 ns) = 2.036 ns; Loc. = LCCOMB_X11_Y14_N24; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~1 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.542 ns) 2.896 ns sld_hub:auto_hub\|tdo~2 4 COMB LCCOMB_X11_Y14_N14 1 " "Info: 4: + IC(0.318 ns) + CELL(0.542 ns) = 2.896 ns; Loc. = LCCOMB_X11_Y14_N14; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.278 ns) 3.480 ns sld_hub:auto_hub\|tdo~3 5 COMB LCCOMB_X11_Y14_N4 1 " "Info: 5: + IC(0.306 ns) + CELL(0.278 ns) = 3.480 ns; Loc. = LCCOMB_X11_Y14_N4; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.178 ns) 4.504 ns sld_hub:auto_hub\|tdo~4 6 COMB LCCOMB_X10_Y15_N18 1 " "Info: 6: + IC(0.846 ns) + CELL(0.178 ns) = 4.504 ns; Loc. = LCCOMB_X10_Y15_N18; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~4'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.600 ns sld_hub:auto_hub\|tdo 7 REG LCFF_X10_Y15_N19 2 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 4.600 ns; Loc. = LCFF_X10_Y15_N19; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.874 ns ( 40.74 % ) " "Info: Total cell delay = 1.874 ns ( 40.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.726 ns ( 59.26 % ) " "Info: Total interconnect delay = 2.726 ns ( 59.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { sld_hub:auto_hub|irsr_reg[0] sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { sld_hub:auto_hub|irsr_reg[0] {} sld_hub:auto_hub|Equal3~0 {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~2 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~4 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.941ns 0.315ns 0.318ns 0.306ns 0.846ns 0.000ns } { 0.000ns 0.458ns 0.322ns 0.542ns 0.278ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.909 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.313 ns) + CELL(0.000 ns) 3.313 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 159 " "Info: 2: + IC(3.313 ns) + CELL(0.000 ns) = 3.313 ns; Loc. = CLKCTRL_G1; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.313 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 4.909 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X10_Y15_N19 2 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 4.909 ns; Loc. = LCFF_X10_Y15_N19; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 12.26 % ) " "Info: Total cell delay = 0.602 ns ( 12.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.307 ns ( 87.74 % ) " "Info: Total interconnect delay = 4.307 ns ( 87.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.909 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.909 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 3.313ns 0.994ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.912 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.313 ns) + CELL(0.000 ns) 3.313 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 159 " "Info: 2: + IC(3.313 ns) + CELL(0.000 ns) = 3.313 ns; Loc. = CLKCTRL_G1; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.313 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.602 ns) 4.912 ns sld_hub:auto_hub\|irsr_reg\[0\] 3 REG LCFF_X13_Y14_N17 10 " "Info: 3: + IC(0.997 ns) + CELL(0.602 ns) = 4.912 ns; Loc. = LCFF_X13_Y14_N17; Fanout = 10; REG Node = 'sld_hub:auto_hub\|irsr_reg\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 12.26 % ) " "Info: Total cell delay = 0.602 ns ( 12.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.310 ns ( 87.74 % ) " "Info: Total interconnect delay = 4.310 ns ( 87.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.912 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.912 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[0] {} } { 0.000ns 3.313ns 0.997ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.909 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.909 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 3.313ns 0.994ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.912 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.912 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[0] {} } { 0.000ns 3.313ns 0.997ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } } { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { sld_hub:auto_hub|irsr_reg[0] sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { sld_hub:auto_hub|irsr_reg[0] {} sld_hub:auto_hub|Equal3~0 {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~2 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~4 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.941ns 0.315ns 0.318ns 0.306ns 0.846ns 0.000ns } { 0.000ns 0.458ns 0.322ns 0.542ns 0.278ns 0.178ns 0.096ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.909 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.909 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 3.313ns 0.994ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.912 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.912 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[0] {} } { 0.000ns 3.313ns 0.997ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 register AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\] register AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\] 445 ps " "Info: Minimum slack time is 445 ps for clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" between source register \"AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\]\" and destination register \"AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\] 1 REG LCFF_X3_Y6_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y6_N19; Fanout = 2; REG Node = 'AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "sdram_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/sdram_0.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|Selector0~0 2 COMB LCCOMB_X3_Y6_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X3_Y6_N18; Fanout = 1; COMB Node = 'AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|Selector0~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|Selector0~0 } "NODE_NAME" } } { "sdram_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/sdram_0.v" 352 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\] 3 REG LCFF_X3_Y6_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X3_Y6_N19; Fanout = 2; REG Node = 'AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|Selector0~0 AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "sdram_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/sdram_0.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|Selector0~0 AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|Selector0~0 {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.419 ns " "Info: + Latch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 20.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" is 20.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 20.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" is 20.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 destination 2.512 ns + Longest register " "Info: + Longest clock path from clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" to destination register is 2.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3163 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 3163; COMB Node = 'AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.602 ns) 2.512 ns AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\] 3 REG LCFF_X3_Y6_N19 2 " "Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.512 ns; Loc. = LCFF_X3_Y6_N19; Fanout = 2; REG Node = 'AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "sdram_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/sdram_0.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.96 % ) " "Info: Total cell delay = 0.602 ns ( 23.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.910 ns ( 76.04 % ) " "Info: Total interconnect delay = 1.910 ns ( 76.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.929ns 0.981ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 source 2.512 ns - Shortest register " "Info: - Shortest clock path from clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" to source register is 2.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3163 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 3163; COMB Node = 'AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.602 ns) 2.512 ns AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\] 3 REG LCFF_X3_Y6_N19 2 " "Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.512 ns; Loc. = LCFF_X3_Y6_N19; Fanout = 2; REG Node = 'AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "sdram_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/sdram_0.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.96 % ) " "Info: Total cell delay = 0.602 ns ( 23.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.910 ns ( 76.04 % ) " "Info: Total interconnect delay = 1.910 ns ( 76.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.929ns 0.981ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.929ns 0.981ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "sdram_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/sdram_0.v" 351 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "sdram_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/sdram_0.v" 351 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.929ns 0.981ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|Selector0~0 AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|Selector0~0 {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|sdram_0:the_sdram_0|i_cmd[3] {} } { 0.000ns 0.929ns 0.981ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkCount\[1\] register top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkTick 204 ps " "Info: Minimum slack time is 204 ps for clock \"CLOCK_50\" between source register \"top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkCount\[1\]\" and destination register \"top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkTick\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.120 ns + Shortest register register " "Info: + Shortest register to register delay is 1.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkCount\[1\] 1 REG LCFF_X27_Y2_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y2_N7; Fanout = 3; REG Node = 'top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkCount\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkCount[1] } "NODE_NAME" } } { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.177 ns) 0.552 ns top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|Equal0~0 2 COMB LCCOMB_X27_Y2_N30 1 " "Info: 2: + IC(0.375 ns) + CELL(0.177 ns) = 0.552 ns; Loc. = LCCOMB_X27_Y2_N30; Fanout = 1; COMB Node = 'top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|Equal0~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.552 ns" { top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkCount[1] top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|Equal0~0 } "NODE_NAME" } } { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 1.024 ns top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|Equal0~2 3 COMB LCCOMB_X27_Y2_N26 1 " "Info: 3: + IC(0.294 ns) + CELL(0.178 ns) = 1.024 ns; Loc. = LCCOMB_X27_Y2_N26; Fanout = 1; COMB Node = 'top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|Equal0~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|Equal0~0 top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|Equal0~2 } "NODE_NAME" } } { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.120 ns top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkTick 4 REG LCFF_X27_Y2_N27 9 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.120 ns; Loc. = LCFF_X27_Y2_N27; Fanout = 9; REG Node = 'top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkTick'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|Equal0~2 top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkTick } "NODE_NAME" } } { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.451 ns ( 40.27 % ) " "Info: Total cell delay = 0.451 ns ( 40.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.669 ns ( 59.73 % ) " "Info: Total interconnect delay = 0.669 ns ( 59.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.120 ns" { top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkCount[1] top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|Equal0~0 top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|Equal0~2 top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkTick } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.120 ns" { top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkCount[1] {} top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|Equal0~0 {} top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|Equal0~2 {} top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkTick {} } { 0.000ns 0.375ns 0.294ns 0.000ns } { 0.000ns 0.177ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.916 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.916 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.907 ns + Smallest " "Info: + Smallest clock skew is 0.907 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 3.764 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 3.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 10 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.136 ns) + CELL(0.602 ns) 3.764 ns top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkTick 2 REG LCFF_X27_Y2_N27 9 " "Info: 2: + IC(2.136 ns) + CELL(0.602 ns) = 3.764 ns; Loc. = LCFF_X27_Y2_N27; Fanout = 9; REG Node = 'top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkTick'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { CLOCK_50 top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkTick } "NODE_NAME" } } { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 43.25 % ) " "Info: Total cell delay = 1.628 ns ( 43.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.136 ns ( 56.75 % ) " "Info: Total interconnect delay = 2.136 ns ( 56.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.764 ns" { CLOCK_50 top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkTick } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.764 ns" { CLOCK_50 {} CLOCK_50~combout {} top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkTick {} } { 0.000ns 0.000ns 2.136ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.857 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 10 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 506 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 506; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.857 ns top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkCount\[1\] 3 REG LCFF_X27_Y2_N7 3 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X27_Y2_N7; Fanout = 3; REG Node = 'top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkCount\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { CLOCK_50~clkctrl top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkCount[1] } "NODE_NAME" } } { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.98 % ) " "Info: Total cell delay = 1.628 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.229 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { CLOCK_50 CLOCK_50~clkctrl top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkCount[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkCount[1] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.764 ns" { CLOCK_50 top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkTick } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.764 ns" { CLOCK_50 {} CLOCK_50~combout {} top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkTick {} } { 0.000ns 0.000ns 2.136ns } { 0.000ns 1.026ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { CLOCK_50 CLOCK_50~clkctrl top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkCount[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkCount[1] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.764 ns" { CLOCK_50 top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkTick } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.764 ns" { CLOCK_50 {} CLOCK_50~combout {} top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkTick {} } { 0.000ns 0.000ns 2.136ns } { 0.000ns 1.026ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { CLOCK_50 CLOCK_50~clkctrl top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkCount[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkCount[1] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.120 ns" { top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkCount[1] top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|Equal0~0 top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|Equal0~2 top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkTick } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.120 ns" { top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkCount[1] {} top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|Equal0~0 {} top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|Equal0~2 {} top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkTick {} } { 0.000ns 0.375ns 0.294ns 0.000ns } { 0.000ns 0.177ns 0.178ns 0.096ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.764 ns" { CLOCK_50 top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkTick } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.764 ns" { CLOCK_50 {} CLOCK_50~combout {} top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkTick {} } { 0.000ns 0.000ns 2.136ns } { 0.000ns 1.026ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { CLOCK_50 CLOCK_50~clkctrl top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkCount[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkCount[1] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 pin SD_CMD register AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|registered_data_input\[0\] 1.903 ns " "Info: Slack time is 1.903 ns for clock \"CLOCK_50\" between source pin \"SD_CMD\" and destination register \"AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|registered_data_input\[0\]\"" { { "Info" "ITDB_FULL_TSU_REQUIREMENT" "8.000 ns + register " "Info: + tsu requirement for source pin and destination register is 8.000 ns" {  } {  } 0 0 "%2!c! tsu requirement for source pin and destination %3!s! is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TSU_RESULT" "6.097 ns - " "Info: - tsu from clock to input pin is 6.097 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.930 ns + Longest pin register " "Info: + Longest pin to register delay is 5.930 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SD_CMD 1 PIN PIN_Y20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_Y20; Fanout = 2; PIN Node = 'SD_CMD'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns SD_CMD~0 2 COMB IOC_X50_Y3_N2 4 " "Info: 2: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = IOC_X50_Y3_N2; Fanout = 4; COMB Node = 'SD_CMD~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.834 ns" { SD_CMD SD_CMD~0 } "NODE_NAME" } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.177 ns) 1.852 ns AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|start_reading_bits~2 3 COMB LCCOMB_X49_Y3_N6 2 " "Info: 3: + IC(0.841 ns) + CELL(0.177 ns) = 1.852 ns; Loc. = LCCOMB_X49_Y3_N6; Fanout = 2; COMB Node = 'AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|start_reading_bits~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { SD_CMD~0 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~2 } "NODE_NAME" } } { "../../../../../altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "D:/altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.707 ns) + CELL(0.178 ns) 3.737 ns AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|start_reading_bits~4 4 COMB LCCOMB_X36_Y6_N0 2 " "Info: 4: + IC(1.707 ns) + CELL(0.178 ns) = 3.737 ns; Loc. = LCCOMB_X36_Y6_N0; Fanout = 2; COMB Node = 'AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|start_reading_bits~4'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.885 ns" { AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~2 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~4 } "NODE_NAME" } } { "../../../../../altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "D:/altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 4.207 ns AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|registered_data_input\[100\]~0 5 COMB LCCOMB_X36_Y6_N6 136 " "Info: 5: + IC(0.292 ns) + CELL(0.178 ns) = 4.207 ns; Loc. = LCCOMB_X36_Y6_N6; Fanout = 136; COMB Node = 'AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|registered_data_input\[100\]~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~4 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[100]~0 } "NODE_NAME" } } { "../../../../../altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "D:/altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.541 ns) + CELL(0.182 ns) 5.930 ns AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|registered_data_input\[0\] 6 REG IOC_X50_Y3_N2 2 " "Info: 6: + IC(1.541 ns) + CELL(0.182 ns) = 5.930 ns; Loc. = IOC_X50_Y3_N2; Fanout = 2; REG Node = 'AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|registered_data_input\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[100]~0 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[0] } "NODE_NAME" } } { "../../../../../altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "D:/altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.549 ns ( 26.12 % ) " "Info: Total cell delay = 1.549 ns ( 26.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.381 ns ( 73.88 % ) " "Info: Total interconnect delay = 4.381 ns ( 73.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.930 ns" { SD_CMD SD_CMD~0 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~2 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~4 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[100]~0 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.930 ns" { SD_CMD {} SD_CMD~0 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~2 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~4 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[100]~0 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[0] {} } { 0.000ns 0.000ns 0.841ns 1.707ns 0.292ns 1.541ns } { 0.000ns 0.834ns 0.177ns 0.178ns 0.178ns 0.182ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 -2.419 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" is -2.419 ns" {  } { { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 18 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.089 ns + " "Info: + Micro setup delay of destination is 0.089 ns" {  } { { "../../../../../altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "D:/altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 destination 2.341 ns - Shortest register " "Info: - Shortest clock path from clock \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0\" to destination register is 2.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3163 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 3163; COMB Node = 'AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.295 ns) 2.341 ns AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|registered_data_input\[0\] 3 REG IOC_X50_Y3_N2 2 " "Info: 3: + IC(1.117 ns) + CELL(0.295 ns) = 2.341 ns; Loc. = IOC_X50_Y3_N2; Fanout = 2; REG Node = 'AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|registered_data_input\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[0] } "NODE_NAME" } } { "../../../../../altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "D:/altera/91sp2/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.295 ns ( 12.60 % ) " "Info: Total cell delay = 0.295 ns ( 12.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.046 ns ( 87.40 % ) " "Info: Total interconnect delay = 2.046 ns ( 87.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[0] {} } { 0.000ns 0.929ns 1.117ns } { 0.000ns 0.000ns 0.295ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.930 ns" { SD_CMD SD_CMD~0 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~2 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~4 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[100]~0 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.930 ns" { SD_CMD {} SD_CMD~0 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~2 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~4 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[100]~0 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[0] {} } { 0.000ns 0.000ns 0.841ns 1.707ns 0.292ns 1.541ns } { 0.000ns 0.834ns 0.177ns 0.178ns 0.178ns 0.182ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[0] {} } { 0.000ns 0.929ns 1.117ns } { 0.000ns 0.000ns 0.295ns } "" } }  } 0 0 "%2!c! tsu from clock to input pin is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.930 ns" { SD_CMD SD_CMD~0 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~2 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~4 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[100]~0 AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.930 ns" { SD_CMD {} SD_CMD~0 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~2 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|start_reading_bits~4 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[100]~0 {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[0] {} } { 0.000ns 0.000ns 0.841ns 1.707ns 0.292ns 1.541ns } { 0.000ns 0.834ns 0.177ns 0.178ns 0.178ns 0.182ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 {} AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0~clkctrl {} AUDIO_SOPC:sopc_inst|SDCARD:the_SDCARD|Altera_UP_SD_Card_Avalon_Interface:sdcard|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[0] {} } { 0.000ns 0.929ns 1.117ns } { 0.000ns 0.000ns 0.295ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "tco 389 " "Warning: Can't achieve timing requirement tco along 389 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register top_level_fsm:fsm\|state\[1\]~_Duplicate_1 pin mtne_flags\[5\] -3.872 ns " "Info: Slack time is -3.872 ns for clock \"CLOCK_50\" between source register \"top_level_fsm:fsm\|state\[1\]~_Duplicate_1\" and destination pin \"mtne_flags\[5\]\"" { { "Info" "ITDB_FULL_TCO_REQUIREMENT" "8.000 ns + register " "Info: + tco requirement for source register and destination pin is 8.000 ns" {  } {  } 0 0 "%2!c! tco requirement for source %3!s! and destination pin is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TCO_RESULT" "11.872 ns - " "Info: - tco from clock to output pin is 11.872 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.846 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 10 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 506 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 506; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.602 ns) 2.846 ns top_level_fsm:fsm\|state\[1\]~_Duplicate_1 3 REG LCFF_X3_Y21_N25 78 " "Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.846 ns; Loc. = LCFF_X3_Y21_N25; Fanout = 78; REG Node = 'top_level_fsm:fsm\|state\[1\]~_Duplicate_1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { CLOCK_50~clkctrl top_level_fsm:fsm|state[1]~_Duplicate_1 } "NODE_NAME" } } { "top_level_fsm.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.v" 316 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.20 % ) " "Info: Total cell delay = 1.628 ns ( 57.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.218 ns ( 42.80 % ) " "Info: Total interconnect delay = 1.218 ns ( 42.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { CLOCK_50 CLOCK_50~clkctrl top_level_fsm:fsm|state[1]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} top_level_fsm:fsm|state[1]~_Duplicate_1 {} } { 0.000ns 0.000ns 0.238ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "top_level_fsm.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.v" 316 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.749 ns + Longest register pin " "Info: + Longest register to pin delay is 8.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns top_level_fsm:fsm\|state\[1\]~_Duplicate_1 1 REG LCFF_X3_Y21_N25 78 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y21_N25; Fanout = 78; REG Node = 'top_level_fsm:fsm\|state\[1\]~_Duplicate_1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|state[1]~_Duplicate_1 } "NODE_NAME" } } { "top_level_fsm.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.v" 316 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.322 ns) 1.228 ns top_level_fsm:fsm\|Selector15~0 2 COMB LCCOMB_X2_Y21_N22 5 " "Info: 2: + IC(0.906 ns) + CELL(0.322 ns) = 1.228 ns; Loc. = LCCOMB_X2_Y21_N22; Fanout = 5; COMB Node = 'top_level_fsm:fsm\|Selector15~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.228 ns" { top_level_fsm:fsm|state[1]~_Duplicate_1 top_level_fsm:fsm|Selector15~0 } "NODE_NAME" } } { "top_level_fsm.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.v" 619 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.178 ns) 2.256 ns top_level_fsm:fsm\|Selector39~3 3 COMB LCCOMB_X2_Y19_N12 1 " "Info: 3: + IC(0.850 ns) + CELL(0.178 ns) = 2.256 ns; Loc. = LCCOMB_X2_Y19_N12; Fanout = 1; COMB Node = 'top_level_fsm:fsm\|Selector39~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.028 ns" { top_level_fsm:fsm|Selector15~0 top_level_fsm:fsm|Selector39~3 } "NODE_NAME" } } { "top_level_fsm.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.v" 619 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.178 ns) 2.733 ns top_level_fsm:fsm\|Selector39~6 4 COMB LCCOMB_X2_Y19_N26 7 " "Info: 4: + IC(0.299 ns) + CELL(0.178 ns) = 2.733 ns; Loc. = LCCOMB_X2_Y19_N26; Fanout = 7; COMB Node = 'top_level_fsm:fsm\|Selector39~6'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { top_level_fsm:fsm|Selector39~3 top_level_fsm:fsm|Selector39~6 } "NODE_NAME" } } { "top_level_fsm.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.v" 619 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.178 ns) 3.224 ns top_level_fsm:fsm\|Selector39~7 5 COMB LCCOMB_X2_Y19_N20 2 " "Info: 5: + IC(0.313 ns) + CELL(0.178 ns) = 3.224 ns; Loc. = LCCOMB_X2_Y19_N20; Fanout = 2; COMB Node = 'top_level_fsm:fsm\|Selector39~7'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { top_level_fsm:fsm|Selector39~6 top_level_fsm:fsm|Selector39~7 } "NODE_NAME" } } { "top_level_fsm.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.v" 619 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.655 ns) + CELL(2.870 ns) 8.749 ns mtne_flags\[5\] 6 PIN PIN_Y21 0 " "Info: 6: + IC(2.655 ns) + CELL(2.870 ns) = 8.749 ns; Loc. = PIN_Y21; Fanout = 0; PIN Node = 'mtne_flags\[5\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.525 ns" { top_level_fsm:fsm|Selector39~7 mtne_flags[5] } "NODE_NAME" } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.726 ns ( 42.59 % ) " "Info: Total cell delay = 3.726 ns ( 42.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.023 ns ( 57.41 % ) " "Info: Total interconnect delay = 5.023 ns ( 57.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.749 ns" { top_level_fsm:fsm|state[1]~_Duplicate_1 top_level_fsm:fsm|Selector15~0 top_level_fsm:fsm|Selector39~3 top_level_fsm:fsm|Selector39~6 top_level_fsm:fsm|Selector39~7 mtne_flags[5] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.749 ns" { top_level_fsm:fsm|state[1]~_Duplicate_1 {} top_level_fsm:fsm|Selector15~0 {} top_level_fsm:fsm|Selector39~3 {} top_level_fsm:fsm|Selector39~6 {} top_level_fsm:fsm|Selector39~7 {} mtne_flags[5] {} } { 0.000ns 0.906ns 0.850ns 0.299ns 0.313ns 2.655ns } { 0.000ns 0.322ns 0.178ns 0.178ns 0.178ns 2.870ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { CLOCK_50 CLOCK_50~clkctrl top_level_fsm:fsm|state[1]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} top_level_fsm:fsm|state[1]~_Duplicate_1 {} } { 0.000ns 0.000ns 0.238ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.749 ns" { top_level_fsm:fsm|state[1]~_Duplicate_1 top_level_fsm:fsm|Selector15~0 top_level_fsm:fsm|Selector39~3 top_level_fsm:fsm|Selector39~6 top_level_fsm:fsm|Selector39~7 mtne_flags[5] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.749 ns" { top_level_fsm:fsm|state[1]~_Duplicate_1 {} top_level_fsm:fsm|Selector15~0 {} top_level_fsm:fsm|Selector39~3 {} top_level_fsm:fsm|Selector39~6 {} top_level_fsm:fsm|Selector39~7 {} mtne_flags[5] {} } { 0.000ns 0.906ns 0.850ns 0.299ns 0.313ns 2.655ns } { 0.000ns 0.322ns 0.178ns 0.178ns 0.178ns 2.870ns } "" } }  } 0 0 "%2!c! tco from clock to output pin is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { CLOCK_50 CLOCK_50~clkctrl top_level_fsm:fsm|state[1]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} top_level_fsm:fsm|state[1]~_Duplicate_1 {} } { 0.000ns 0.000ns 0.238ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.749 ns" { top_level_fsm:fsm|state[1]~_Duplicate_1 top_level_fsm:fsm|Selector15~0 top_level_fsm:fsm|Selector39~3 top_level_fsm:fsm|Selector39~6 top_level_fsm:fsm|Selector39~7 mtne_flags[5] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.749 ns" { top_level_fsm:fsm|state[1]~_Duplicate_1 {} top_level_fsm:fsm|Selector15~0 {} top_level_fsm:fsm|Selector39~3 {} top_level_fsm:fsm|Selector39~6 {} top_level_fsm:fsm|Selector39~7 {} mtne_flags[5] {} } { 0.000ns 0.906ns 0.850ns 0.299ns 0.313ns 2.655ns } { 0.000ns 0.322ns 0.178ns 0.178ns 0.178ns 2.870ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.810 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.810 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.810 ns) 2.810 ns altera_reserved_tdo 2 PIN PIN_L5 0 " "Info: 2: + IC(0.000 ns) + CELL(2.810 ns) = 2.810 ns; Loc. = PIN_L5; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.810 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.810 ns ( 100.00 % ) " "Info: Total cell delay = 2.810 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.810 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.810 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.810ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:auto_hub\|jtag_ir_reg\[9\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 3.164 ns register " "Info: th for register \"sld_hub:auto_hub\|jtag_ir_reg\[9\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 3.164 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.908 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.908 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.313 ns) + CELL(0.000 ns) 3.313 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 159 " "Info: 2: + IC(3.313 ns) + CELL(0.000 ns) = 3.313 ns; Loc. = CLKCTRL_G1; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.313 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 4.908 ns sld_hub:auto_hub\|jtag_ir_reg\[9\] 3 REG LCFF_X9_Y15_N7 2 " "Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 4.908 ns; Loc. = LCFF_X9_Y15_N7; Fanout = 2; REG Node = 'sld_hub:auto_hub\|jtag_ir_reg\[9\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|jtag_ir_reg[9] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 590 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 12.27 % ) " "Info: Total cell delay = 0.602 ns ( 12.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.306 ns ( 87.73 % ) " "Info: Total interconnect delay = 4.306 ns ( 87.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.908 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|jtag_ir_reg[9] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.908 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|jtag_ir_reg[9] {} } { 0.000ns 3.313ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 590 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.030 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y14_N0 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 16; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.756 ns) + CELL(0.178 ns) 1.934 ns sld_hub:auto_hub\|jtag_ir_reg\[9\]~feeder 2 COMB LCCOMB_X9_Y15_N6 1 " "Info: 2: + IC(1.756 ns) + CELL(0.178 ns) = 1.934 ns; Loc. = LCCOMB_X9_Y15_N6; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|jtag_ir_reg\[9\]~feeder'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.934 ns" { altera_internal_jtag~TDIUTAP sld_hub:auto_hub|jtag_ir_reg[9]~feeder } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 590 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.030 ns sld_hub:auto_hub\|jtag_ir_reg\[9\] 3 REG LCFF_X9_Y15_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.030 ns; Loc. = LCFF_X9_Y15_N7; Fanout = 2; REG Node = 'sld_hub:auto_hub\|jtag_ir_reg\[9\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { sld_hub:auto_hub|jtag_ir_reg[9]~feeder sld_hub:auto_hub|jtag_ir_reg[9] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 590 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.274 ns ( 13.50 % ) " "Info: Total cell delay = 0.274 ns ( 13.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.756 ns ( 86.50 % ) " "Info: Total interconnect delay = 1.756 ns ( 86.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.030 ns" { altera_internal_jtag~TDIUTAP sld_hub:auto_hub|jtag_ir_reg[9]~feeder sld_hub:auto_hub|jtag_ir_reg[9] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.030 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:auto_hub|jtag_ir_reg[9]~feeder {} sld_hub:auto_hub|jtag_ir_reg[9] {} } { 0.000ns 1.756ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.908 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|jtag_ir_reg[9] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.908 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|jtag_ir_reg[9] {} } { 0.000ns 3.313ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.030 ns" { altera_internal_jtag~TDIUTAP sld_hub:auto_hub|jtag_ir_reg[9]~feeder sld_hub:auto_hub|jtag_ir_reg[9] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.030 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:auto_hub|jtag_ir_reg[9]~feeder {} sld_hub:auto_hub|jtag_ir_reg[9] {} } { 0.000ns 1.756ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 16:07:53 2012 " "Info: Processing ended: Tue Nov 27 16:07:53 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
