Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Feb 18 08:02:06 2025
| Host         : James running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MicroBlaze_wrapper_timing_summary_routed.rpt -pb MicroBlaze_wrapper_timing_summary_routed.pb -rpx MicroBlaze_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MicroBlaze_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  2           
TIMING-6   Critical Warning  No common primary clock between related clocks      3           
TIMING-7   Critical Warning  No common node between related clocks               3           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               275         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.153     -687.517                    600                 5519        0.014        0.000                      0                 5519        1.100        0.000                       0                  2203  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
MicroBlaze_i/clk_wiz_0/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_MicroBlaze_clk_wiz_0_0    {0.000 31.250}       62.500          16.000          
  clkfbout_MicroBlaze_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
clk1Mhz                              {0.000 500.000}      1000.000        1.000           
clk_fpga_0                           {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MicroBlaze_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_MicroBlaze_clk_wiz_0_0         22.764        0.000                      0                  303        0.138        0.000                      0                  303       30.750        0.000                       0                   269  
  clkfbout_MicroBlaze_clk_wiz_0_0                                                                                                                                                      2.845        0.000                       0                     3  
clk1Mhz                                  990.255        0.000                      0                  518        0.124        0.000                      0                  518      499.500        0.000                       0                   151  
clk_fpga_0                                -3.153     -687.517                    600                 4554        0.014        0.000                      0                 4554        1.520        0.000                       0                  1779  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk1Mhz                          clk_out1_MicroBlaze_clk_wiz_0_0       58.744        0.000                      0                    3        0.050        0.000                      0                    3  
clk_out1_MicroBlaze_clk_wiz_0_0  clk1Mhz                               27.164        0.000                      0                  144       30.836        0.000                      0                  144  
clk1Mhz                          clk_fpga_0                             2.245        0.000                      0                    1        1.169        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clkfbout_MicroBlaze_clk_wiz_0_0                                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MicroBlaze_i/clk_wiz_0/inst/clk_in1
  To Clock:  MicroBlaze_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MicroBlaze_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       22.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.764ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.276ns  (logic 2.544ns (30.740%)  route 5.732ns (69.260%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 32.739 - 31.250 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.661     1.661    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X11Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.456     2.117 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.914     3.031    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]
    SLICE_X10Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.155 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.155    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.531 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.009     3.540    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.657 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.657    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.774 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.774    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.891 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.891    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.008 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.008    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.125 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.125    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.242 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.242    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.461 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           1.218     5.679    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[29]
    SLICE_X12Y31         LUT4 (Prop_lut4_I0_O)        0.295     5.974 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.819     6.793    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.917 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.962     7.879    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X12Y27         LUT3 (Prop_lut3_I2_O)        0.124     8.003 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_5/O
                         net (fo=4, routed)           1.332     9.335    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_5_n_0
    SLICE_X8Y25          LUT5 (Prop_lut5_I3_O)        0.124     9.459 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[8]_i_1/O
                         net (fo=2, routed)           0.478     9.937    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[8]_i_1_n_0
    SLICE_X7Y25          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.489    32.739    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X7Y25          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.844    
                         clock uncertainty           -0.089    32.755    
    SLICE_X7Y25          FDRE (Setup_fdre_C_D)       -0.055    32.700    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[8]
  -------------------------------------------------------------------
                         required time                         32.700    
                         arrival time                          -9.937    
  -------------------------------------------------------------------
                         slack                                 22.764    

Slack (MET) :             22.791ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.260ns  (logic 2.774ns (33.582%)  route 5.486ns (66.418%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 32.740 - 31.250 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.661     1.661    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X11Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.456     2.117 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.914     3.031    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]
    SLICE_X10Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.155 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.155    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.531 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.009     3.540    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.657 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.657    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.774 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.774    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.891 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.891    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.008 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.008    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.125 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.125    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.242 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.242    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.461 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           1.218     5.679    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[29]
    SLICE_X12Y31         LUT4 (Prop_lut4_I0_O)        0.295     5.974 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.819     6.793    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.917 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.962     7.879    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X12Y27         LUT4 (Prop_lut4_I0_O)        0.150     8.029 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.374     9.404    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I4_O)        0.328     9.732 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[1]_i_1/O
                         net (fo=2, routed)           0.190     9.921    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[1]_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.490    32.740    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X13Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.139    32.879    
                         clock uncertainty           -0.089    32.790    
    SLICE_X13Y25         FDRE (Setup_fdre_C_D)       -0.078    32.712    MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[1]
  -------------------------------------------------------------------
                         required time                         32.712    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                 22.791    

Slack (MET) :             22.805ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.231ns  (logic 2.774ns (33.702%)  route 5.457ns (66.298%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 32.739 - 31.250 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.661     1.661    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X11Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.456     2.117 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.914     3.031    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]
    SLICE_X10Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.155 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.155    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.531 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.009     3.540    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.657 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.657    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.774 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.774    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.891 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.891    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.008 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.008    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.125 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.125    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.242 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.242    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.461 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           1.218     5.679    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[29]
    SLICE_X12Y31         LUT4 (Prop_lut4_I0_O)        0.295     5.974 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.819     6.793    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.917 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.962     7.879    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X12Y27         LUT4 (Prop_lut4_I0_O)        0.150     8.029 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.006     9.035    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X8Y25          LUT6 (Prop_lut6_I2_O)        0.328     9.363 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[5]_i_1/O
                         net (fo=2, routed)           0.529     9.892    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[5]_i_1_n_0
    SLICE_X7Y25          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.489    32.739    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X7Y25          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.844    
                         clock uncertainty           -0.089    32.755    
    SLICE_X7Y25          FDRE (Setup_fdre_C_D)       -0.058    32.697    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]
  -------------------------------------------------------------------
                         required time                         32.697    
                         arrival time                          -9.892    
  -------------------------------------------------------------------
                         slack                                 22.805    

Slack (MET) :             22.818ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.254ns  (logic 2.955ns (35.802%)  route 5.299ns (64.198%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 32.732 - 31.250 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.654     1.654    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X17Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.456     2.110 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.902     3.012    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]
    SLICE_X16Y25         LUT1 (Prop_lut1_I0_O)        0.124     3.136 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.136    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.669 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.669    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.786 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.786    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.903 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.903    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.020 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.020    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.137 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.137    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.254 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.254    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.371 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.371    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.610 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[2]
                         net (fo=1, routed)           1.093     5.703    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[31]
    SLICE_X13Y32         LUT4 (Prop_lut4_I2_O)        0.301     6.004 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.641     6.645    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.769 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.109     7.878    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X18Y27         LUT4 (Prop_lut4_I0_O)        0.150     8.028 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.998     9.026    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X18Y25         LUT6 (Prop_lut6_I2_O)        0.326     9.352 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[6]_i_1/O
                         net (fo=2, routed)           0.556     9.908    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[6]_i_1_n_0
    SLICE_X20Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.482    32.732    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X20Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.837    
                         clock uncertainty           -0.089    32.748    
    SLICE_X20Y25         FDRE (Setup_fdre_C_D)       -0.023    32.725    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]
  -------------------------------------------------------------------
                         required time                         32.725    
                         arrival time                          -9.908    
  -------------------------------------------------------------------
                         slack                                 22.818    

Slack (MET) :             22.907ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.124ns  (logic 2.774ns (34.146%)  route 5.350ns (65.854%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 32.739 - 31.250 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.661     1.661    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X11Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.456     2.117 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.914     3.031    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]
    SLICE_X10Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.155 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.155    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.531 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.009     3.540    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.657 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.657    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.774 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.774    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.891 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.891    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.008 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.008    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.125 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.125    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.242 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.242    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.461 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           1.218     5.679    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[29]
    SLICE_X12Y31         LUT4 (Prop_lut4_I0_O)        0.295     5.974 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.819     6.793    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.917 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.962     7.879    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X12Y27         LUT4 (Prop_lut4_I0_O)        0.150     8.029 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.075     9.105    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.328     9.433 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[2]_i_1/O
                         net (fo=2, routed)           0.352     9.785    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[2]_i_1_n_0
    SLICE_X7Y25          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.489    32.739    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X7Y25          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.844    
                         clock uncertainty           -0.089    32.755    
    SLICE_X7Y25          FDRE (Setup_fdre_C_D)       -0.064    32.691    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]
  -------------------------------------------------------------------
                         required time                         32.691    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                 22.907    

Slack (MET) :             22.961ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.111ns  (logic 2.727ns (33.623%)  route 5.384ns (66.377%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 32.732 - 31.250 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.654     1.654    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X17Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.456     2.110 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.902     3.012    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]
    SLICE_X16Y25         LUT1 (Prop_lut1_I0_O)        0.124     3.136 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.136    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.669 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.669    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.786 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.786    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.903 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.903    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.020 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.020    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.137 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.137    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.254 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.254    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.371 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.371    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.610 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[2]
                         net (fo=1, routed)           1.093     5.703    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[31]
    SLICE_X13Y32         LUT4 (Prop_lut4_I2_O)        0.301     6.004 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.641     6.645    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.769 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.109     7.878    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X18Y27         LUT3 (Prop_lut3_I2_O)        0.124     8.002 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_5/O
                         net (fo=4, routed)           0.766     8.768    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_5_n_0
    SLICE_X20Y25         LUT5 (Prop_lut5_I3_O)        0.124     8.892 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[8]_i_1/O
                         net (fo=2, routed)           0.872     9.765    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[8]_i_1_n_0
    SLICE_X20Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.482    32.732    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X20Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.837    
                         clock uncertainty           -0.089    32.748    
    SLICE_X20Y25         FDRE (Setup_fdre_C_D)       -0.023    32.725    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[8]
  -------------------------------------------------------------------
                         required time                         32.725    
                         arrival time                          -9.765    
  -------------------------------------------------------------------
                         slack                                 22.961    

Slack (MET) :             22.964ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.053ns  (logic 2.774ns (34.449%)  route 5.279ns (65.551%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 32.739 - 31.250 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.661     1.661    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X11Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.456     2.117 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.914     3.031    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]
    SLICE_X10Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.155 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.155    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.531 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.009     3.540    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.657 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.657    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.774 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.774    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.891 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.891    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.008 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.008    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.125 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.125    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.242 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.242    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.461 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           1.218     5.679    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[29]
    SLICE_X12Y31         LUT4 (Prop_lut4_I0_O)        0.295     5.974 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.819     6.793    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.917 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.962     7.879    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X12Y27         LUT4 (Prop_lut4_I0_O)        0.150     8.029 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.805     8.834    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I4_O)        0.328     9.162 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[3]_i_1/O
                         net (fo=2, routed)           0.551     9.714    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[3]_i_1_n_0
    SLICE_X7Y25          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.489    32.739    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X7Y25          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.844    
                         clock uncertainty           -0.089    32.755    
    SLICE_X7Y25          FDRE (Setup_fdre_C_D)       -0.078    32.677    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]
  -------------------------------------------------------------------
                         required time                         32.677    
                         arrival time                          -9.714    
  -------------------------------------------------------------------
                         slack                                 22.964    

Slack (MET) :             22.999ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.108ns  (logic 2.774ns (34.214%)  route 5.334ns (65.786%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 32.740 - 31.250 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.661     1.661    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X11Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.456     2.117 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.914     3.031    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[4]
    SLICE_X10Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.155 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.155    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_1_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.531 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.009     3.540    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.657 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.657    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.774 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.774    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.891 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.891    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.008 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.008    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.125 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.125    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.242 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.242    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__5_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.461 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           1.218     5.679    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[29]
    SLICE_X12Y31         LUT4 (Prop_lut4_I0_O)        0.295     5.974 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.819     6.793    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_14_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.917 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.962     7.879    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_10_n_0
    SLICE_X12Y27         LUT4 (Prop_lut4_I0_O)        0.150     8.029 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.523     8.552    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I2_O)        0.328     8.880 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[6]_i_1/O
                         net (fo=2, routed)           0.889     9.769    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[6]_i_1_n_0
    SLICE_X12Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.490    32.740    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X12Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.139    32.879    
                         clock uncertainty           -0.089    32.790    
    SLICE_X12Y25         FDRE (Setup_fdre_C_D)       -0.023    32.767    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]
  -------------------------------------------------------------------
                         required time                         32.767    
                         arrival time                          -9.769    
  -------------------------------------------------------------------
                         slack                                 22.999    

Slack (MET) :             23.001ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.072ns  (logic 2.955ns (36.608%)  route 5.117ns (63.392%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 32.734 - 31.250 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.654     1.654    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X17Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.456     2.110 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.902     3.012    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]
    SLICE_X16Y25         LUT1 (Prop_lut1_I0_O)        0.124     3.136 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.136    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.669 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.669    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.786 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.786    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.903 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.903    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.020 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.020    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.137 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.137    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.254 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.254    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.371 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.371    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.610 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[2]
                         net (fo=1, routed)           1.093     5.703    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[31]
    SLICE_X13Y32         LUT4 (Prop_lut4_I2_O)        0.301     6.004 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.641     6.645    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.769 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.109     7.878    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X18Y27         LUT4 (Prop_lut4_I0_O)        0.150     8.028 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.022     9.051    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X19Y26         LUT6 (Prop_lut6_I2_O)        0.326     9.377 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_1/O
                         net (fo=2, routed)           0.349     9.726    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_1_n_0
    SLICE_X20Y26         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.484    32.734    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X20Y26         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.839    
                         clock uncertainty           -0.089    32.750    
    SLICE_X20Y26         FDRE (Setup_fdre_C_D)       -0.023    32.727    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]
  -------------------------------------------------------------------
                         required time                         32.727    
                         arrival time                          -9.726    
  -------------------------------------------------------------------
                         slack                                 23.001    

Slack (MET) :             23.005ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.032ns  (logic 2.955ns (36.792%)  route 5.077ns (63.208%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 32.732 - 31.250 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.654     1.654    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X17Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.456     2.110 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.902     3.012    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]
    SLICE_X16Y25         LUT1 (Prop_lut1_I0_O)        0.124     3.136 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.136    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.669 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.669    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.786 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.786    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.903 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.903    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X16Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.020 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.020    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X16Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.137 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.137    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.254 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.254    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.371 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.371    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.610 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[2]
                         net (fo=1, routed)           1.093     5.703    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[31]
    SLICE_X13Y32         LUT4 (Prop_lut4_I2_O)        0.301     6.004 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.641     6.645    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.769 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.109     7.878    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X18Y27         LUT4 (Prop_lut4_I0_O)        0.150     8.028 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.777     8.805    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X18Y25         LUT6 (Prop_lut6_I2_O)        0.326     9.131 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[5]_i_1/O
                         net (fo=2, routed)           0.554     9.686    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[5]_i_1_n_0
    SLICE_X21Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.482    32.732    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X21Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.837    
                         clock uncertainty           -0.089    32.748    
    SLICE_X21Y25         FDRE (Setup_fdre_C_D)       -0.058    32.690    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]
  -------------------------------------------------------------------
                         required time                         32.690    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                 23.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.278ns  (logic 0.191ns (68.680%)  route 0.087ns (31.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 32.068 - 31.250 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 31.803 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.546    31.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    30.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.553    31.803    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X13Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.146    31.949 r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[0]/Q
                         net (fo=1, routed)           0.087    32.036    MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave[0]
    SLICE_X12Y25         LUT6 (Prop_lut6_I0_O)        0.045    32.081 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[0]_i_1/O
                         net (fo=2, routed)           0.000    32.081    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[0]_i_1_n_0
    SLICE_X12Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.812    32.062    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    30.693 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.221    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.818    32.068    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X12Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.249    31.819    
    SLICE_X12Y25         FDRE (Hold_fdre_C_D)         0.124    31.943    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]
  -------------------------------------------------------------------
                         required time                        -31.943    
                         arrival time                          32.081    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.277ns  (logic 0.191ns (69.033%)  route 0.086ns (30.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns = ( 32.066 - 31.250 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 31.801 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.546    31.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    30.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.551    31.801    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X18Y26         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.146    31.947 r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[1]/Q
                         net (fo=1, routed)           0.086    32.032    MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave[1]
    SLICE_X19Y26         LUT6 (Prop_lut6_I0_O)        0.045    32.077 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[1]_i_1/O
                         net (fo=2, routed)           0.000    32.077    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[1]_i_1_n_0
    SLICE_X19Y26         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.812    32.062    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    30.693 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.221    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.816    32.066    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X19Y26         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.249    31.817    
    SLICE_X19Y26         FDRE (Hold_fdre_C_D)         0.098    31.915    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[1]
  -------------------------------------------------------------------
                         required time                        -31.915    
                         arrival time                          32.077    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.330ns  (logic 0.191ns (57.861%)  route 0.139ns (42.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 32.068 - 31.250 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 31.803 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.546    31.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    30.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.553    31.803    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X13Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.146    31.949 r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[1]/Q
                         net (fo=1, routed)           0.139    32.088    MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave[1]
    SLICE_X12Y25         LUT6 (Prop_lut6_I0_O)        0.045    32.133 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[1]_i_1/O
                         net (fo=2, routed)           0.000    32.133    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[1]_i_1_n_0
    SLICE_X12Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.812    32.062    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    30.693 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.221    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.818    32.068    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X12Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.249    31.819    
    SLICE_X12Y25         FDRE (Hold_fdre_C_D)         0.125    31.944    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]
  -------------------------------------------------------------------
                         required time                        -31.944    
                         arrival time                          32.133    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.559     0.559    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X31Y34         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[28]/Q
                         net (fo=5, routed)           0.079     0.779    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[28]
    SLICE_X31Y34         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.903 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.903    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[28]_i_1_n_6
    SLICE_X31Y34         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.825     0.825    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X31Y34         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[29]/C
                         clock pessimism             -0.266     0.559    
    SLICE_X31Y34         FDRE (Hold_fdre_C_D)         0.105     0.664    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_2/inst/clkCounter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/clkCounter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.235%)  route 0.079ns (22.765%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.559     0.559    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X15Y36         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[22]/Q
                         net (fo=5, routed)           0.079     0.779    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[22]
    SLICE_X15Y36         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.906 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.906    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[20]_i_1_n_4
    SLICE_X15Y36         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.826     0.826    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X15Y36         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[23]/C
                         clock pessimism             -0.267     0.559    
    SLICE_X15Y36         FDRE (Hold_fdre_C_D)         0.105     0.664    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_2/inst/clkCounter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/clkCounter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.561     0.561    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X15Y38         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[30]/Q
                         net (fo=5, routed)           0.079     0.781    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[30]
    SLICE_X15Y38         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.908 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.908    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[28]_i_1_n_4
    SLICE_X15Y38         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.829     0.829    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X15Y38         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[31]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X15Y38         FDRE (Hold_fdre_C_D)         0.105     0.666    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_2/inst/clkCounter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/clkCounter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.560     0.560    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X15Y37         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[26]/Q
                         net (fo=5, routed)           0.079     0.780    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[26]
    SLICE_X15Y37         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.907 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.907    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[24]_i_1_n_4
    SLICE_X15Y37         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.827     0.827    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X15Y37         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[27]/C
                         clock pessimism             -0.267     0.560    
    SLICE_X15Y37         FDRE (Hold_fdre_C_D)         0.105     0.665    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.559     0.559    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X31Y34         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[30]/Q
                         net (fo=5, routed)           0.079     0.779    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[30]
    SLICE_X31Y34         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.906 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.906    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[28]_i_1_n_4
    SLICE_X31Y34         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.825     0.825    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X31Y34         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[31]/C
                         clock pessimism             -0.266     0.559    
    SLICE_X31Y34         FDRE (Hold_fdre_C_D)         0.105     0.664    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.484%)  route 0.082ns (23.516%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.559     0.559    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X19Y36         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[30]/Q
                         net (fo=5, routed)           0.082     0.782    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[30]
    SLICE_X19Y36         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.909 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.909    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[28]_i_1_n_4
    SLICE_X19Y36         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.826     0.826    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X19Y36         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[31]/C
                         clock pessimism             -0.267     0.559    
    SLICE_X19Y36         FDRE (Hold_fdre_C_D)         0.105     0.664    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.347ns  (logic 0.191ns (55.027%)  route 0.156ns (44.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 32.068 - 31.250 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 31.803 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.546    31.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    30.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.553    31.803    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X27Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE (Prop_fdre_C_Q)         0.146    31.949 r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/Q
                         net (fo=1, routed)           0.156    32.105    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave[0]
    SLICE_X27Y27         LUT6 (Prop_lut6_I0_O)        0.045    32.150 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[0]_i_1/O
                         net (fo=2, routed)           0.000    32.150    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[0]_i_1_n_0
    SLICE_X27Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.812    32.062    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    30.693 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.221    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.818    32.068    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X27Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.262    31.806    
    SLICE_X27Y27         FDRE (Hold_fdre_C_D)         0.098    31.904    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]
  -------------------------------------------------------------------
                         required time                        -31.904    
                         arrival time                          32.150    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y1    MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         62.500      61.251     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X27Y27     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X29Y26     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X29Y26     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X29Y27     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X29Y27     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X27Y27     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X27Y27     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X28Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X27Y27     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X27Y27     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X29Y26     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X29Y26     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X29Y26     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X29Y26     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X29Y27     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X29Y27     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X29Y27     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X29Y27     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X27Y27     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X27Y27     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X29Y26     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X29Y26     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X29Y26     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X29Y26     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X29Y27     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X29Y27     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X29Y27     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X29Y27     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  clkfbout_MicroBlaze_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3    MicroBlaze_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk1Mhz

Setup :            0  Failing Endpoints,  Worst Slack      990.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             990.255ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[2]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        9.027ns  (logic 1.753ns (19.420%)  route 7.274ns (80.582%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT6=3)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 1501.495 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 501.673 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         1.673   501.673    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X17Y7          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.459   502.132 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/Q
                         net (fo=23, routed)          1.478   503.610    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[4]
    SLICE_X13Y10         LUT1 (Prop_lut1_I0_O)        0.124   503.734 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1/O
                         net (fo=1, routed)           0.000   503.734    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   504.135 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry/CO[3]
                         net (fo=1, routed)           0.000   504.135    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   504.357 f  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry__0/O[0]
                         net (fo=2, routed)           1.105   505.462    MicroBlaze_i/waveParser_0/inst/wave1Address4[5]
    SLICE_X14Y10         LUT6 (Prop_lut6_I0_O)        0.299   505.761 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6/O
                         net (fo=1, routed)           0.874   506.636    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6_n_0
    SLICE_X12Y11         LUT6 (Prop_lut6_I2_O)        0.124   506.760 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3/O
                         net (fo=1, routed)           0.831   507.591    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I1_O)        0.124   507.715 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=22, routed)          2.985   510.700    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X34Y13         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         1.495  1501.495    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X34Y13         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.014  1501.509    
                         clock uncertainty           -0.035  1501.474    
    SLICE_X34Y13         FDSE (Setup_fdse_C_S)       -0.519  1500.955    MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[2]
  -------------------------------------------------------------------
                         required time                       1500.955    
                         arrival time                        -510.700    
  -------------------------------------------------------------------
                         slack                                990.255    

Slack (MET) :             990.255ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        9.027ns  (logic 1.753ns (19.420%)  route 7.274ns (80.582%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT6=3)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 1501.495 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 501.673 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         1.673   501.673    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X17Y7          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.459   502.132 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/Q
                         net (fo=23, routed)          1.478   503.610    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[4]
    SLICE_X13Y10         LUT1 (Prop_lut1_I0_O)        0.124   503.734 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1/O
                         net (fo=1, routed)           0.000   503.734    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   504.135 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry/CO[3]
                         net (fo=1, routed)           0.000   504.135    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   504.357 f  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry__0/O[0]
                         net (fo=2, routed)           1.105   505.462    MicroBlaze_i/waveParser_0/inst/wave1Address4[5]
    SLICE_X14Y10         LUT6 (Prop_lut6_I0_O)        0.299   505.761 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6/O
                         net (fo=1, routed)           0.874   506.636    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6_n_0
    SLICE_X12Y11         LUT6 (Prop_lut6_I2_O)        0.124   506.760 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3/O
                         net (fo=1, routed)           0.831   507.591    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I1_O)        0.124   507.715 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=22, routed)          2.985   510.700    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         1.495  1501.495    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X34Y13         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.014  1501.509    
                         clock uncertainty           -0.035  1501.474    
    SLICE_X34Y13         FDRE (Setup_fdre_C_R)       -0.519  1500.955    MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[3]
  -------------------------------------------------------------------
                         required time                       1500.955    
                         arrival time                        -510.700    
  -------------------------------------------------------------------
                         slack                                990.255    

Slack (MET) :             990.255ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        9.027ns  (logic 1.753ns (19.420%)  route 7.274ns (80.582%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT6=3)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 1501.495 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 501.673 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         1.673   501.673    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X17Y7          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.459   502.132 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/Q
                         net (fo=23, routed)          1.478   503.610    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[4]
    SLICE_X13Y10         LUT1 (Prop_lut1_I0_O)        0.124   503.734 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1/O
                         net (fo=1, routed)           0.000   503.734    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   504.135 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry/CO[3]
                         net (fo=1, routed)           0.000   504.135    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   504.357 f  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry__0/O[0]
                         net (fo=2, routed)           1.105   505.462    MicroBlaze_i/waveParser_0/inst/wave1Address4[5]
    SLICE_X14Y10         LUT6 (Prop_lut6_I0_O)        0.299   505.761 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6/O
                         net (fo=1, routed)           0.874   506.636    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6_n_0
    SLICE_X12Y11         LUT6 (Prop_lut6_I2_O)        0.124   506.760 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3/O
                         net (fo=1, routed)           0.831   507.591    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I1_O)        0.124   507.715 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=22, routed)          2.985   510.700    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         1.495  1501.495    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X34Y13         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.014  1501.509    
                         clock uncertainty           -0.035  1501.474    
    SLICE_X34Y13         FDRE (Setup_fdre_C_R)       -0.519  1500.955    MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[4]
  -------------------------------------------------------------------
                         required time                       1500.955    
                         arrival time                        -510.700    
  -------------------------------------------------------------------
                         slack                                990.255    

Slack (MET) :             990.716ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.565ns  (logic 1.753ns (20.467%)  route 6.812ns (79.535%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT6=3)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 1501.494 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 501.673 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         1.673   501.673    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X17Y7          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.459   502.132 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/Q
                         net (fo=23, routed)          1.478   503.610    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[4]
    SLICE_X13Y10         LUT1 (Prop_lut1_I0_O)        0.124   503.734 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1/O
                         net (fo=1, routed)           0.000   503.734    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   504.135 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry/CO[3]
                         net (fo=1, routed)           0.000   504.135    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   504.357 f  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry__0/O[0]
                         net (fo=2, routed)           1.105   505.462    MicroBlaze_i/waveParser_0/inst/wave1Address4[5]
    SLICE_X14Y10         LUT6 (Prop_lut6_I0_O)        0.299   505.761 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6/O
                         net (fo=1, routed)           0.874   506.636    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6_n_0
    SLICE_X12Y11         LUT6 (Prop_lut6_I2_O)        0.124   506.760 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3/O
                         net (fo=1, routed)           0.831   507.591    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I1_O)        0.124   507.715 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=22, routed)          2.523   510.238    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X34Y15         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         1.494  1501.494    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X34Y15         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.014  1501.508    
                         clock uncertainty           -0.035  1501.473    
    SLICE_X34Y15         FDRE (Setup_fdre_C_R)       -0.519  1500.954    MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[10]
  -------------------------------------------------------------------
                         required time                       1500.954    
                         arrival time                        -510.238    
  -------------------------------------------------------------------
                         slack                                990.716    

Slack (MET) :             990.716ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[11]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.565ns  (logic 1.753ns (20.467%)  route 6.812ns (79.535%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT6=3)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 1501.494 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 501.673 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         1.673   501.673    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X17Y7          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.459   502.132 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/Q
                         net (fo=23, routed)          1.478   503.610    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[4]
    SLICE_X13Y10         LUT1 (Prop_lut1_I0_O)        0.124   503.734 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1/O
                         net (fo=1, routed)           0.000   503.734    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   504.135 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry/CO[3]
                         net (fo=1, routed)           0.000   504.135    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   504.357 f  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry__0/O[0]
                         net (fo=2, routed)           1.105   505.462    MicroBlaze_i/waveParser_0/inst/wave1Address4[5]
    SLICE_X14Y10         LUT6 (Prop_lut6_I0_O)        0.299   505.761 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6/O
                         net (fo=1, routed)           0.874   506.636    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6_n_0
    SLICE_X12Y11         LUT6 (Prop_lut6_I2_O)        0.124   506.760 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3/O
                         net (fo=1, routed)           0.831   507.591    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I1_O)        0.124   507.715 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=22, routed)          2.523   510.238    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X34Y15         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         1.494  1501.494    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X34Y15         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.014  1501.508    
                         clock uncertainty           -0.035  1501.473    
    SLICE_X34Y15         FDSE (Setup_fdse_C_S)       -0.519  1500.954    MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[11]
  -------------------------------------------------------------------
                         required time                       1500.954    
                         arrival time                        -510.238    
  -------------------------------------------------------------------
                         slack                                990.716    

Slack (MET) :             990.716ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.565ns  (logic 1.753ns (20.467%)  route 6.812ns (79.535%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT6=3)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 1501.494 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 501.673 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         1.673   501.673    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X17Y7          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.459   502.132 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/Q
                         net (fo=23, routed)          1.478   503.610    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[4]
    SLICE_X13Y10         LUT1 (Prop_lut1_I0_O)        0.124   503.734 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1/O
                         net (fo=1, routed)           0.000   503.734    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   504.135 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry/CO[3]
                         net (fo=1, routed)           0.000   504.135    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   504.357 f  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry__0/O[0]
                         net (fo=2, routed)           1.105   505.462    MicroBlaze_i/waveParser_0/inst/wave1Address4[5]
    SLICE_X14Y10         LUT6 (Prop_lut6_I0_O)        0.299   505.761 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6/O
                         net (fo=1, routed)           0.874   506.636    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6_n_0
    SLICE_X12Y11         LUT6 (Prop_lut6_I2_O)        0.124   506.760 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3/O
                         net (fo=1, routed)           0.831   507.591    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I1_O)        0.124   507.715 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=22, routed)          2.523   510.238    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X34Y15         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         1.494  1501.494    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X34Y15         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.014  1501.508    
                         clock uncertainty           -0.035  1501.473    
    SLICE_X34Y15         FDRE (Setup_fdre_C_R)       -0.519  1500.954    MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[9]
  -------------------------------------------------------------------
                         required time                       1500.954    
                         arrival time                        -510.238    
  -------------------------------------------------------------------
                         slack                                990.716    

Slack (MET) :             990.855ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.427ns  (logic 1.753ns (20.803%)  route 6.674ns (79.199%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT6=3)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 1501.495 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 501.673 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         1.673   501.673    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X17Y7          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.459   502.132 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/Q
                         net (fo=23, routed)          1.478   503.610    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[4]
    SLICE_X13Y10         LUT1 (Prop_lut1_I0_O)        0.124   503.734 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1/O
                         net (fo=1, routed)           0.000   503.734    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   504.135 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry/CO[3]
                         net (fo=1, routed)           0.000   504.135    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   504.357 f  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry__0/O[0]
                         net (fo=2, routed)           1.105   505.462    MicroBlaze_i/waveParser_0/inst/wave1Address4[5]
    SLICE_X14Y10         LUT6 (Prop_lut6_I0_O)        0.299   505.761 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6/O
                         net (fo=1, routed)           0.874   506.636    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6_n_0
    SLICE_X12Y11         LUT6 (Prop_lut6_I2_O)        0.124   506.760 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3/O
                         net (fo=1, routed)           0.831   507.591    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I1_O)        0.124   507.715 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=22, routed)          2.385   510.100    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X34Y14         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         1.495  1501.495    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X34Y14         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.014  1501.509    
                         clock uncertainty           -0.035  1501.474    
    SLICE_X34Y14         FDRE (Setup_fdre_C_R)       -0.519  1500.955    MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[5]
  -------------------------------------------------------------------
                         required time                       1500.955    
                         arrival time                        -510.100    
  -------------------------------------------------------------------
                         slack                                990.855    

Slack (MET) :             990.855ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[6]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.427ns  (logic 1.753ns (20.803%)  route 6.674ns (79.199%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT6=3)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 1501.495 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 501.673 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         1.673   501.673    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X17Y7          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.459   502.132 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/Q
                         net (fo=23, routed)          1.478   503.610    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[4]
    SLICE_X13Y10         LUT1 (Prop_lut1_I0_O)        0.124   503.734 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1/O
                         net (fo=1, routed)           0.000   503.734    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   504.135 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry/CO[3]
                         net (fo=1, routed)           0.000   504.135    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   504.357 f  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry__0/O[0]
                         net (fo=2, routed)           1.105   505.462    MicroBlaze_i/waveParser_0/inst/wave1Address4[5]
    SLICE_X14Y10         LUT6 (Prop_lut6_I0_O)        0.299   505.761 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6/O
                         net (fo=1, routed)           0.874   506.636    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6_n_0
    SLICE_X12Y11         LUT6 (Prop_lut6_I2_O)        0.124   506.760 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3/O
                         net (fo=1, routed)           0.831   507.591    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I1_O)        0.124   507.715 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=22, routed)          2.385   510.100    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X34Y14         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         1.495  1501.495    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X34Y14         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.014  1501.509    
                         clock uncertainty           -0.035  1501.474    
    SLICE_X34Y14         FDSE (Setup_fdse_C_S)       -0.519  1500.955    MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[6]
  -------------------------------------------------------------------
                         required time                       1500.955    
                         arrival time                        -510.100    
  -------------------------------------------------------------------
                         slack                                990.855    

Slack (MET) :             990.855ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[7]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.427ns  (logic 1.753ns (20.803%)  route 6.674ns (79.199%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT6=3)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 1501.495 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 501.673 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         1.673   501.673    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X17Y7          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.459   502.132 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/Q
                         net (fo=23, routed)          1.478   503.610    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[4]
    SLICE_X13Y10         LUT1 (Prop_lut1_I0_O)        0.124   503.734 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1/O
                         net (fo=1, routed)           0.000   503.734    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   504.135 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry/CO[3]
                         net (fo=1, routed)           0.000   504.135    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   504.357 f  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry__0/O[0]
                         net (fo=2, routed)           1.105   505.462    MicroBlaze_i/waveParser_0/inst/wave1Address4[5]
    SLICE_X14Y10         LUT6 (Prop_lut6_I0_O)        0.299   505.761 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6/O
                         net (fo=1, routed)           0.874   506.636    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6_n_0
    SLICE_X12Y11         LUT6 (Prop_lut6_I2_O)        0.124   506.760 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3/O
                         net (fo=1, routed)           0.831   507.591    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I1_O)        0.124   507.715 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=22, routed)          2.385   510.100    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X34Y14         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         1.495  1501.495    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X34Y14         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.014  1501.509    
                         clock uncertainty           -0.035  1501.474    
    SLICE_X34Y14         FDSE (Setup_fdse_C_S)       -0.519  1500.955    MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[7]
  -------------------------------------------------------------------
                         required time                       1500.955    
                         arrival time                        -510.100    
  -------------------------------------------------------------------
                         slack                                990.855    

Slack (MET) :             990.855ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[8]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.427ns  (logic 1.753ns (20.803%)  route 6.674ns (79.199%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT6=3)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 1501.495 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 501.673 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         1.673   501.673    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X17Y7          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.459   502.132 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/Q
                         net (fo=23, routed)          1.478   503.610    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[4]
    SLICE_X13Y10         LUT1 (Prop_lut1_I0_O)        0.124   503.734 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1/O
                         net (fo=1, routed)           0.000   503.734    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_1_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   504.135 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry/CO[3]
                         net (fo=1, routed)           0.000   504.135    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   504.357 f  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry__0/O[0]
                         net (fo=2, routed)           1.105   505.462    MicroBlaze_i/waveParser_0/inst/wave1Address4[5]
    SLICE_X14Y10         LUT6 (Prop_lut6_I0_O)        0.299   505.761 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6/O
                         net (fo=1, routed)           0.874   506.636    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6_n_0
    SLICE_X12Y11         LUT6 (Prop_lut6_I2_O)        0.124   506.760 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3/O
                         net (fo=1, routed)           0.831   507.591    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I1_O)        0.124   507.715 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=22, routed)          2.385   510.100    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X34Y14         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         1.495  1501.495    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X34Y14         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.014  1501.509    
                         clock uncertainty           -0.035  1501.474    
    SLICE_X34Y14         FDSE (Setup_fdse_C_S)       -0.519  1500.955    MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[8]
  -------------------------------------------------------------------
                         required time                       1500.955    
                         arrival time                        -510.100    
  -------------------------------------------------------------------
                         slack                                990.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/wave1Address_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/ADDRARDADDR[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.612ns  (logic 0.167ns (27.299%)  route 0.445ns (72.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 500.563 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         0.563   500.563    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X16Y5          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave1Address_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.167   500.730 r  MicroBlaze_i/waveParser_0/inst/wave1Address_reg[3]/Q
                         net (fo=4, routed)           0.445   501.174    MicroBlaze_i/BlockRam_0/inst/wave01Address[3]
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         0.872   500.872    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.005   500.867    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183   501.050    MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0
  -------------------------------------------------------------------
                         required time                       -501.050    
                         arrival time                         501.174    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1/ADDRARDADDR[12]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.610ns  (logic 0.167ns (27.383%)  route 0.443ns (72.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns = ( 500.868 - 500.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 500.561 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         0.561   500.561    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X16Y10         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y10         FDRE (Prop_fdre_C_Q)         0.167   500.728 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[10]/Q
                         net (fo=2, routed)           0.443   501.170    MicroBlaze_i/BlockRam_0/inst/waveRef3Address[10]
    RAMB18_X1Y4          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         0.868   500.868    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X1Y4          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.005   500.863    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183   501.046    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1
  -------------------------------------------------------------------
                         required time                       -501.046    
                         arrival time                         501.170    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/wave1Address_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/ADDRARDADDR[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.612ns  (logic 0.167ns (27.289%)  route 0.445ns (72.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 500.563 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         0.563   500.563    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X16Y5          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave1Address_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.167   500.730 r  MicroBlaze_i/waveParser_0/inst/wave1Address_reg[4]/Q
                         net (fo=4, routed)           0.445   501.175    MicroBlaze_i/BlockRam_0/inst/wave01Address[4]
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         0.872   500.872    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.005   500.867    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183   501.050    MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0
  -------------------------------------------------------------------
                         required time                       -501.050    
                         arrival time                         501.175    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/wave1Address_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/ADDRARDADDR[12]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.613ns  (logic 0.167ns (27.236%)  route 0.446ns (72.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 500.562 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         0.562   500.562    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X16Y7          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave1Address_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDRE (Prop_fdre_C_Q)         0.167   500.729 r  MicroBlaze_i/waveParser_0/inst/wave1Address_reg[9]/Q
                         net (fo=4, routed)           0.446   501.175    MicroBlaze_i/BlockRam_0/inst/wave01Address[9]
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         0.872   500.872    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.005   500.867    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183   501.050    MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0
  -------------------------------------------------------------------
                         required time                       -501.050    
                         arrival time                         501.175    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[11]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1/ADDRARDADDR[13]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.611ns  (logic 0.167ns (27.334%)  route 0.444ns (72.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns = ( 500.868 - 500.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 500.561 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         0.561   500.561    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X16Y10         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y10         FDSE (Prop_fdse_C_Q)         0.167   500.728 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[11]/Q
                         net (fo=2, routed)           0.444   501.172    MicroBlaze_i/BlockRam_0/inst/waveRef3Address[11]
    RAMB18_X1Y4          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         0.868   500.868    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X1Y4          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.005   500.863    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183   501.046    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1
  -------------------------------------------------------------------
                         required time                       -501.046    
                         arrival time                         501.172    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/wave1Address_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/ADDRARDADDR[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.614ns  (logic 0.167ns (27.188%)  route 0.447ns (72.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 500.563 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         0.563   500.563    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X16Y5          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave1Address_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDSE (Prop_fdse_C_Q)         0.167   500.730 r  MicroBlaze_i/waveParser_0/inst/wave1Address_reg[2]/Q
                         net (fo=4, routed)           0.447   501.177    MicroBlaze_i/BlockRam_0/inst/wave01Address[2]
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         0.872   500.872    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.005   500.867    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183   501.050    MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0
  -------------------------------------------------------------------
                         required time                       -501.050    
                         arrival time                         501.177    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.614ns  (logic 0.167ns (27.200%)  route 0.447ns (72.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns = ( 500.868 - 500.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 500.561 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         0.561   500.561    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X16Y10         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y10         FDRE (Prop_fdre_C_Q)         0.167   500.728 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[9]/Q
                         net (fo=2, routed)           0.447   501.175    MicroBlaze_i/BlockRam_0/inst/waveRef3Address[9]
    RAMB18_X1Y4          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         0.868   500.868    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X1Y4          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.005   500.863    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183   501.046    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1
  -------------------------------------------------------------------
                         required time                       -501.046    
                         arrival time                         501.175    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1/ADDRARDADDR[4]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.617ns  (logic 0.167ns (27.062%)  route 0.450ns (72.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns = ( 500.868 - 500.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 500.562 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         0.562   500.562    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X16Y8          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDSE (Prop_fdse_C_Q)         0.167   500.729 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[2]/Q
                         net (fo=2, routed)           0.450   501.179    MicroBlaze_i/BlockRam_0/inst/waveRef3Address[2]
    RAMB18_X1Y4          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         0.868   500.868    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X1Y4          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.005   500.863    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183   501.046    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1
  -------------------------------------------------------------------
                         required time                       -501.046    
                         arrival time                         501.179    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/wave0Address_reg[6]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.618ns  (logic 0.146ns (23.629%)  route 0.472ns (76.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns = ( 500.864 - 500.000 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 500.558 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         0.558   500.558    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X14Y16         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave0Address_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDSE (Prop_fdse_C_Q)         0.146   500.704 r  MicroBlaze_i/waveParser_0/inst/wave0Address_reg[6]/Q
                         net (fo=6, routed)           0.472   501.176    MicroBlaze_i/BlockRam_0/inst/waveRef0Address[6]
    RAMB36_X1Y3          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         0.864   500.864    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y3          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.005   500.859    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183   501.042    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0
  -------------------------------------------------------------------
                         required time                       -501.042    
                         arrival time                         501.175    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[6]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.624ns  (logic 0.167ns (26.749%)  route 0.457ns (73.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns = ( 500.868 - 500.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 500.562 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         0.562   500.562    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X16Y9          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDSE (Prop_fdse_C_Q)         0.167   500.729 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[6]/Q
                         net (fo=2, routed)           0.457   501.186    MicroBlaze_i/BlockRam_0/inst/waveRef3Address[6]
    RAMB18_X1Y4          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         0.868   500.868    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X1Y4          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.005   500.863    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183   501.046    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1
  -------------------------------------------------------------------
                         required time                       -501.046    
                         arrival time                         501.186    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1Mhz
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y1   MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y0   MicroBlaze_i/BlockRam_0/inst/Ram10_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X2Y5   MicroBlaze_i/BlockRam_0/inst/Ram11_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y12  MicroBlaze_i/BlockRam_0/inst/Ram11_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X2Y1   MicroBlaze_i/BlockRam_0/inst/Ram12_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y13  MicroBlaze_i/BlockRam_0/inst/Ram12_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y3   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y13  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y4   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y6   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y25  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y25  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y25  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y25  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y25  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y25  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y25  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y25  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y25  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y25  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y25  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y25  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y25  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y25  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y25  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y25  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y25  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y25  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y25  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y25  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          600  Failing Endpoints,  Worst Slack       -3.153ns,  Total Violation     -687.517ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.153ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[4]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.976ns  (logic 2.654ns (53.337%)  route 2.322ns (46.663%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 7.675 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns = ( 5.476 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.668     5.476    MicroBlaze_i/CC_0/inst/clk
    SLICE_X11Y20         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDSE (Prop_fdse_C_Q)         0.459     5.935 f  MicroBlaze_i/CC_0/inst/count_reg[4]/Q
                         net (fo=15, routed)          0.305     6.240    MicroBlaze_i/AddressFixer_0/inst/counter[4]
    SLICE_X13Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.364 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2/O
                         net (fo=1, routed)           0.000     6.364    MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.914 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.914    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.227 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/O[3]
                         net (fo=4, routed)           0.863     8.091    MicroBlaze_i/AddressFixer_0/inst/address3[10]
    SLICE_X15Y22         LUT2 (Prop_lut2_I0_O)        0.306     8.397 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.397    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.947 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.947    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.061 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.061    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.175 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=2, routed)           0.796     9.971    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X14Y25         LUT2 (Prop_lut2_I1_O)        0.124    10.095 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_replica/O
                         net (fo=10, routed)          0.357    10.452    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0_repN
    SLICE_X16Y25         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.483     7.675    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X16Y25         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[1]/C
                         clock pessimism              0.231     7.906    
                         clock uncertainty           -0.083     7.823    
    SLICE_X16Y25         FDRE (Setup_fdre_C_R)       -0.524     7.299    MicroBlaze_i/AddressFixer_0/inst/address_reg[1]
  -------------------------------------------------------------------
                         required time                          7.299    
                         arrival time                         -10.452    
  -------------------------------------------------------------------
                         slack                                 -3.153    

Slack (VIOLATED) :        -3.153ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[4]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.976ns  (logic 2.654ns (53.337%)  route 2.322ns (46.663%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 7.675 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns = ( 5.476 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.668     5.476    MicroBlaze_i/CC_0/inst/clk
    SLICE_X11Y20         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDSE (Prop_fdse_C_Q)         0.459     5.935 f  MicroBlaze_i/CC_0/inst/count_reg[4]/Q
                         net (fo=15, routed)          0.305     6.240    MicroBlaze_i/AddressFixer_0/inst/counter[4]
    SLICE_X13Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.364 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2/O
                         net (fo=1, routed)           0.000     6.364    MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.914 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.914    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.227 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/O[3]
                         net (fo=4, routed)           0.863     8.091    MicroBlaze_i/AddressFixer_0/inst/address3[10]
    SLICE_X15Y22         LUT2 (Prop_lut2_I0_O)        0.306     8.397 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.397    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.947 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.947    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.061 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.061    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.175 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=2, routed)           0.796     9.971    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X14Y25         LUT2 (Prop_lut2_I1_O)        0.124    10.095 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_replica/O
                         net (fo=10, routed)          0.357    10.452    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0_repN
    SLICE_X16Y25         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.483     7.675    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X16Y25         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[4]/C
                         clock pessimism              0.231     7.906    
                         clock uncertainty           -0.083     7.823    
    SLICE_X16Y25         FDRE (Setup_fdre_C_R)       -0.524     7.299    MicroBlaze_i/AddressFixer_0/inst/address_reg[4]
  -------------------------------------------------------------------
                         required time                          7.299    
                         arrival time                         -10.452    
  -------------------------------------------------------------------
                         slack                                 -3.153    

Slack (VIOLATED) :        -3.153ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[4]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.976ns  (logic 2.654ns (53.337%)  route 2.322ns (46.663%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 7.675 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns = ( 5.476 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.668     5.476    MicroBlaze_i/CC_0/inst/clk
    SLICE_X11Y20         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDSE (Prop_fdse_C_Q)         0.459     5.935 f  MicroBlaze_i/CC_0/inst/count_reg[4]/Q
                         net (fo=15, routed)          0.305     6.240    MicroBlaze_i/AddressFixer_0/inst/counter[4]
    SLICE_X13Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.364 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2/O
                         net (fo=1, routed)           0.000     6.364    MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.914 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.914    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.227 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/O[3]
                         net (fo=4, routed)           0.863     8.091    MicroBlaze_i/AddressFixer_0/inst/address3[10]
    SLICE_X15Y22         LUT2 (Prop_lut2_I0_O)        0.306     8.397 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.397    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.947 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.947    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.061 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.061    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.175 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=2, routed)           0.796     9.971    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X14Y25         LUT2 (Prop_lut2_I1_O)        0.124    10.095 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_replica/O
                         net (fo=10, routed)          0.357    10.452    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0_repN
    SLICE_X16Y25         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.483     7.675    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X16Y25         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[5]/C
                         clock pessimism              0.231     7.906    
                         clock uncertainty           -0.083     7.823    
    SLICE_X16Y25         FDRE (Setup_fdre_C_R)       -0.524     7.299    MicroBlaze_i/AddressFixer_0/inst/address_reg[5]
  -------------------------------------------------------------------
                         required time                          7.299    
                         arrival time                         -10.452    
  -------------------------------------------------------------------
                         slack                                 -3.153    

Slack (VIOLATED) :        -3.100ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[4]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        5.019ns  (logic 2.654ns (52.879%)  route 2.365ns (47.121%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 7.676 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns = ( 5.476 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.668     5.476    MicroBlaze_i/CC_0/inst/clk
    SLICE_X11Y20         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDSE (Prop_fdse_C_Q)         0.459     5.935 f  MicroBlaze_i/CC_0/inst/count_reg[4]/Q
                         net (fo=15, routed)          0.305     6.240    MicroBlaze_i/AddressFixer_0/inst/counter[4]
    SLICE_X13Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.364 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2/O
                         net (fo=1, routed)           0.000     6.364    MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.914 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.914    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.227 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/O[3]
                         net (fo=4, routed)           0.863     8.091    MicroBlaze_i/AddressFixer_0/inst/address3[10]
    SLICE_X15Y22         LUT2 (Prop_lut2_I0_O)        0.306     8.397 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.397    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.947 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.947    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.061 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.061    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.175 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=2, routed)           0.796     9.971    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X14Y25         LUT2 (Prop_lut2_I1_O)        0.124    10.095 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_replica/O
                         net (fo=10, routed)          0.400    10.495    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0_repN
    SLICE_X14Y24         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.484     7.676    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X14Y24         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
                         clock pessimism              0.231     7.907    
                         clock uncertainty           -0.083     7.824    
    SLICE_X14Y24         FDRE (Setup_fdre_C_R)       -0.429     7.395    MicroBlaze_i/AddressFixer_0/inst/address_reg[11]
  -------------------------------------------------------------------
                         required time                          7.395    
                         arrival time                         -10.495    
  -------------------------------------------------------------------
                         slack                                 -3.100    

Slack (VIOLATED) :        -3.100ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[4]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        5.019ns  (logic 2.654ns (52.879%)  route 2.365ns (47.121%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 7.676 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns = ( 5.476 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.668     5.476    MicroBlaze_i/CC_0/inst/clk
    SLICE_X11Y20         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDSE (Prop_fdse_C_Q)         0.459     5.935 f  MicroBlaze_i/CC_0/inst/count_reg[4]/Q
                         net (fo=15, routed)          0.305     6.240    MicroBlaze_i/AddressFixer_0/inst/counter[4]
    SLICE_X13Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.364 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2/O
                         net (fo=1, routed)           0.000     6.364    MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.914 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.914    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.227 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/O[3]
                         net (fo=4, routed)           0.863     8.091    MicroBlaze_i/AddressFixer_0/inst/address3[10]
    SLICE_X15Y22         LUT2 (Prop_lut2_I0_O)        0.306     8.397 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.397    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.947 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.947    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.061 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.061    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.175 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=2, routed)           0.796     9.971    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X14Y25         LUT2 (Prop_lut2_I1_O)        0.124    10.095 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_replica/O
                         net (fo=10, routed)          0.400    10.495    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0_repN
    SLICE_X14Y24         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.484     7.676    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X14Y24         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[3]/C
                         clock pessimism              0.231     7.907    
                         clock uncertainty           -0.083     7.824    
    SLICE_X14Y24         FDRE (Setup_fdre_C_R)       -0.429     7.395    MicroBlaze_i/AddressFixer_0/inst/address_reg[3]
  -------------------------------------------------------------------
                         required time                          7.395    
                         arrival time                         -10.495    
  -------------------------------------------------------------------
                         slack                                 -3.100    

Slack (VIOLATED) :        -3.100ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[4]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        5.019ns  (logic 2.654ns (52.879%)  route 2.365ns (47.121%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 7.676 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns = ( 5.476 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.668     5.476    MicroBlaze_i/CC_0/inst/clk
    SLICE_X11Y20         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDSE (Prop_fdse_C_Q)         0.459     5.935 f  MicroBlaze_i/CC_0/inst/count_reg[4]/Q
                         net (fo=15, routed)          0.305     6.240    MicroBlaze_i/AddressFixer_0/inst/counter[4]
    SLICE_X13Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.364 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2/O
                         net (fo=1, routed)           0.000     6.364    MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.914 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.914    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.227 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/O[3]
                         net (fo=4, routed)           0.863     8.091    MicroBlaze_i/AddressFixer_0/inst/address3[10]
    SLICE_X15Y22         LUT2 (Prop_lut2_I0_O)        0.306     8.397 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.397    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.947 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.947    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.061 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.061    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.175 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=2, routed)           0.796     9.971    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X14Y25         LUT2 (Prop_lut2_I1_O)        0.124    10.095 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_replica/O
                         net (fo=10, routed)          0.400    10.495    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0_repN
    SLICE_X14Y24         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.484     7.676    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X14Y24         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[9]/C
                         clock pessimism              0.231     7.907    
                         clock uncertainty           -0.083     7.824    
    SLICE_X14Y24         FDRE (Setup_fdre_C_R)       -0.429     7.395    MicroBlaze_i/AddressFixer_0/inst/address_reg[9]
  -------------------------------------------------------------------
                         required time                          7.395    
                         arrival time                         -10.495    
  -------------------------------------------------------------------
                         slack                                 -3.100    

Slack (VIOLATED) :        -3.096ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[4]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        5.015ns  (logic 2.654ns (52.925%)  route 2.361ns (47.075%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 7.676 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns = ( 5.476 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.668     5.476    MicroBlaze_i/CC_0/inst/clk
    SLICE_X11Y20         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDSE (Prop_fdse_C_Q)         0.459     5.935 f  MicroBlaze_i/CC_0/inst/count_reg[4]/Q
                         net (fo=15, routed)          0.305     6.240    MicroBlaze_i/AddressFixer_0/inst/counter[4]
    SLICE_X13Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.364 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2/O
                         net (fo=1, routed)           0.000     6.364    MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.914 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.914    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.227 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/O[3]
                         net (fo=4, routed)           0.863     8.091    MicroBlaze_i/AddressFixer_0/inst/address3[10]
    SLICE_X15Y22         LUT2 (Prop_lut2_I0_O)        0.306     8.397 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.397    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.947 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.947    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.061 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.061    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.175 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=2, routed)           0.796     9.971    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X14Y25         LUT2 (Prop_lut2_I1_O)        0.124    10.095 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_replica/O
                         net (fo=10, routed)          0.396    10.491    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0_repN
    SLICE_X15Y24         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.484     7.676    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X15Y24         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
                         clock pessimism              0.231     7.907    
                         clock uncertainty           -0.083     7.824    
    SLICE_X15Y24         FDRE (Setup_fdre_C_R)       -0.429     7.395    MicroBlaze_i/AddressFixer_0/inst/address_reg[10]
  -------------------------------------------------------------------
                         required time                          7.395    
                         arrival time                         -10.491    
  -------------------------------------------------------------------
                         slack                                 -3.096    

Slack (VIOLATED) :        -3.096ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[4]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        5.015ns  (logic 2.654ns (52.925%)  route 2.361ns (47.075%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 7.676 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns = ( 5.476 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.668     5.476    MicroBlaze_i/CC_0/inst/clk
    SLICE_X11Y20         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDSE (Prop_fdse_C_Q)         0.459     5.935 f  MicroBlaze_i/CC_0/inst/count_reg[4]/Q
                         net (fo=15, routed)          0.305     6.240    MicroBlaze_i/AddressFixer_0/inst/counter[4]
    SLICE_X13Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.364 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2/O
                         net (fo=1, routed)           0.000     6.364    MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.914 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.914    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.227 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/O[3]
                         net (fo=4, routed)           0.863     8.091    MicroBlaze_i/AddressFixer_0/inst/address3[10]
    SLICE_X15Y22         LUT2 (Prop_lut2_I0_O)        0.306     8.397 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.397    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.947 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.947    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.061 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.061    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.175 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=2, routed)           0.796     9.971    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X14Y25         LUT2 (Prop_lut2_I1_O)        0.124    10.095 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_replica/O
                         net (fo=10, routed)          0.396    10.491    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0_repN
    SLICE_X15Y24         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.484     7.676    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X15Y24         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[6]/C
                         clock pessimism              0.231     7.907    
                         clock uncertainty           -0.083     7.824    
    SLICE_X15Y24         FDRE (Setup_fdre_C_R)       -0.429     7.395    MicroBlaze_i/AddressFixer_0/inst/address_reg[6]
  -------------------------------------------------------------------
                         required time                          7.395    
                         arrival time                         -10.491    
  -------------------------------------------------------------------
                         slack                                 -3.096    

Slack (VIOLATED) :        -3.096ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[4]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        5.015ns  (logic 2.654ns (52.925%)  route 2.361ns (47.075%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 7.676 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns = ( 5.476 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.668     5.476    MicroBlaze_i/CC_0/inst/clk
    SLICE_X11Y20         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDSE (Prop_fdse_C_Q)         0.459     5.935 f  MicroBlaze_i/CC_0/inst/count_reg[4]/Q
                         net (fo=15, routed)          0.305     6.240    MicroBlaze_i/AddressFixer_0/inst/counter[4]
    SLICE_X13Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.364 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2/O
                         net (fo=1, routed)           0.000     6.364    MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.914 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.914    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.227 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/O[3]
                         net (fo=4, routed)           0.863     8.091    MicroBlaze_i/AddressFixer_0/inst/address3[10]
    SLICE_X15Y22         LUT2 (Prop_lut2_I0_O)        0.306     8.397 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.397    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.947 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.947    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.061 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.061    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.175 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=2, routed)           0.796     9.971    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X14Y25         LUT2 (Prop_lut2_I1_O)        0.124    10.095 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_replica/O
                         net (fo=10, routed)          0.396    10.491    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0_repN
    SLICE_X15Y24         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.484     7.676    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X15Y24         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[7]/C
                         clock pessimism              0.231     7.907    
                         clock uncertainty           -0.083     7.824    
    SLICE_X15Y24         FDRE (Setup_fdre_C_R)       -0.429     7.395    MicroBlaze_i/AddressFixer_0/inst/address_reg[7]
  -------------------------------------------------------------------
                         required time                          7.395    
                         arrival time                         -10.491    
  -------------------------------------------------------------------
                         slack                                 -3.096    

Slack (VIOLATED) :        -3.096ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[4]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        5.015ns  (logic 2.654ns (52.925%)  route 2.361ns (47.075%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 7.676 - 5.000 ) 
    Source Clock Delay      (SCD):    2.976ns = ( 5.476 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.668     5.476    MicroBlaze_i/CC_0/inst/clk
    SLICE_X11Y20         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDSE (Prop_fdse_C_Q)         0.459     5.935 f  MicroBlaze_i/CC_0/inst/count_reg[4]/Q
                         net (fo=15, routed)          0.305     6.240    MicroBlaze_i/AddressFixer_0/inst/counter[4]
    SLICE_X13Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.364 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2/O
                         net (fo=1, routed)           0.000     6.364    MicroBlaze_i/AddressFixer_0/inst/address3_carry_i_2_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.914 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.914    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.227 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/O[3]
                         net (fo=4, routed)           0.863     8.091    MicroBlaze_i/AddressFixer_0/inst/address3[10]
    SLICE_X15Y22         LUT2 (Prop_lut2_I0_O)        0.306     8.397 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.397    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_7_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.947 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.947    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.061 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.061    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.175 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=2, routed)           0.796     9.971    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X14Y25         LUT2 (Prop_lut2_I1_O)        0.124    10.095 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_replica/O
                         net (fo=10, routed)          0.396    10.491    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0_repN
    SLICE_X15Y24         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.484     7.676    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X15Y24         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[8]/C
                         clock pessimism              0.231     7.907    
                         clock uncertainty           -0.083     7.824    
    SLICE_X15Y24         FDRE (Setup_fdre_C_R)       -0.429     7.395    MicroBlaze_i/AddressFixer_0/inst/address_reg[8]
  -------------------------------------------------------------------
                         required time                          7.395    
                         arrival time                         -10.491    
  -------------------------------------------------------------------
                         slack                                 -3.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.921%)  route 0.212ns (60.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.584     0.925    <hidden>
    SLICE_X1Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  <hidden>
                         net (fo=2, routed)           0.212     1.278    <hidden>
    SLICE_X3Y52          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.853     1.223    <hidden>
    SLICE_X3Y52          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)         0.070     1.264    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.396%)  route 0.191ns (50.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.560     0.901    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[1]/Q
                         net (fo=1, routed)           0.191     1.232    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In[1]
    SLICE_X21Y42         LUT5 (Prop_lut5_I0_O)        0.045     1.277 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].reg3[1]_i_1/O
                         net (fo=1, routed)           0.000     1.277    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.Read_Reg2_In[1]
    SLICE_X21Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.829     1.199    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].reg3_reg[1]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y42         FDRE (Hold_fdre_C_D)         0.092     1.257    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].reg3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.148ns (43.810%)  route 0.190ns (56.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.582     0.923    <hidden>
    SLICE_X0Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  <hidden>
                         net (fo=2, routed)           0.190     1.260    <hidden>
    SLICE_X1Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.852     1.222    <hidden>
    SLICE_X1Y49          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.017     1.210    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[26].reg3_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.800%)  route 0.229ns (55.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.558     0.899    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y39         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[26]/Q
                         net (fo=1, routed)           0.229     1.269    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In[26]
    SLICE_X18Y38         LUT5 (Prop_lut5_I0_O)        0.045     1.314 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[26].reg3[26]_i_1/O
                         net (fo=1, routed)           0.000     1.314    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.Read_Reg2_In[26]
    SLICE_X18Y38         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[26].reg3_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.829     1.199    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y38         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[26].reg3_reg[26]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X18Y38         FDRE (Hold_fdre_C_D)         0.092     1.257    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[26].reg3_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 MicroBlaze_i/BRAMMUX_0/inst/Ref2Address_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram3_reg_0/ADDRBWRADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        0.305ns  (logic 0.146ns (47.914%)  route 0.159ns (52.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 3.742 - 2.500 ) 
    Source Clock Delay      (SCD):    0.900ns = ( 3.400 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.559     3.399    MicroBlaze_i/BRAMMUX_0/inst/clk
    SLICE_X35Y13         FDRE                                         r  MicroBlaze_i/BRAMMUX_0/inst/Ref2Address_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.146     3.545 r  MicroBlaze_i/BRAMMUX_0/inst/Ref2Address_reg[6]/Q
                         net (fo=2, routed)           0.159     3.704    MicroBlaze_i/BlockRam_0/inst/waveRef2AddressB[6]
    RAMB36_X2Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram3_reg_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.872     3.742    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_1
    RAMB36_X2Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram3_reg_0/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.282     3.460    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     3.643    MicroBlaze_i/BlockRam_0/inst/Ram3_reg_0
  -------------------------------------------------------------------
                         required time                         -3.643    
                         arrival time                           3.704    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.700%)  route 0.254ns (64.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.584     0.925    <hidden>
    SLICE_X1Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  <hidden>
                         net (fo=2, routed)           0.254     1.319    <hidden>
    SLICE_X2Y52          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.853     1.223    <hidden>
    SLICE_X2Y52          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y52          FDRE (Hold_fdre_C_D)         0.055     1.249    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.402%)  route 0.243ns (56.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.559     0.900    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y40         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y40         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[6]/Q
                         net (fo=1, routed)           0.243     1.283    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In[6]
    SLICE_X21Y41         LUT5 (Prop_lut5_I0_O)        0.045     1.328 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].reg3[6]_i_1/O
                         net (fo=1, routed)           0.000     1.328    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.Read_Reg2_In[6]
    SLICE_X21Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.829     1.199    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].reg3_reg[6]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y41         FDRE (Hold_fdre_C_D)         0.092     1.257    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].reg3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 MicroBlaze_i/BRAMMUX_0/inst/Ref2Address_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram3_reg_0/ADDRBWRADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        0.324ns  (logic 0.167ns (51.522%)  route 0.157ns (48.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 3.742 - 2.500 ) 
    Source Clock Delay      (SCD):    0.901ns = ( 3.401 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.560     3.401    MicroBlaze_i/BRAMMUX_0/inst/clk
    SLICE_X34Y12         FDRE                                         r  MicroBlaze_i/BRAMMUX_0/inst/Ref2Address_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.167     3.568 r  MicroBlaze_i/BRAMMUX_0/inst/Ref2Address_reg[5]/Q
                         net (fo=2, routed)           0.157     3.725    MicroBlaze_i/BlockRam_0/inst/waveRef2AddressB[5]
    RAMB36_X2Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram3_reg_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.872     3.742    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_1
    RAMB36_X2Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram3_reg_0/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.282     3.460    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     3.643    MicroBlaze_i/BlockRam_0/inst/Ram3_reg_0
  -------------------------------------------------------------------
                         required time                         -3.643    
                         arrival time                           3.725    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[28].reg3_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.457%)  route 0.263ns (58.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.558     0.899    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y39         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[28]/Q
                         net (fo=1, routed)           0.263     1.302    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In[28]
    SLICE_X15Y39         LUT5 (Prop_lut5_I0_O)        0.045     1.347 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[28].reg3[28]_i_1/O
                         net (fo=1, routed)           0.000     1.347    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.Read_Reg2_In[28]
    SLICE_X15Y39         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[28].reg3_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.829     1.199    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y39         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[28].reg3_reg[28]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X15Y39         FDRE (Hold_fdre_C_D)         0.092     1.257    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[28].reg3_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[12].reg3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.374%)  route 0.264ns (58.626%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.558     0.899    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y39         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[12]/Q
                         net (fo=1, routed)           0.264     1.303    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In[12]
    SLICE_X19Y39         LUT5 (Prop_lut5_I0_O)        0.045     1.348 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[12].reg3[12]_i_1/O
                         net (fo=1, routed)           0.000     1.348    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.Read_Reg2_In[12]
    SLICE_X19Y39         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[12].reg3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.829     1.199    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y39         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[12].reg3_reg[12]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X19Y39         FDRE (Hold_fdre_C_D)         0.091     1.256    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[12].reg3_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y1   MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y0   MicroBlaze_i/BlockRam_0/inst/Ram10_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y5   MicroBlaze_i/BlockRam_0/inst/Ram11_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y12  MicroBlaze_i/BlockRam_0/inst/Ram11_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y1   MicroBlaze_i/BlockRam_0/inst/Ram12_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y13  MicroBlaze_i/BlockRam_0/inst/Ram12_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y3   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y13  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y4   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y6   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X16Y49  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X16Y49  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X20Y48  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X20Y48  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X15Y25  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X15Y25  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X15Y24  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X15Y24  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X14Y24  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X14Y24  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X16Y49  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X16Y49  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X20Y48  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X20Y48  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X15Y25  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X15Y25  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X15Y24  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X15Y24  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X14Y24  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X14Y24  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       58.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.744ns  (required time - arrival time)
  Source:                 MicroBlaze_i/testdelaysine_0/inst/wave_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.438ns  (logic 0.955ns (27.777%)  route 2.483ns (72.224%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 564.001 - 562.500 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 501.670 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         1.670   501.670    MicroBlaze_i/testdelaysine_0/inst/clk1Mhz
    SLICE_X13Y31         FDRE                                         r  MicroBlaze_i/testdelaysine_0/inst/wave_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.459   502.129 r  MicroBlaze_i/testdelaysine_0/inst/wave_reg[8]/Q
                         net (fo=1, routed)           0.573   502.702    MicroBlaze_i/Serializer_2/inst/waveIn[8]
    SLICE_X13Y32         LUT6 (Prop_lut6_I3_O)        0.124   502.826 r  MicroBlaze_i/Serializer_2/inst/MISO_i_17/O
                         net (fo=1, routed)           0.795   503.621    MicroBlaze_i/Serializer_2/inst/MISO_i_17_n_0
    SLICE_X12Y34         LUT3 (Prop_lut3_I2_O)        0.124   503.745 r  MicroBlaze_i/Serializer_2/inst/MISO_i_8/O
                         net (fo=1, routed)           0.712   504.457    MicroBlaze_i/Serializer_2/inst/MISO_i_8_n_0
    SLICE_X13Y34         LUT5 (Prop_lut5_I0_O)        0.124   504.581 r  MicroBlaze_i/Serializer_2/inst/MISO_i_2/O
                         net (fo=1, routed)           0.403   504.984    MicroBlaze_i/Serializer_2/inst/MISO_i_2_n_0
    SLICE_X13Y34         LUT6 (Prop_lut6_I0_O)        0.124   505.108 r  MicroBlaze_i/Serializer_2/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   505.108    MicroBlaze_i/Serializer_2/inst/MISO_i_1_n_0
    SLICE_X13Y34         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.501   564.001    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X13Y34         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/C
                         clock pessimism              0.000   564.001    
                         clock uncertainty           -0.178   563.823    
    SLICE_X13Y34         FDRE (Setup_fdre_C_D)        0.029   563.852    MicroBlaze_i/Serializer_2/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.852    
                         arrival time                        -505.108    
  -------------------------------------------------------------------
                         slack                                 58.744    

Slack (MET) :             58.759ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.476ns  (logic 0.955ns (27.478%)  route 2.521ns (72.525%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 563.987 - 562.500 ) 
    Source Clock Delay      (SCD):    1.651ns = ( 501.651 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         1.651   501.651    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X22Y26         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_fdre_C_Q)         0.459   502.110 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[2]/Q
                         net (fo=2, routed)           0.811   502.921    MicroBlaze_i/Serializer_1/inst/waveIn[2]
    SLICE_X22Y27         LUT6 (Prop_lut6_I1_O)        0.124   503.045 r  MicroBlaze_i/Serializer_1/inst/MISO_i_17/O
                         net (fo=1, routed)           0.747   503.792    MicroBlaze_i/Serializer_1/inst/MISO_i_17_n_0
    SLICE_X19Y28         LUT3 (Prop_lut3_I2_O)        0.124   503.916 r  MicroBlaze_i/Serializer_1/inst/MISO_i_8/O
                         net (fo=1, routed)           0.647   504.563    MicroBlaze_i/Serializer_1/inst/MISO_i_8_n_0
    SLICE_X19Y28         LUT5 (Prop_lut5_I0_O)        0.124   504.687 r  MicroBlaze_i/Serializer_1/inst/MISO_i_2/O
                         net (fo=1, routed)           0.315   505.003    MicroBlaze_i/Serializer_1/inst/MISO_i_2_n_0
    SLICE_X20Y28         LUT6 (Prop_lut6_I0_O)        0.124   505.127 r  MicroBlaze_i/Serializer_1/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   505.127    MicroBlaze_i/Serializer_1/inst/MISO_i_1_n_0
    SLICE_X20Y28         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.487   563.987    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X20Y28         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/C
                         clock pessimism              0.000   563.987    
                         clock uncertainty           -0.178   563.809    
    SLICE_X20Y28         FDRE (Setup_fdre_C_D)        0.077   563.886    MicroBlaze_i/Serializer_1/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.886    
                         arrival time                        -505.127    
  -------------------------------------------------------------------
                         slack                                 58.759    

Slack (MET) :             59.138ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.093ns  (logic 0.955ns (30.879%)  route 2.138ns (69.123%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 563.983 - 562.500 ) 
    Source Clock Delay      (SCD):    1.651ns = ( 501.651 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         1.651   501.651    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X22Y26         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_fdre_C_Q)         0.459   502.110 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[2]/Q
                         net (fo=2, routed)           0.816   502.926    MicroBlaze_i/Serializer_0/inst/waveIn[2]
    SLICE_X22Y27         LUT6 (Prop_lut6_I1_O)        0.124   503.050 r  MicroBlaze_i/Serializer_0/inst/MISO_i_17/O
                         net (fo=1, routed)           0.574   503.625    MicroBlaze_i/Serializer_0/inst/MISO_i_17_n_0
    SLICE_X22Y28         LUT3 (Prop_lut3_I2_O)        0.124   503.749 r  MicroBlaze_i/Serializer_0/inst/MISO_i_8/O
                         net (fo=1, routed)           0.295   504.044    MicroBlaze_i/Serializer_0/inst/MISO_i_8_n_0
    SLICE_X24Y28         LUT5 (Prop_lut5_I0_O)        0.124   504.168 r  MicroBlaze_i/Serializer_0/inst/MISO_i_2/O
                         net (fo=1, routed)           0.452   504.620    MicroBlaze_i/Serializer_0/inst/MISO_i_2_n_0
    SLICE_X24Y28         LUT6 (Prop_lut6_I0_O)        0.124   504.744 r  MicroBlaze_i/Serializer_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   504.744    MicroBlaze_i/Serializer_0/inst/MISO_i_1_n_0
    SLICE_X24Y28         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.483   563.983    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X24Y28         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/C
                         clock pessimism              0.000   563.983    
                         clock uncertainty           -0.178   563.805    
    SLICE_X24Y28         FDRE (Setup_fdre_C_D)        0.077   563.882    MicroBlaze_i/Serializer_0/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.882    
                         arrival time                        -504.744    
  -------------------------------------------------------------------
                         slack                                 59.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.617ns  (logic 0.277ns (44.925%)  route 0.340ns (55.065%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns = ( 500.816 - 500.000 ) 
    Source Clock Delay      (SCD):    0.548ns = ( 500.548 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         0.548   500.548    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X22Y26         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_fdre_C_Q)         0.133   500.681 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]/Q
                         net (fo=2, routed)           0.132   500.812    MicroBlaze_i/Serializer_0/inst/waveIn[1]
    SLICE_X22Y28         LUT5 (Prop_lut5_I2_O)        0.099   500.911 r  MicroBlaze_i/Serializer_0/inst/MISO_i_4/O
                         net (fo=1, routed)           0.208   501.119    MicroBlaze_i/Serializer_0/inst/MISO_i_4_n_0
    SLICE_X24Y28         LUT6 (Prop_lut6_I2_O)        0.045   501.164 r  MicroBlaze_i/Serializer_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.164    MicroBlaze_i/Serializer_0/inst/MISO_i_1_n_0
    SLICE_X24Y28         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.816   500.816    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X24Y28         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/C
                         clock pessimism              0.000   500.816    
                         clock uncertainty            0.178   500.995    
    SLICE_X24Y28         FDRE (Hold_fdre_C_D)         0.120   501.115    MicroBlaze_i/Serializer_0/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.114    
                         arrival time                         501.164    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.697ns  (logic 0.276ns (39.591%)  route 0.421ns (60.407%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 500.818 - 500.000 ) 
    Source Clock Delay      (SCD):    0.550ns = ( 500.550 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         0.550   500.550    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X22Y27         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y27         FDRE (Prop_fdre_C_Q)         0.133   500.683 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[9]/Q
                         net (fo=2, routed)           0.259   500.941    MicroBlaze_i/Serializer_1/inst/waveIn[9]
    SLICE_X21Y28         LUT5 (Prop_lut5_I4_O)        0.098   501.039 r  MicroBlaze_i/Serializer_1/inst/MISO_i_4/O
                         net (fo=1, routed)           0.162   501.202    MicroBlaze_i/Serializer_1/inst/MISO_i_4_n_0
    SLICE_X20Y28         LUT6 (Prop_lut6_I2_O)        0.045   501.247 r  MicroBlaze_i/Serializer_1/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.247    MicroBlaze_i/Serializer_1/inst/MISO_i_1_n_0
    SLICE_X20Y28         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.818   500.818    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X20Y28         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/C
                         clock pessimism              0.000   500.818    
                         clock uncertainty            0.178   500.997    
    SLICE_X20Y28         FDRE (Hold_fdre_C_D)         0.120   501.117    MicroBlaze_i/Serializer_1/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.116    
                         arrival time                         501.247    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 MicroBlaze_i/testdelaysine_0/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.690ns  (logic 0.277ns (40.117%)  route 0.413ns (59.873%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 500.828 - 500.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 500.561 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         0.561   500.561    MicroBlaze_i/testdelaysine_0/inst/clk1Mhz
    SLICE_X13Y33         FDRE                                         r  MicroBlaze_i/testdelaysine_0/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.133   500.694 r  MicroBlaze_i/testdelaysine_0/inst/wave_reg[5]/Q
                         net (fo=1, routed)           0.140   500.834    MicroBlaze_i/Serializer_2/inst/waveIn[5]
    SLICE_X13Y33         LUT5 (Prop_lut5_I4_O)        0.099   500.933 r  MicroBlaze_i/Serializer_2/inst/MISO_i_7/O
                         net (fo=1, routed)           0.273   501.206    MicroBlaze_i/Serializer_2/inst/MISO_i_7_n_0
    SLICE_X13Y34         LUT6 (Prop_lut6_I5_O)        0.045   501.251 r  MicroBlaze_i/Serializer_2/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.251    MicroBlaze_i/Serializer_2/inst/MISO_i_1_n_0
    SLICE_X13Y34         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.828   500.828    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X13Y34         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/C
                         clock pessimism              0.000   500.828    
                         clock uncertainty            0.178   501.007    
    SLICE_X13Y34         FDRE (Hold_fdre_C_D)         0.091   501.098    MicroBlaze_i/Serializer_2/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.097    
                         arrival time                         501.251    
  -------------------------------------------------------------------
                         slack                                  0.154    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk1Mhz

Setup :            0  Failing Endpoints,  Worst Slack       27.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       30.836ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.164ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.058ns  (logic 0.524ns (17.135%)  route 2.534ns (82.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 501.541 - 500.000 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 470.403 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.653   470.403    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X20Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDRE (Prop_fdre_C_Q)         0.524   470.927 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]/Q
                         net (fo=4, routed)           2.534   473.461    MicroBlaze_i/BlockRam_0/inst/inWave3[0]
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         1.541   501.541    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.541    
                         clock uncertainty           -0.178   501.362    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737   500.625    MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0
  -------------------------------------------------------------------
                         required time                        500.625    
                         arrival time                        -473.461    
  -------------------------------------------------------------------
                         slack                                 27.164    

Slack (MET) :             27.186ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram11_reg_0/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.027ns  (logic 0.459ns (15.164%)  route 2.568ns (84.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 501.531 - 500.000 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 470.403 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.653   470.403    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X21Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_fdre_C_Q)         0.459   470.862 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]/Q
                         net (fo=4, routed)           2.568   473.430    MicroBlaze_i/BlockRam_0/inst/inWave3[5]
    RAMB36_X2Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram11_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         1.531   501.531    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X2Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram11_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.531    
                         clock uncertainty           -0.178   501.352    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737   500.615    MicroBlaze_i/BlockRam_0/inst/Ram11_reg_0
  -------------------------------------------------------------------
                         required time                        500.615    
                         arrival time                        -473.430    
  -------------------------------------------------------------------
                         slack                                 27.186    

Slack (MET) :             27.212ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram11_reg_0/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        2.998ns  (logic 0.524ns (17.479%)  route 2.474ns (82.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 501.531 - 500.000 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 470.405 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.655   470.405    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X20Y26         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y26         FDRE (Prop_fdre_C_Q)         0.524   470.929 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/Q
                         net (fo=4, routed)           2.474   473.403    MicroBlaze_i/BlockRam_0/inst/inWave3[7]
    RAMB36_X2Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram11_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         1.531   501.531    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X2Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram11_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.531    
                         clock uncertainty           -0.178   501.352    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737   500.615    MicroBlaze_i/BlockRam_0/inst/Ram11_reg_0
  -------------------------------------------------------------------
                         required time                        500.615    
                         arrival time                        -473.403    
  -------------------------------------------------------------------
                         slack                                 27.212    

Slack (MET) :             27.235ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram11_reg_0/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        2.977ns  (logic 0.524ns (17.599%)  route 2.453ns (82.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 501.531 - 500.000 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 470.403 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.653   470.403    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X20Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDRE (Prop_fdre_C_Q)         0.524   470.927 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]/Q
                         net (fo=4, routed)           2.453   473.380    MicroBlaze_i/BlockRam_0/inst/inWave3[3]
    RAMB36_X2Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram11_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         1.531   501.531    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X2Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram11_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.531    
                         clock uncertainty           -0.178   501.352    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737   500.615    MicroBlaze_i/BlockRam_0/inst/Ram11_reg_0
  -------------------------------------------------------------------
                         required time                        500.615    
                         arrival time                        -473.380    
  -------------------------------------------------------------------
                         slack                                 27.235    

Slack (MET) :             27.434ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        2.773ns  (logic 0.524ns (18.896%)  route 2.249ns (81.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 501.528 - 500.000 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 470.405 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.655   470.405    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X20Y26         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y26         FDRE (Prop_fdre_C_Q)         0.524   470.929 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/Q
                         net (fo=4, routed)           2.249   473.178    MicroBlaze_i/BlockRam_0/inst/inWave3[7]
    RAMB36_X2Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         1.528   501.528    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X2Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.528    
                         clock uncertainty           -0.178   501.349    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737   500.612    MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0
  -------------------------------------------------------------------
                         required time                        500.612    
                         arrival time                        -473.178    
  -------------------------------------------------------------------
                         slack                                 27.434    

Slack (MET) :             27.454ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        2.756ns  (logic 0.524ns (19.016%)  route 2.232ns (80.984%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 501.528 - 500.000 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 470.403 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.653   470.403    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X20Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDRE (Prop_fdre_C_Q)         0.524   470.927 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]/Q
                         net (fo=4, routed)           2.232   473.159    MicroBlaze_i/BlockRam_0/inst/inWave3[3]
    RAMB36_X2Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         1.528   501.528    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X2Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.528    
                         clock uncertainty           -0.178   501.349    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737   500.612    MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0
  -------------------------------------------------------------------
                         required time                        500.612    
                         arrival time                        -473.159    
  -------------------------------------------------------------------
                         slack                                 27.454    

Slack (MET) :             27.565ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram12_reg_0/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        2.658ns  (logic 0.524ns (19.711%)  route 2.134ns (80.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 501.542 - 500.000 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 470.403 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.653   470.403    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X20Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDRE (Prop_fdre_C_Q)         0.524   470.927 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]/Q
                         net (fo=4, routed)           2.134   473.062    MicroBlaze_i/BlockRam_0/inst/inWave3[0]
    RAMB36_X2Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram12_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         1.542   501.542    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X2Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram12_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.542    
                         clock uncertainty           -0.178   501.363    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737   500.626    MicroBlaze_i/BlockRam_0/inst/Ram12_reg_0
  -------------------------------------------------------------------
                         required time                        500.626    
                         arrival time                        -473.061    
  -------------------------------------------------------------------
                         slack                                 27.565    

Slack (MET) :             27.577ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram6_reg_0/DIADI[1]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        2.646ns  (logic 0.524ns (19.806%)  route 2.122ns (80.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 501.549 - 500.000 ) 
    Source Clock Delay      (SCD):    1.661ns = ( 470.411 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.661   470.411    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X12Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.524   470.935 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/Q
                         net (fo=4, routed)           2.122   473.057    MicroBlaze_i/BlockRam_0/inst/inWave2[1]
    RAMB36_X0Y0          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram6_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         1.549   501.549    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X0Y0          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram6_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.549    
                         clock uncertainty           -0.178   501.370    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737   500.633    MicroBlaze_i/BlockRam_0/inst/Ram6_reg_0
  -------------------------------------------------------------------
                         required time                        500.633    
                         arrival time                        -473.057    
  -------------------------------------------------------------------
                         slack                                 27.577    

Slack (MET) :             27.577ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        2.646ns  (logic 0.459ns (17.350%)  route 2.187ns (82.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 501.541 - 500.000 ) 
    Source Clock Delay      (SCD):    1.653ns = ( 470.403 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.653   470.403    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X21Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_fdre_C_Q)         0.459   470.862 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/Q
                         net (fo=4, routed)           2.187   473.049    MicroBlaze_i/BlockRam_0/inst/inWave3[2]
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         1.541   501.541    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.541    
                         clock uncertainty           -0.178   501.362    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737   500.625    MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0
  -------------------------------------------------------------------
                         required time                        500.625    
                         arrival time                        -473.049    
  -------------------------------------------------------------------
                         slack                                 27.577    

Slack (MET) :             27.628ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram6_reg_0/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        2.423ns  (logic 0.484ns (19.973%)  route 1.939ns (80.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 501.549 - 500.000 ) 
    Source Clock Delay      (SCD):    1.661ns = ( 470.411 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.661   470.411    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X12Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.484   470.895 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]/Q
                         net (fo=4, routed)           1.939   472.834    MicroBlaze_i/BlockRam_0/inst/inWave2[7]
    RAMB36_X0Y0          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram6_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         1.549   501.549    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X0Y0          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram6_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.549    
                         clock uncertainty           -0.178   501.370    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.908   500.462    MicroBlaze_i/BlockRam_0/inst/Ram6_reg_0
  -------------------------------------------------------------------
                         required time                        500.462    
                         arrival time                        -472.834    
  -------------------------------------------------------------------
                         slack                                 27.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.836ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.369ns  (logic 0.146ns (39.527%)  route 0.223ns (60.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns = ( 500.861 - 500.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 531.803 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.553   531.803    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X7Y25          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.146   531.949 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/Q
                         net (fo=4, routed)           0.223   532.172    MicroBlaze_i/BlockRam_0/inst/inWave2[3]
    RAMB36_X0Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         0.861   500.861    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X0Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.861    
                         clock uncertainty            0.178   501.040    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296   501.336    MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0
  -------------------------------------------------------------------
                         required time                       -501.336    
                         arrival time                         532.172    
  -------------------------------------------------------------------
                         slack                                 30.836    

Slack (MET) :             30.884ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.424ns  (logic 0.167ns (39.382%)  route 0.257ns (60.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns = ( 500.866 - 500.000 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 531.801 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.551   531.801    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X30Y26         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167   531.968 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/Q
                         net (fo=4, routed)           0.257   532.225    MicroBlaze_i/BlockRam_0/inst/inWave1[10]
    RAMB18_X1Y13         RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         0.866   500.866    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X1Y13         RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.866    
                         clock uncertainty            0.178   501.045    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296   501.341    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1
  -------------------------------------------------------------------
                         required time                       -501.341    
                         arrival time                         532.225    
  -------------------------------------------------------------------
                         slack                                 30.884    

Slack (MET) :             30.891ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.431ns  (logic 0.167ns (38.709%)  route 0.264ns (61.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns = ( 500.866 - 500.000 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 531.801 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.551   531.801    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X30Y26         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167   531.968 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/Q
                         net (fo=4, routed)           0.264   532.232    MicroBlaze_i/BlockRam_0/inst/inWave1[11]
    RAMB18_X1Y13         RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         0.866   500.866    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X1Y13         RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.866    
                         clock uncertainty            0.178   501.045    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296   501.341    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1
  -------------------------------------------------------------------
                         required time                       -501.341    
                         arrival time                         532.232    
  -------------------------------------------------------------------
                         slack                                 30.891    

Slack (MET) :             30.891ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_0/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.422ns  (logic 0.167ns (39.594%)  route 0.255ns (60.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 531.803 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.553   531.803    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X28Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.167   531.970 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/Q
                         net (fo=4, routed)           0.255   532.224    MicroBlaze_i/BlockRam_0/inst/inWave1[3]
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         0.858   500.858    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.858    
                         clock uncertainty            0.178   501.037    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296   501.333    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_0
  -------------------------------------------------------------------
                         required time                       -501.333    
                         arrival time                         532.224    
  -------------------------------------------------------------------
                         slack                                 30.891    

Slack (MET) :             30.899ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_0/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.432ns  (logic 0.167ns (38.673%)  route 0.265ns (61.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 531.801 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.551   531.801    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X28Y26         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.167   531.968 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/Q
                         net (fo=4, routed)           0.265   532.232    MicroBlaze_i/BlockRam_0/inst/inWave1[2]
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         0.858   500.858    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.858    
                         clock uncertainty            0.178   501.037    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296   501.333    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_0
  -------------------------------------------------------------------
                         required time                       -501.333    
                         arrival time                         532.232    
  -------------------------------------------------------------------
                         slack                                 30.899    

Slack (MET) :             30.913ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_0/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.445ns  (logic 0.167ns (37.508%)  route 0.278ns (62.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 531.801 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.551   531.801    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X28Y26         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.167   531.968 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/Q
                         net (fo=4, routed)           0.278   532.246    MicroBlaze_i/BlockRam_0/inst/inWave1[5]
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         0.858   500.858    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.858    
                         clock uncertainty            0.178   501.037    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296   501.333    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_0
  -------------------------------------------------------------------
                         required time                       -501.333    
                         arrival time                         532.246    
  -------------------------------------------------------------------
                         slack                                 30.913    

Slack (MET) :             30.915ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.448ns  (logic 0.146ns (32.571%)  route 0.302ns (67.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns = ( 500.861 - 500.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 531.803 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.553   531.803    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X7Y25          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.146   531.949 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/Q
                         net (fo=4, routed)           0.302   532.251    MicroBlaze_i/BlockRam_0/inst/inWave2[5]
    RAMB36_X0Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         0.861   500.861    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X0Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.861    
                         clock uncertainty            0.178   501.040    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296   501.336    MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0
  -------------------------------------------------------------------
                         required time                       -501.336    
                         arrival time                         532.251    
  -------------------------------------------------------------------
                         slack                                 30.915    

Slack (MET) :             30.919ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.452ns  (logic 0.146ns (32.303%)  route 0.306ns (67.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns = ( 500.861 - 500.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 531.803 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.553   531.803    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X7Y25          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.146   531.949 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/Q
                         net (fo=4, routed)           0.306   532.255    MicroBlaze_i/BlockRam_0/inst/inWave2[2]
    RAMB36_X0Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         0.861   500.861    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X0Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.861    
                         clock uncertainty            0.178   501.040    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296   501.336    MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0
  -------------------------------------------------------------------
                         required time                       -501.336    
                         arrival time                         532.255    
  -------------------------------------------------------------------
                         slack                                 30.919    

Slack (MET) :             30.919ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1/DIADI[0]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.460ns  (logic 0.167ns (36.337%)  route 0.293ns (63.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns = ( 500.866 - 500.000 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 531.801 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.551   531.801    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X30Y26         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.167   531.968 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/Q
                         net (fo=4, routed)           0.293   532.260    MicroBlaze_i/BlockRam_0/inst/inWave1[9]
    RAMB18_X1Y13         RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         0.866   500.866    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X1Y13         RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.866    
                         clock uncertainty            0.178   501.045    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296   501.341    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1
  -------------------------------------------------------------------
                         required time                       -501.341    
                         arrival time                         532.260    
  -------------------------------------------------------------------
                         slack                                 30.919    

Slack (MET) :             30.919ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram7_reg_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.458ns  (logic 0.167ns (36.485%)  route 0.291ns (63.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns = ( 500.867 - 500.000 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 531.804 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.554   531.804    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X8Y23          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.167   531.971 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]/Q
                         net (fo=4, routed)           0.291   532.261    MicroBlaze_i/BlockRam_0/inst/inWave2[10]
    RAMB18_X0Y7          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         0.867   500.867    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X0Y7          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.867    
                         clock uncertainty            0.178   501.046    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296   501.342    MicroBlaze_i/BlockRam_0/inst/Ram7_reg_1
  -------------------------------------------------------------------
                         required time                       -501.342    
                         arrival time                         532.261    
  -------------------------------------------------------------------
                         slack                                 30.919    





---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                            (clock source 'clk1Mhz'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        1.092ns  (logic 0.056ns (5.130%)  route 1.036ns (94.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.902ns = ( 503.401 - 502.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 500.000 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         1.036   501.036    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG
    SLICE_X22Y49         LUT3 (Prop_lut3_I2_O)        0.056   501.092 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1/O
                         net (fo=1, routed)           0.000   501.092    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1_n_0
    SLICE_X22Y49         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   502.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   502.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.561   503.401    MicroBlaze_i/clk1Mhz_0/inst/clk
    SLICE_X22Y49         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/C  (IS_INVERTED)
                         clock pessimism              0.000   503.401    
                         clock uncertainty           -0.083   503.319    
    SLICE_X22Y49         FDRE (Setup_fdre_C_D)        0.018   503.337    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg
  -------------------------------------------------------------------
                         required time                        503.337    
                         arrival time                        -501.092    
  -------------------------------------------------------------------
                         slack                                  2.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.169ns  (arrival time - required time)
  Source:                 MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                            (clock source 'clk1Mhz'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@997.500ns - clk1Mhz rise@1000.000ns)
  Data Path Delay:        2.002ns  (logic 0.100ns (4.995%)  route 1.902ns (95.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.978ns = ( 1000.478 - 997.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz rise edge) 1000.000  1000.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  1000.000 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=152, routed)         1.902  1001.902    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG
    SLICE_X22Y49         LUT3 (Prop_lut3_I2_O)        0.100  1002.002 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1/O
                         net (fo=1, routed)           0.000  1002.002    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1_n_0
    SLICE_X22Y49         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    997.500   997.500 f  
    PS7_X0Y0             PS7                          0.000   997.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   998.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   998.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.670  1000.478    MicroBlaze_i/clk1Mhz_0/inst/clk
    SLICE_X22Y49         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  1000.478    
                         clock uncertainty            0.083  1000.561    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.272  1000.833    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg
  -------------------------------------------------------------------
                         required time                      -1000.833    
                         arrival time                        1002.002    
  -------------------------------------------------------------------
                         slack                                  1.169    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.839ns  (logic 0.124ns (6.742%)  route 1.715ns (93.258%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.715     1.715    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     1.839 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.839    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X16Y46         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.500     2.692    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X16Y46         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.045ns (5.680%)  route 0.747ns (94.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.747     0.747    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.792 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.792    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X16Y46         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.831     1.201    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X16Y46         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           140 Endpoints
Min Delay           140 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.756ns  (logic 0.580ns (12.194%)  route 4.176ns (87.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.666     2.974    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y51         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.477     6.907    <hidden>
    SLICE_X7Y33          LUT1 (Prop_lut1_I0_O)        0.124     7.031 f  <hidden>
                         net (fo=3, routed)           0.700     7.730    <hidden>
    SLICE_X5Y33          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.544     2.736    <hidden>
    SLICE_X5Y33          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.756ns  (logic 0.580ns (12.194%)  route 4.176ns (87.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.666     2.974    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y51         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.477     6.907    <hidden>
    SLICE_X7Y33          LUT1 (Prop_lut1_I0_O)        0.124     7.031 f  <hidden>
                         net (fo=3, routed)           0.700     7.730    <hidden>
    SLICE_X5Y33          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.544     2.736    <hidden>
    SLICE_X5Y33          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.756ns  (logic 0.580ns (12.194%)  route 4.176ns (87.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.666     2.974    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y51         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.477     6.907    <hidden>
    SLICE_X7Y33          LUT1 (Prop_lut1_I0_O)        0.124     7.031 f  <hidden>
                         net (fo=3, routed)           0.700     7.730    <hidden>
    SLICE_X5Y33          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.544     2.736    <hidden>
    SLICE_X5Y33          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.618ns  (logic 0.610ns (13.208%)  route 4.008ns (86.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.666     2.974    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y51         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.477     6.907    <hidden>
    SLICE_X7Y33          LUT1 (Prop_lut1_I0_O)        0.154     7.061 f  <hidden>
                         net (fo=3, routed)           0.532     7.592    <hidden>
    SLICE_X7Y33          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.499     2.691    <hidden>
    SLICE_X7Y33          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.618ns  (logic 0.610ns (13.208%)  route 4.008ns (86.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.666     2.974    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y51         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.477     6.907    <hidden>
    SLICE_X7Y33          LUT1 (Prop_lut1_I0_O)        0.154     7.061 f  <hidden>
                         net (fo=3, routed)           0.532     7.592    <hidden>
    SLICE_X7Y33          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.499     2.691    <hidden>
    SLICE_X7Y33          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.618ns  (logic 0.610ns (13.208%)  route 4.008ns (86.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.666     2.974    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y51         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.477     6.907    <hidden>
    SLICE_X7Y33          LUT1 (Prop_lut1_I0_O)        0.154     7.061 f  <hidden>
                         net (fo=3, routed)           0.532     7.592    <hidden>
    SLICE_X7Y33          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.499     2.691    <hidden>
    SLICE_X7Y33          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.132ns  (logic 0.580ns (14.038%)  route 3.552ns (85.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.666     2.974    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y51         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.975     6.405    <hidden>
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.124     6.529 f  <hidden>
                         net (fo=3, routed)           0.576     7.106    <hidden>
    SLICE_X4Y33          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.544     2.736    <hidden>
    SLICE_X4Y33          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.132ns  (logic 0.580ns (14.038%)  route 3.552ns (85.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.666     2.974    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y51         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.975     6.405    <hidden>
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.124     6.529 f  <hidden>
                         net (fo=3, routed)           0.576     7.106    <hidden>
    SLICE_X4Y33          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.544     2.736    <hidden>
    SLICE_X4Y33          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.132ns  (logic 0.580ns (14.038%)  route 3.552ns (85.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.666     2.974    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y51         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.975     6.405    <hidden>
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.124     6.529 f  <hidden>
                         net (fo=3, routed)           0.576     7.106    <hidden>
    SLICE_X4Y33          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.544     2.736    <hidden>
    SLICE_X4Y33          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.078ns  (logic 0.609ns (14.933%)  route 3.469ns (85.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.666     2.974    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y51         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.975     6.405    <hidden>
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.153     6.558 f  <hidden>
                         net (fo=3, routed)           0.494     7.052    <hidden>
    SLICE_X4Y31          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.541     2.734    <hidden>
    SLICE_X4Y31          FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.204ns (52.681%)  route 0.183ns (47.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.598     0.939    <hidden>
    RAMB36_X0Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.204     1.143 r  <hidden>
                         net (fo=1, routed)           0.183     1.326    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[12]
    SLICE_X6Y33          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.827     1.197    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X6Y33          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.204ns (52.681%)  route 0.183ns (47.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.598     0.939    <hidden>
    RAMB36_X0Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      0.204     1.143 r  <hidden>
                         net (fo=1, routed)           0.183     1.326    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[17]
    SLICE_X6Y31          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.825     1.195    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X6Y31          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.397ns  (logic 0.204ns (51.324%)  route 0.193ns (48.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.600     0.941    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.204     1.145 r  <hidden>
                         net (fo=1, routed)           0.193     1.338    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[4]
    SLICE_X9Y35          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.829     1.199    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X9Y35          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.204ns (46.246%)  route 0.237ns (53.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.598     0.939    <hidden>
    RAMB36_X0Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.204     1.143 r  <hidden>
                         net (fo=1, routed)           0.237     1.380    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[14]
    SLICE_X6Y32          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.826     1.196    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X6Y32          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.443ns  (logic 0.204ns (46.038%)  route 0.239ns (53.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.598     0.939    <hidden>
    RAMB36_X0Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.204     1.143 r  <hidden>
                         net (fo=1, routed)           0.239     1.382    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[15]
    SLICE_X6Y30          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.824     1.194    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X6Y30          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.204ns (46.239%)  route 0.237ns (53.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.600     0.941    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.204     1.145 r  <hidden>
                         net (fo=1, routed)           0.237     1.382    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[5]
    SLICE_X9Y37          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.830     1.200    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X9Y37          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.204ns (44.194%)  route 0.258ns (55.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.600     0.941    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.204     1.145 r  <hidden>
                         net (fo=1, routed)           0.258     1.402    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[2]
    SLICE_X8Y33          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.827     1.197    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X8Y33          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.477ns  (logic 0.204ns (42.775%)  route 0.273ns (57.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.597     0.938    <hidden>
    RAMB36_X1Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.204     1.142 r  <hidden>
                         net (fo=1, routed)           0.273     1.415    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[24]
    SLICE_X25Y35         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.823     1.193    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X25Y35         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.479ns  (logic 0.204ns (42.595%)  route 0.275ns (57.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.597     0.938    <hidden>
    RAMB36_X1Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.204     1.142 r  <hidden>
                         net (fo=1, routed)           0.275     1.417    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[22]
    SLICE_X24Y36         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.823     1.193    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X24Y36         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.473ns  (logic 0.204ns (43.088%)  route 0.269ns (56.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.603     0.944    <hidden>
    RAMB36_X0Y9          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.204     1.148 r  <hidden>
                         net (fo=1, routed)           0.269     1.417    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[28]
    SLICE_X12Y47         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.835     1.205    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X12Y47         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        1.677     4.177    MicroBlaze_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     0.639 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     2.399    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     4.177    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1780, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





