Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Mar 23 21:11:03 2025
| Host         : David_Y9000P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clkdiv/clk_div_reg[10]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.805        0.000                      0                   11        0.252        0.000                      0                   11        4.500        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.805        0.000                      0                   11        0.252        0.000                      0                   11        4.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.805ns  (required time - arrival time)
  Source:                 clkdiv/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 1.578ns (71.805%)  route 0.620ns (28.195%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.725     5.328    clkdiv/clk
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  clkdiv/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.620     6.403    clkdiv/clk_div_reg_n_0_[1]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.077 r  clkdiv/clk_div_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.077    clkdiv/clk_div_reg[0]_i_2_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  clkdiv/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.191    clkdiv/clk_div_reg[4]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.525 r  clkdiv/clk_div_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.525    clkdiv/clk_div_reg[8]_i_1_n_6
    SLICE_X1Y98          FDRE                                         r  clkdiv/clk_div_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.606    15.029    clkdiv/clk
    SLICE_X1Y98          FDRE                                         r  clkdiv/clk_div_reg[9]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.062    15.330    clkdiv/clk_div_reg[9]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                                  7.805    

Slack (MET) :             7.900ns  (required time - arrival time)
  Source:                 clkdiv/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 1.483ns (70.531%)  route 0.620ns (29.469%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.725     5.328    clkdiv/clk
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  clkdiv/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.620     6.403    clkdiv/clk_div_reg_n_0_[1]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.077 r  clkdiv/clk_div_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.077    clkdiv/clk_div_reg[0]_i_2_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  clkdiv/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.191    clkdiv/clk_div_reg[4]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.430 r  clkdiv/clk_div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.430    clkdiv/clk_div_reg[8]_i_1_n_5
    SLICE_X1Y98          FDRE                                         r  clkdiv/clk_div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.606    15.029    clkdiv/clk
    SLICE_X1Y98          FDRE                                         r  clkdiv/clk_div_reg[10]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.062    15.330    clkdiv/clk_div_reg[10]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.430    
  -------------------------------------------------------------------
                         slack                                  7.900    

Slack (MET) :             7.916ns  (required time - arrival time)
  Source:                 clkdiv/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 1.467ns (70.305%)  route 0.620ns (29.695%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.725     5.328    clkdiv/clk
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  clkdiv/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.620     6.403    clkdiv/clk_div_reg_n_0_[1]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.077 r  clkdiv/clk_div_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.077    clkdiv/clk_div_reg[0]_i_2_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  clkdiv/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.191    clkdiv/clk_div_reg[4]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.414 r  clkdiv/clk_div_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.414    clkdiv/clk_div_reg[8]_i_1_n_7
    SLICE_X1Y98          FDRE                                         r  clkdiv/clk_div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.606    15.029    clkdiv/clk
    SLICE_X1Y98          FDRE                                         r  clkdiv/clk_div_reg[8]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.062    15.330    clkdiv/clk_div_reg[8]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                  7.916    

Slack (MET) :             7.919ns  (required time - arrival time)
  Source:                 clkdiv/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 1.464ns (70.262%)  route 0.620ns (29.738%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.725     5.328    clkdiv/clk
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  clkdiv/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.620     6.403    clkdiv/clk_div_reg_n_0_[1]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.077 r  clkdiv/clk_div_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.077    clkdiv/clk_div_reg[0]_i_2_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.411 r  clkdiv/clk_div_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.411    clkdiv/clk_div_reg[4]_i_1_n_6
    SLICE_X1Y97          FDRE                                         r  clkdiv/clk_div_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.606    15.029    clkdiv/clk
    SLICE_X1Y97          FDRE                                         r  clkdiv/clk_div_reg[5]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y97          FDRE (Setup_fdre_C_D)        0.062    15.330    clkdiv/clk_div_reg[5]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                  7.919    

Slack (MET) :             7.940ns  (required time - arrival time)
  Source:                 clkdiv/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 1.443ns (69.960%)  route 0.620ns (30.040%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.725     5.328    clkdiv/clk
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  clkdiv/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.620     6.403    clkdiv/clk_div_reg_n_0_[1]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.077 r  clkdiv/clk_div_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.077    clkdiv/clk_div_reg[0]_i_2_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.390 r  clkdiv/clk_div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.390    clkdiv/clk_div_reg[4]_i_1_n_4
    SLICE_X1Y97          FDRE                                         r  clkdiv/clk_div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.606    15.029    clkdiv/clk
    SLICE_X1Y97          FDRE                                         r  clkdiv/clk_div_reg[7]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y97          FDRE (Setup_fdre_C_D)        0.062    15.330    clkdiv/clk_div_reg[7]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                  7.940    

Slack (MET) :             8.014ns  (required time - arrival time)
  Source:                 clkdiv/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 1.369ns (68.842%)  route 0.620ns (31.158%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.725     5.328    clkdiv/clk
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  clkdiv/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.620     6.403    clkdiv/clk_div_reg_n_0_[1]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.077 r  clkdiv/clk_div_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.077    clkdiv/clk_div_reg[0]_i_2_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.316 r  clkdiv/clk_div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.316    clkdiv/clk_div_reg[4]_i_1_n_5
    SLICE_X1Y97          FDRE                                         r  clkdiv/clk_div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.606    15.029    clkdiv/clk
    SLICE_X1Y97          FDRE                                         r  clkdiv/clk_div_reg[6]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y97          FDRE (Setup_fdre_C_D)        0.062    15.330    clkdiv/clk_div_reg[6]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.316    
  -------------------------------------------------------------------
                         slack                                  8.014    

Slack (MET) :             8.030ns  (required time - arrival time)
  Source:                 clkdiv/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 1.353ns (68.589%)  route 0.620ns (31.411%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.725     5.328    clkdiv/clk
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  clkdiv/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.620     6.403    clkdiv/clk_div_reg_n_0_[1]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.077 r  clkdiv/clk_div_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.077    clkdiv/clk_div_reg[0]_i_2_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.300 r  clkdiv/clk_div_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.300    clkdiv/clk_div_reg[4]_i_1_n_7
    SLICE_X1Y97          FDRE                                         r  clkdiv/clk_div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.606    15.029    clkdiv/clk
    SLICE_X1Y97          FDRE                                         r  clkdiv/clk_div_reg[4]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y97          FDRE (Setup_fdre_C_D)        0.062    15.330    clkdiv/clk_div_reg[4]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                  8.030    

Slack (MET) :             8.187ns  (required time - arrival time)
  Source:                 clkdiv/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 1.220ns (66.318%)  route 0.620ns (33.682%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.725     5.328    clkdiv/clk
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  clkdiv/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.620     6.403    clkdiv/clk_div_reg_n_0_[1]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     7.167 r  clkdiv/clk_div_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     7.167    clkdiv/clk_div_reg[0]_i_2_n_4
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.605    15.028    clkdiv/clk
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[3]/C
                         clock pessimism              0.300    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X1Y96          FDRE (Setup_fdre_C_D)        0.062    15.354    clkdiv/clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                          -7.167    
  -------------------------------------------------------------------
                         slack                                  8.187    

Slack (MET) :             8.247ns  (required time - arrival time)
  Source:                 clkdiv/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 1.160ns (65.182%)  route 0.620ns (34.818%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.725     5.328    clkdiv/clk
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  clkdiv/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.620     6.403    clkdiv/clk_div_reg_n_0_[1]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     7.107 r  clkdiv/clk_div_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     7.107    clkdiv/clk_div_reg[0]_i_2_n_5
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.605    15.028    clkdiv/clk
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[2]/C
                         clock pessimism              0.300    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X1Y96          FDRE (Setup_fdre_C_D)        0.062    15.354    clkdiv/clk_div_reg[2]
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                          -7.107    
  -------------------------------------------------------------------
                         slack                                  8.247    

Slack (MET) :             8.530ns  (required time - arrival time)
  Source:                 clkdiv/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 1.004ns (67.063%)  route 0.493ns (32.937%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.725     5.328    clkdiv/clk
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  clkdiv/clk_div_reg[0]/Q
                         net (fo=1, routed)           0.493     6.277    clkdiv/clk_div_reg_n_0_[0]
    SLICE_X1Y96          LUT1 (Prop_lut1_I0_O)        0.124     6.401 r  clkdiv/clk_div[0]_i_3/O
                         net (fo=1, routed)           0.000     6.401    clkdiv/clk_div[0]_i_3_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.825 r  clkdiv/clk_div_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     6.825    clkdiv/clk_div_reg[0]_i_2_n_6
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.605    15.028    clkdiv/clk
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[1]/C
                         clock pessimism              0.300    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X1Y96          FDRE (Setup_fdre_C_D)        0.062    15.354    clkdiv/clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                          -6.825    
  -------------------------------------------------------------------
                         slack                                  8.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv/clk_div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.604     1.523    clkdiv/clk
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  clkdiv/clk_div_reg[3]/Q
                         net (fo=1, routed)           0.108     1.773    clkdiv/clk_div_reg_n_0_[3]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  clkdiv/clk_div_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.881    clkdiv/clk_div_reg[0]_i_2_n_4
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.877     2.042    clkdiv/clk
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[3]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.105     1.628    clkdiv/clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv/clk_div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.605     1.524    clkdiv/clk
    SLICE_X1Y97          FDRE                                         r  clkdiv/clk_div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  clkdiv/clk_div_reg[7]/Q
                         net (fo=1, routed)           0.108     1.774    clkdiv/clk_div_reg_n_0_[7]
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  clkdiv/clk_div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    clkdiv/clk_div_reg[4]_i_1_n_4
    SLICE_X1Y97          FDRE                                         r  clkdiv/clk_div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.878     2.043    clkdiv/clk
    SLICE_X1Y97          FDRE                                         r  clkdiv/clk_div_reg[7]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.105     1.629    clkdiv/clk_div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clkdiv/clk_div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.605     1.524    clkdiv/clk
    SLICE_X1Y97          FDRE                                         r  clkdiv/clk_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  clkdiv/clk_div_reg[4]/Q
                         net (fo=1, routed)           0.105     1.771    clkdiv/clk_div_reg_n_0_[4]
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.886 r  clkdiv/clk_div_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.886    clkdiv/clk_div_reg[4]_i_1_n_7
    SLICE_X1Y97          FDRE                                         r  clkdiv/clk_div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.878     2.043    clkdiv/clk
    SLICE_X1Y97          FDRE                                         r  clkdiv/clk_div_reg[4]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.105     1.629    clkdiv/clk_div_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clkdiv/clk_div_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.605     1.524    clkdiv/clk
    SLICE_X1Y98          FDRE                                         r  clkdiv/clk_div_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  clkdiv/clk_div_reg[8]/Q
                         net (fo=1, routed)           0.105     1.771    clkdiv/clk_div_reg_n_0_[8]
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.886 r  clkdiv/clk_div_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.886    clkdiv/clk_div_reg[8]_i_1_n_7
    SLICE_X1Y98          FDRE                                         r  clkdiv/clk_div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.878     2.043    clkdiv/clk
    SLICE_X1Y98          FDRE                                         r  clkdiv/clk_div_reg[8]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X1Y98          FDRE (Hold_fdre_C_D)         0.105     1.629    clkdiv/clk_div_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clkdiv/clk_div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.604     1.523    clkdiv/clk
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  clkdiv/clk_div_reg[2]/Q
                         net (fo=1, routed)           0.109     1.774    clkdiv/clk_div_reg_n_0_[2]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.885 r  clkdiv/clk_div_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.885    clkdiv/clk_div_reg[0]_i_2_n_5
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.877     2.042    clkdiv/clk
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[2]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.105     1.628    clkdiv/clk_div_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clkdiv/clk_div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.605     1.524    clkdiv/clk
    SLICE_X1Y97          FDRE                                         r  clkdiv/clk_div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  clkdiv/clk_div_reg[6]/Q
                         net (fo=1, routed)           0.109     1.775    clkdiv/clk_div_reg_n_0_[6]
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.886 r  clkdiv/clk_div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.886    clkdiv/clk_div_reg[4]_i_1_n_5
    SLICE_X1Y97          FDRE                                         r  clkdiv/clk_div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.878     2.043    clkdiv/clk
    SLICE_X1Y97          FDRE                                         r  clkdiv/clk_div_reg[6]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.105     1.629    clkdiv/clk_div_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 clkdiv/clk_div_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.292ns (73.520%)  route 0.105ns (26.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.605     1.524    clkdiv/clk
    SLICE_X1Y97          FDRE                                         r  clkdiv/clk_div_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  clkdiv/clk_div_reg[4]/Q
                         net (fo=1, routed)           0.105     1.771    clkdiv/clk_div_reg_n_0_[4]
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.922 r  clkdiv/clk_div_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.922    clkdiv/clk_div_reg[4]_i_1_n_6
    SLICE_X1Y97          FDRE                                         r  clkdiv/clk_div_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.878     2.043    clkdiv/clk
    SLICE_X1Y97          FDRE                                         r  clkdiv/clk_div_reg[5]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.105     1.629    clkdiv/clk_div_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 clkdiv/clk_div_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.292ns (73.520%)  route 0.105ns (26.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.605     1.524    clkdiv/clk
    SLICE_X1Y98          FDRE                                         r  clkdiv/clk_div_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  clkdiv/clk_div_reg[8]/Q
                         net (fo=1, routed)           0.105     1.771    clkdiv/clk_div_reg_n_0_[8]
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.922 r  clkdiv/clk_div_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.922    clkdiv/clk_div_reg[8]_i_1_n_6
    SLICE_X1Y98          FDRE                                         r  clkdiv/clk_div_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.878     2.043    clkdiv/clk
    SLICE_X1Y98          FDRE                                         r  clkdiv/clk_div_reg[9]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X1Y98          FDRE (Hold_fdre_C_D)         0.105     1.629    clkdiv/clk_div_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 clkdiv/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.604     1.523    clkdiv/clk
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  clkdiv/clk_div_reg[0]/Q
                         net (fo=1, routed)           0.156     1.820    clkdiv/clk_div_reg_n_0_[0]
    SLICE_X1Y96          LUT1 (Prop_lut1_I0_O)        0.045     1.865 r  clkdiv/clk_div[0]_i_3/O
                         net (fo=1, routed)           0.000     1.865    clkdiv/clk_div[0]_i_3_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.935 r  clkdiv/clk_div_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.935    clkdiv/clk_div_reg[0]_i_2_n_7
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.877     2.042    clkdiv/clk
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[0]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.105     1.628    clkdiv/clk_div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 clkdiv/clk_div_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clk_div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.332ns (75.943%)  route 0.105ns (24.057%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.605     1.524    clkdiv/clk
    SLICE_X1Y98          FDRE                                         r  clkdiv/clk_div_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  clkdiv/clk_div_reg[8]/Q
                         net (fo=1, routed)           0.105     1.771    clkdiv/clk_div_reg_n_0_[8]
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     1.962 r  clkdiv/clk_div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.962    clkdiv/clk_div_reg[8]_i_1_n_5
    SLICE_X1Y98          FDRE                                         r  clkdiv/clk_div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.878     2.043    clkdiv/clk
    SLICE_X1Y98          FDRE                                         r  clkdiv/clk_div_reg[10]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X1Y98          FDRE (Hold_fdre_C_D)         0.105     1.629    clkdiv/clk_div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.332    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y96     clkdiv/clk_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y98     clkdiv/clk_div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y96     clkdiv/clk_div_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y96     clkdiv/clk_div_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y96     clkdiv/clk_div_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y97     clkdiv/clk_div_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y97     clkdiv/clk_div_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y97     clkdiv/clk_div_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y97     clkdiv/clk_div_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     clkdiv/clk_div_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     clkdiv/clk_div_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y98     clkdiv/clk_div_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y98     clkdiv/clk_div_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     clkdiv/clk_div_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     clkdiv/clk_div_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     clkdiv/clk_div_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     clkdiv/clk_div_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     clkdiv/clk_div_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     clkdiv/clk_div_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     clkdiv/clk_div_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     clkdiv/clk_div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y98     clkdiv/clk_div_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y98     clkdiv/clk_div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     clkdiv/clk_div_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     clkdiv/clk_div_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     clkdiv/clk_div_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     clkdiv/clk_div_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     clkdiv/clk_div_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     clkdiv/clk_div_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.562ns  (logic 6.055ns (44.645%)  route 7.507ns (55.355%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=32, routed)          2.854     4.332    segdriver/sw_IBUF[0]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124     4.456 r  segdriver/cs_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.000     4.456    segdriver/data0[2]
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I1_O)      0.217     4.673 r  segdriver/cs_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.575     5.248    segdriver/cs_OBUF[6]_inst_i_14_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.299     5.547 r  segdriver/cs_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.129     6.675    segdriver/data_array__27[2]
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.152     6.827 r  segdriver/cs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.949     9.777    cs_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.785    13.562 r  cs_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.562    cs[0]
    T10                                                               r  cs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.125ns  (logic 5.797ns (44.168%)  route 7.328ns (55.832%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=32, routed)          2.854     4.332    segdriver/sw_IBUF[0]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.124     4.456 r  segdriver/cs_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.000     4.456    segdriver/data0[2]
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I1_O)      0.217     4.673 r  segdriver/cs_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.575     5.248    segdriver/cs_OBUF[6]_inst_i_14_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.299     5.547 r  segdriver/cs_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.129     6.675    segdriver/data_array__27[2]
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.799 r  segdriver/cs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.770     9.569    cs_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.125 r  cs_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.125    cs[1]
    R10                                                               r  cs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.423ns  (logic 5.787ns (46.582%)  route 6.636ns (53.418%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=32, routed)          2.313     3.791    segdriver/sw_IBUF[0]
    SLICE_X2Y86          LUT6 (Prop_lut6_I4_O)        0.124     3.915 r  segdriver/cs_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000     3.915    segdriver/data0[0]
    SLICE_X2Y86          MUXF7 (Prop_muxf7_I1_O)      0.214     4.129 r  segdriver/cs_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.809     4.938    segdriver/cs_OBUF[6]_inst_i_10_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.297     5.235 r  segdriver/cs_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.841     6.076    segdriver/data_array__27[0]
    SLICE_X0Y86          LUT4 (Prop_lut4_I2_O)        0.124     6.200 r  segdriver/cs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.673     8.873    cs_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    12.423 r  cs_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.423    cs[3]
    K13                                                               r  cs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.362ns  (logic 6.031ns (48.789%)  route 6.331ns (51.211%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=32, routed)          2.313     3.791    segdriver/sw_IBUF[0]
    SLICE_X2Y86          LUT6 (Prop_lut6_I4_O)        0.124     3.915 r  segdriver/cs_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000     3.915    segdriver/data0[0]
    SLICE_X2Y86          MUXF7 (Prop_muxf7_I1_O)      0.214     4.129 r  segdriver/cs_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.809     4.938    segdriver/cs_OBUF[6]_inst_i_10_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.297     5.235 r  segdriver/cs_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.841     6.076    segdriver/data_array__27[0]
    SLICE_X0Y86          LUT4 (Prop_lut4_I2_O)        0.150     6.226 r  segdriver/cs_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.368     8.593    cs_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    12.362 r  cs_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.362    cs[5]
    T11                                                               r  cs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.943ns  (logic 6.003ns (50.264%)  route 5.940ns (49.736%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=32, routed)          2.313     3.791    segdriver/sw_IBUF[0]
    SLICE_X2Y86          LUT6 (Prop_lut6_I4_O)        0.124     3.915 r  segdriver/cs_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000     3.915    segdriver/data0[0]
    SLICE_X2Y86          MUXF7 (Prop_muxf7_I1_O)      0.214     4.129 r  segdriver/cs_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.809     4.938    segdriver/cs_OBUF[6]_inst_i_10_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.297     5.235 r  segdriver/cs_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.846     6.081    segdriver/data_array__27[0]
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.154     6.235 r  segdriver/cs_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.972     8.207    cs_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.737    11.943 r  cs_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.943    cs[4]
    P15                                                               r  cs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            cs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.835ns  (logic 5.730ns (48.411%)  route 6.106ns (51.589%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=32, routed)          2.313     3.791    segdriver/sw_IBUF[0]
    SLICE_X2Y86          LUT6 (Prop_lut6_I4_O)        0.124     3.915 f  segdriver/cs_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000     3.915    segdriver/data0[0]
    SLICE_X2Y86          MUXF7 (Prop_muxf7_I1_O)      0.214     4.129 f  segdriver/cs_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.809     4.938    segdriver/cs_OBUF[6]_inst_i_10_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.297     5.235 f  segdriver/cs_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.846     6.081    segdriver/data_array__27[0]
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.205 r  segdriver/cs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.137     8.342    cs_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    11.835 r  cs_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.835    cs[2]
    K16                                                               r  cs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            cs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.496ns  (logic 5.789ns (50.356%)  route 5.707ns (49.644%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  sw_IBUF[4]_inst/O
                         net (fo=32, routed)          2.346     3.839    segdriver/sw_IBUF[4]
    SLICE_X1Y89          LUT6 (Prop_lut6_I2_O)        0.124     3.963 r  segdriver/cs_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.000     3.963    segdriver/data5[3]
    SLICE_X1Y89          MUXF7 (Prop_muxf7_I0_O)      0.212     4.175 r  segdriver/cs_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.990     5.165    segdriver/cs_OBUF[6]_inst_i_8_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I3_O)        0.299     5.464 r  segdriver/cs_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.659     6.123    segdriver/data_array__27[3]
    SLICE_X0Y89          LUT4 (Prop_lut4_I0_O)        0.124     6.247 r  segdriver/cs_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.712     7.959    cs_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    11.496 r  cs_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.496    cs[6]
    L18                                                               r  cs[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segdriver/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.802ns  (logic 4.098ns (41.803%)  route 5.704ns (58.197%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE                         0.000     0.000 r  segdriver/index_reg[0]/C
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segdriver/index_reg[0]/Q
                         net (fo=27, routed)          1.023     1.479    segdriver/index[0]
    SLICE_X0Y90          LUT3 (Prop_lut3_I2_O)        0.124     1.603 r  segdriver/an_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.682     6.284    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.802 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.802    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segdriver/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.433ns  (logic 4.336ns (51.421%)  route 4.097ns (48.579%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE                         0.000     0.000 r  segdriver/index_reg[0]/C
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  segdriver/index_reg[0]/Q
                         net (fo=27, routed)          1.023     1.479    segdriver/index[0]
    SLICE_X0Y90          LUT3 (Prop_lut3_I1_O)        0.119     1.598 r  segdriver/an_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.074     4.672    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.761     8.433 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.433    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segdriver/index_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.169ns  (logic 4.362ns (53.392%)  route 3.808ns (46.608%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE                         0.000     0.000 r  segdriver/index_reg[2]/C
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  segdriver/index_reg[2]/Q
                         net (fo=13, routed)          1.656     2.112    segdriver/index[2]
    SLICE_X0Y86          LUT3 (Prop_lut3_I0_O)        0.152     2.264 r  segdriver/an_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.152     4.416    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.754     8.169 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.169    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segdriver/index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segdriver/index_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.186ns (49.846%)  route 0.187ns (50.154%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE                         0.000     0.000 r  segdriver/index_reg[1]/C
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segdriver/index_reg[1]/Q
                         net (fo=14, routed)          0.187     0.328    segdriver/index[1]
    SLICE_X0Y98          LUT4 (Prop_lut4_I2_O)        0.045     0.373 r  segdriver/index[2]_i_1/O
                         net (fo=1, routed)           0.000     0.373    segdriver/index[2]_i_1_n_0
    SLICE_X0Y98          FDRE                                         r  segdriver/index_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segdriver/index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segdriver/index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.186ns (48.429%)  route 0.198ns (51.571%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE                         0.000     0.000 r  segdriver/index_reg[1]/C
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segdriver/index_reg[1]/Q
                         net (fo=14, routed)          0.198     0.339    segdriver/index[1]
    SLICE_X0Y98          LUT3 (Prop_lut3_I0_O)        0.045     0.384 r  segdriver/index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.384    segdriver/index[1]_i_1_n_0
    SLICE_X0Y98          FDRE                                         r  segdriver/index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segdriver/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segdriver/index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.186ns (42.120%)  route 0.256ns (57.880%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE                         0.000     0.000 r  segdriver/index_reg[0]/C
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  segdriver/index_reg[0]/Q
                         net (fo=27, routed)          0.256     0.397    segdriver/index[0]
    SLICE_X0Y98          LUT2 (Prop_lut2_I0_O)        0.045     0.442 r  segdriver/index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.442    segdriver/index[0]_i_1_n_0
    SLICE_X0Y98          FDRE                                         r  segdriver/index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segdriver/index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.481ns (72.495%)  route 0.562ns (27.505%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE                         0.000     0.000 r  segdriver/index_reg[1]/C
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segdriver/index_reg[1]/Q
                         net (fo=14, routed)          0.198     0.339    segdriver/index[1]
    SLICE_X0Y98          LUT3 (Prop_lut3_I0_O)        0.042     0.381 r  segdriver/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.364     0.745    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.298     2.044 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.044    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segdriver/index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.097ns  (logic 1.487ns (70.924%)  route 0.610ns (29.076%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE                         0.000     0.000 r  segdriver/index_reg[1]/C
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segdriver/index_reg[1]/Q
                         net (fo=14, routed)          0.187     0.328    segdriver/index[1]
    SLICE_X0Y98          LUT3 (Prop_lut3_I0_O)        0.043     0.371 r  segdriver/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.423     0.794    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.303     2.097 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.097    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segdriver/index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.354ns  (logic 1.437ns (61.026%)  route 0.918ns (38.974%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE                         0.000     0.000 r  segdriver/index_reg[1]/C
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segdriver/index_reg[1]/Q
                         net (fo=14, routed)          0.566     0.707    segdriver/index[1]
    SLICE_X0Y86          LUT3 (Prop_lut3_I0_O)        0.045     0.752 r  segdriver/an_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.352     1.104    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     2.354 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.354    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segdriver/index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.492ns  (logic 1.469ns (58.965%)  route 1.022ns (41.035%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE                         0.000     0.000 r  segdriver/index_reg[1]/C
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segdriver/index_reg[1]/Q
                         net (fo=14, routed)          0.426     0.567    segdriver/index[1]
    SLICE_X1Y87          LUT6 (Prop_lut6_I4_O)        0.045     0.612 r  segdriver/cs_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.240     0.852    segdriver/data_array__27[3]
    SLICE_X0Y89          LUT4 (Prop_lut4_I0_O)        0.045     0.897 r  segdriver/cs_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.253    cs_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.492 r  cs_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.492    cs[6]
    L18                                                               r  cs[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segdriver/index_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.506ns  (logic 1.502ns (59.915%)  route 1.005ns (40.085%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE                         0.000     0.000 r  segdriver/index_reg[2]/C
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segdriver/index_reg[2]/Q
                         net (fo=13, routed)          0.336     0.477    segdriver/index[2]
    SLICE_X0Y90          LUT3 (Prop_lut3_I2_O)        0.046     0.523 r  segdriver/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.669     1.192    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.315     2.506 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.506    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segdriver/index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.622ns  (logic 1.497ns (57.108%)  route 1.125ns (42.892%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE                         0.000     0.000 r  segdriver/index_reg[1]/C
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segdriver/index_reg[1]/Q
                         net (fo=14, routed)          0.566     0.707    segdriver/index[1]
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.042     0.749 r  segdriver/an_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.559     1.308    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.314     2.622 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.622    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segdriver/index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.626ns  (logic 1.425ns (54.279%)  route 1.201ns (45.721%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE                         0.000     0.000 r  segdriver/index_reg[1]/C
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segdriver/index_reg[1]/Q
                         net (fo=14, routed)          0.426     0.567    segdriver/index[1]
    SLICE_X1Y87          LUT6 (Prop_lut6_I4_O)        0.045     0.612 r  segdriver/cs_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.228     0.840    segdriver/data_array__27[3]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.045     0.885 r  segdriver/cs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.546     1.432    cs_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.626 r  cs_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.626    cs[2]
    K16                                                               r  cs[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.274ns  (logic 1.631ns (30.923%)  route 3.643ns (69.077%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           3.002     4.509    clkdiv/rstn_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.124     4.633 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.641     5.274    clkdiv/p_0_in
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.605     5.028    clkdiv/clk
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.274ns  (logic 1.631ns (30.923%)  route 3.643ns (69.077%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           3.002     4.509    clkdiv/rstn_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.124     4.633 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.641     5.274    clkdiv/p_0_in
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.605     5.028    clkdiv/clk
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.274ns  (logic 1.631ns (30.923%)  route 3.643ns (69.077%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           3.002     4.509    clkdiv/rstn_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.124     4.633 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.641     5.274    clkdiv/p_0_in
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.605     5.028    clkdiv/clk
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.274ns  (logic 1.631ns (30.923%)  route 3.643ns (69.077%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           3.002     4.509    clkdiv/rstn_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.124     4.633 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.641     5.274    clkdiv/p_0_in
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.605     5.028    clkdiv/clk
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.211ns  (logic 1.631ns (31.300%)  route 3.580ns (68.700%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           3.002     4.509    clkdiv/rstn_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.124     4.633 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.577     5.211    clkdiv/p_0_in
    SLICE_X1Y97          FDRE                                         r  clkdiv/clk_div_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.606     5.029    clkdiv/clk
    SLICE_X1Y97          FDRE                                         r  clkdiv/clk_div_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.211ns  (logic 1.631ns (31.300%)  route 3.580ns (68.700%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           3.002     4.509    clkdiv/rstn_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.124     4.633 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.577     5.211    clkdiv/p_0_in
    SLICE_X1Y97          FDRE                                         r  clkdiv/clk_div_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.606     5.029    clkdiv/clk
    SLICE_X1Y97          FDRE                                         r  clkdiv/clk_div_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.211ns  (logic 1.631ns (31.300%)  route 3.580ns (68.700%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           3.002     4.509    clkdiv/rstn_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.124     4.633 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.577     5.211    clkdiv/p_0_in
    SLICE_X1Y97          FDRE                                         r  clkdiv/clk_div_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.606     5.029    clkdiv/clk
    SLICE_X1Y97          FDRE                                         r  clkdiv/clk_div_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.211ns  (logic 1.631ns (31.300%)  route 3.580ns (68.700%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           3.002     4.509    clkdiv/rstn_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.124     4.633 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.577     5.211    clkdiv/p_0_in
    SLICE_X1Y97          FDRE                                         r  clkdiv/clk_div_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.606     5.029    clkdiv/clk
    SLICE_X1Y97          FDRE                                         r  clkdiv/clk_div_reg[7]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.172ns  (logic 1.631ns (31.533%)  route 3.541ns (68.467%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           3.002     4.509    clkdiv/rstn_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.124     4.633 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.539     5.172    clkdiv/p_0_in
    SLICE_X1Y98          FDRE                                         r  clkdiv/clk_div_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.606     5.029    clkdiv/clk
    SLICE_X1Y98          FDRE                                         r  clkdiv/clk_div_reg[10]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.172ns  (logic 1.631ns (31.533%)  route 3.541ns (68.467%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           3.002     4.509    clkdiv/rstn_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.124     4.633 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.539     5.172    clkdiv/p_0_in
    SLICE_X1Y98          FDRE                                         r  clkdiv/clk_div_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.606     5.029    clkdiv/clk
    SLICE_X1Y98          FDRE                                         r  clkdiv/clk_div_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.742ns  (logic 0.320ns (18.345%)  route 1.422ns (81.655%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.237     1.512    clkdiv/rstn_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.045     1.557 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.185     1.742    clkdiv/p_0_in
    SLICE_X1Y98          FDRE                                         r  clkdiv/clk_div_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.878     2.043    clkdiv/clk
    SLICE_X1Y98          FDRE                                         r  clkdiv/clk_div_reg[10]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.742ns  (logic 0.320ns (18.345%)  route 1.422ns (81.655%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.237     1.512    clkdiv/rstn_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.045     1.557 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.185     1.742    clkdiv/p_0_in
    SLICE_X1Y98          FDRE                                         r  clkdiv/clk_div_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.878     2.043    clkdiv/clk
    SLICE_X1Y98          FDRE                                         r  clkdiv/clk_div_reg[8]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.742ns  (logic 0.320ns (18.345%)  route 1.422ns (81.655%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.237     1.512    clkdiv/rstn_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.045     1.557 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.185     1.742    clkdiv/p_0_in
    SLICE_X1Y98          FDRE                                         r  clkdiv/clk_div_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.878     2.043    clkdiv/clk
    SLICE_X1Y98          FDRE                                         r  clkdiv/clk_div_reg[9]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.766ns  (logic 0.320ns (18.092%)  route 1.447ns (81.908%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.237     1.512    clkdiv/rstn_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.045     1.557 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.209     1.766    clkdiv/p_0_in
    SLICE_X1Y97          FDRE                                         r  clkdiv/clk_div_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.878     2.043    clkdiv/clk
    SLICE_X1Y97          FDRE                                         r  clkdiv/clk_div_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.766ns  (logic 0.320ns (18.092%)  route 1.447ns (81.908%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.237     1.512    clkdiv/rstn_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.045     1.557 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.209     1.766    clkdiv/p_0_in
    SLICE_X1Y97          FDRE                                         r  clkdiv/clk_div_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.878     2.043    clkdiv/clk
    SLICE_X1Y97          FDRE                                         r  clkdiv/clk_div_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.766ns  (logic 0.320ns (18.092%)  route 1.447ns (81.908%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.237     1.512    clkdiv/rstn_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.045     1.557 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.209     1.766    clkdiv/p_0_in
    SLICE_X1Y97          FDRE                                         r  clkdiv/clk_div_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.878     2.043    clkdiv/clk
    SLICE_X1Y97          FDRE                                         r  clkdiv/clk_div_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.766ns  (logic 0.320ns (18.092%)  route 1.447ns (81.908%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.237     1.512    clkdiv/rstn_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.045     1.557 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.209     1.766    clkdiv/p_0_in
    SLICE_X1Y97          FDRE                                         r  clkdiv/clk_div_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.878     2.043    clkdiv/clk
    SLICE_X1Y97          FDRE                                         r  clkdiv/clk_div_reg[7]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.794ns  (logic 0.320ns (17.815%)  route 1.474ns (82.185%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.237     1.512    clkdiv/rstn_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.045     1.557 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.237     1.794    clkdiv/p_0_in
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.877     2.042    clkdiv/clk
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.794ns  (logic 0.320ns (17.815%)  route 1.474ns (82.185%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.237     1.512    clkdiv/rstn_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.045     1.557 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.237     1.794    clkdiv/p_0_in
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.877     2.042    clkdiv/clk
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clkdiv/clk_div_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.794ns  (logic 0.320ns (17.815%)  route 1.474ns (82.185%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  rstn_IBUF_inst/O
                         net (fo=4, routed)           1.237     1.512    clkdiv/rstn_IBUF
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.045     1.557 r  clkdiv/clk_div[0]_i_1/O
                         net (fo=11, routed)          0.237     1.794    clkdiv/p_0_in
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.877     2.042    clkdiv/clk
    SLICE_X1Y96          FDRE                                         r  clkdiv/clk_div_reg[2]/C





