Analysis & Elaboration report for Phase1SRC_2
Thu Feb 15 11:42:45 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: register_gen:R0
  5. Parameter Settings for User Entity Instance: register_gen:R1
  6. Parameter Settings for User Entity Instance: register_gen:R2
  7. Parameter Settings for User Entity Instance: register_gen:R3
  8. Parameter Settings for User Entity Instance: register_gen:R4
  9. Parameter Settings for User Entity Instance: register_gen:R5
 10. Parameter Settings for User Entity Instance: register_gen:R6
 11. Parameter Settings for User Entity Instance: register_gen:R7
 12. Parameter Settings for User Entity Instance: register_gen:R8
 13. Parameter Settings for User Entity Instance: register_gen:R9
 14. Parameter Settings for User Entity Instance: register_gen:R10
 15. Parameter Settings for User Entity Instance: register_gen:R11
 16. Parameter Settings for User Entity Instance: register_gen:R12
 17. Parameter Settings for User Entity Instance: register_gen:R13
 18. Parameter Settings for User Entity Instance: register_gen:R14
 19. Parameter Settings for User Entity Instance: register_gen:R15
 20. Parameter Settings for User Entity Instance: register_gen:HI
 21. Parameter Settings for User Entity Instance: register_gen:LO
 22. Parameter Settings for User Entity Instance: register_gen:RY
 23. Parameter Settings for User Entity Instance: register_gen:Zhigh
 24. Parameter Settings for User Entity Instance: register_gen:Zlow
 25. Parameter Settings for User Entity Instance: register_gen:PC
 26. Parameter Settings for User Entity Instance: register_gen:IR
 27. Parameter Settings for User Entity Instance: register_gen:MAR
 28. Parameter Settings for User Entity Instance: register_gen:MDR
 29. Parameter Settings for User Entity Instance: alu:ALU
 30. Parameter Settings for User Entity Instance: alu:ALU|add_op:add
 31. Parameter Settings for User Entity Instance: alu:ALU|sub_op:sub
 32. Parameter Settings for User Entity Instance: alu:ALU|sub_op:sub|add_op:substract_i
 33. Analysis & Elaboration Settings
 34. Port Connectivity Checks: "alu:ALU|sub_op:sub|add_op:substract_i"
 35. Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[31].b_cell_i"
 36. Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[30].b_cell_i"
 37. Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[29].b_cell_i"
 38. Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[28].b_cell_i"
 39. Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[27].b_cell_i"
 40. Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[26].b_cell_i"
 41. Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[25].b_cell_i"
 42. Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[24].b_cell_i"
 43. Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[23].b_cell_i"
 44. Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[22].b_cell_i"
 45. Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[21].b_cell_i"
 46. Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[20].b_cell_i"
 47. Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[19].b_cell_i"
 48. Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[18].b_cell_i"
 49. Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[17].b_cell_i"
 50. Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[16].b_cell_i"
 51. Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[15].b_cell_i"
 52. Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[14].b_cell_i"
 53. Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[13].b_cell_i"
 54. Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[12].b_cell_i"
 55. Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[11].b_cell_i"
 56. Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[10].b_cell_i"
 57. Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[9].b_cell_i"
 58. Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[8].b_cell_i"
 59. Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[7].b_cell_i"
 60. Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[6].b_cell_i"
 61. Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[5].b_cell_i"
 62. Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[4].b_cell_i"
 63. Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[3].b_cell_i"
 64. Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[2].b_cell_i"
 65. Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[1].b_cell_i"
 66. Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[0].b_cell_i"
 67. Port Connectivity Checks: "alu:ALU|add_op:add"
 68. Port Connectivity Checks: "encoder_32_to_5:BusEncoder"
 69. Port Connectivity Checks: "register_gen:MAR"
 70. Port Connectivity Checks: "register_gen:IR"
 71. Analysis & Elaboration Messages
 72. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                  ;
+-------------------------------+-------------------------------------------------+
; Analysis & Elaboration Status ; Successful - Thu Feb 15 11:42:45 2024           ;
; Quartus Prime Version         ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                 ; Phase1SRC_2                                     ;
; Top-level Entity Name         ; Datapath                                        ;
; Family                        ; Cyclone V                                       ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                       ;
; Total registers               ; N/A until Partition Merge                       ;
; Total pins                    ; N/A until Partition Merge                       ;
; Total virtual pins            ; N/A until Partition Merge                       ;
; Total block memory bits       ; N/A until Partition Merge                       ;
; Total PLLs                    ; N/A until Partition Merge                       ;
; Total DLLs                    ; N/A until Partition Merge                       ;
+-------------------------------+-------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_gen:R0 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_gen:R1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_gen:R2 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_gen:R3 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_gen:R4 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_gen:R5 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_gen:R6 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_gen:R7 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_gen:R8 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_gen:R9 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_gen:R10 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_gen:R11 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_gen:R12 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_gen:R13 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_gen:R14 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_gen:R15 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_gen:HI ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_gen:LO ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_gen:RY ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_gen:Zhigh ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; WIDTH          ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_gen:Zlow ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_gen:PC ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_gen:IR ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_gen:MAR ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_gen:MDR ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALU ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; anding         ; 01010 ; Unsigned Binary             ;
; oring          ; 01011 ; Unsigned Binary             ;
; addition       ; 00011 ; Unsigned Binary             ;
; subtraction    ; 00100 ; Unsigned Binary             ;
; multiply       ; 01111 ; Unsigned Binary             ;
; divide         ; 10000 ; Unsigned Binary             ;
; shift_R        ; 00101 ; Unsigned Binary             ;
; shift_RA       ; 00110 ; Unsigned Binary             ;
; shift_L        ; 00111 ; Unsigned Binary             ;
; rotate_R       ; 01000 ; Unsigned Binary             ;
; rotate_L       ; 01001 ; Unsigned Binary             ;
; negate         ; 10001 ; Unsigned Binary             ;
; noting         ; 10010 ; Unsigned Binary             ;
; nop            ; 11010 ; Unsigned Binary             ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALU|add_op:add ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; WIDTH          ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALU|sub_op:sub ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; WIDTH          ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALU|sub_op:sub|add_op:substract_i ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEFA4F23C7        ;                    ;
; Top-level entity name                                                           ; Datapath           ; Phase1SRC_2        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|sub_op:sub|add_op:substract_i" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; Cin  ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[31].b_cell_i" ;
+------+--------+----------+-------------------------------------------------+
; Port ; Type   ; Severity ; Details                                         ;
+------+--------+----------+-------------------------------------------------+
; Cout ; Output ; Info     ; Explicitly unconnected                          ;
+------+--------+----------+-------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[30].b_cell_i" ;
+------+--------+----------+-------------------------------------------------+
; Port ; Type   ; Severity ; Details                                         ;
+------+--------+----------+-------------------------------------------------+
; Cout ; Output ; Info     ; Explicitly unconnected                          ;
+------+--------+----------+-------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[29].b_cell_i" ;
+------+--------+----------+-------------------------------------------------+
; Port ; Type   ; Severity ; Details                                         ;
+------+--------+----------+-------------------------------------------------+
; Cout ; Output ; Info     ; Explicitly unconnected                          ;
+------+--------+----------+-------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[28].b_cell_i" ;
+------+--------+----------+-------------------------------------------------+
; Port ; Type   ; Severity ; Details                                         ;
+------+--------+----------+-------------------------------------------------+
; Cout ; Output ; Info     ; Explicitly unconnected                          ;
+------+--------+----------+-------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[27].b_cell_i" ;
+------+--------+----------+-------------------------------------------------+
; Port ; Type   ; Severity ; Details                                         ;
+------+--------+----------+-------------------------------------------------+
; Cout ; Output ; Info     ; Explicitly unconnected                          ;
+------+--------+----------+-------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[26].b_cell_i" ;
+------+--------+----------+-------------------------------------------------+
; Port ; Type   ; Severity ; Details                                         ;
+------+--------+----------+-------------------------------------------------+
; Cout ; Output ; Info     ; Explicitly unconnected                          ;
+------+--------+----------+-------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[25].b_cell_i" ;
+------+--------+----------+-------------------------------------------------+
; Port ; Type   ; Severity ; Details                                         ;
+------+--------+----------+-------------------------------------------------+
; Cout ; Output ; Info     ; Explicitly unconnected                          ;
+------+--------+----------+-------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[24].b_cell_i" ;
+------+--------+----------+-------------------------------------------------+
; Port ; Type   ; Severity ; Details                                         ;
+------+--------+----------+-------------------------------------------------+
; Cout ; Output ; Info     ; Explicitly unconnected                          ;
+------+--------+----------+-------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[23].b_cell_i" ;
+------+--------+----------+-------------------------------------------------+
; Port ; Type   ; Severity ; Details                                         ;
+------+--------+----------+-------------------------------------------------+
; Cout ; Output ; Info     ; Explicitly unconnected                          ;
+------+--------+----------+-------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[22].b_cell_i" ;
+------+--------+----------+-------------------------------------------------+
; Port ; Type   ; Severity ; Details                                         ;
+------+--------+----------+-------------------------------------------------+
; Cout ; Output ; Info     ; Explicitly unconnected                          ;
+------+--------+----------+-------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[21].b_cell_i" ;
+------+--------+----------+-------------------------------------------------+
; Port ; Type   ; Severity ; Details                                         ;
+------+--------+----------+-------------------------------------------------+
; Cout ; Output ; Info     ; Explicitly unconnected                          ;
+------+--------+----------+-------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[20].b_cell_i" ;
+------+--------+----------+-------------------------------------------------+
; Port ; Type   ; Severity ; Details                                         ;
+------+--------+----------+-------------------------------------------------+
; Cout ; Output ; Info     ; Explicitly unconnected                          ;
+------+--------+----------+-------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[19].b_cell_i" ;
+------+--------+----------+-------------------------------------------------+
; Port ; Type   ; Severity ; Details                                         ;
+------+--------+----------+-------------------------------------------------+
; Cout ; Output ; Info     ; Explicitly unconnected                          ;
+------+--------+----------+-------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[18].b_cell_i" ;
+------+--------+----------+-------------------------------------------------+
; Port ; Type   ; Severity ; Details                                         ;
+------+--------+----------+-------------------------------------------------+
; Cout ; Output ; Info     ; Explicitly unconnected                          ;
+------+--------+----------+-------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[17].b_cell_i" ;
+------+--------+----------+-------------------------------------------------+
; Port ; Type   ; Severity ; Details                                         ;
+------+--------+----------+-------------------------------------------------+
; Cout ; Output ; Info     ; Explicitly unconnected                          ;
+------+--------+----------+-------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[16].b_cell_i" ;
+------+--------+----------+-------------------------------------------------+
; Port ; Type   ; Severity ; Details                                         ;
+------+--------+----------+-------------------------------------------------+
; Cout ; Output ; Info     ; Explicitly unconnected                          ;
+------+--------+----------+-------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[15].b_cell_i" ;
+------+--------+----------+-------------------------------------------------+
; Port ; Type   ; Severity ; Details                                         ;
+------+--------+----------+-------------------------------------------------+
; Cout ; Output ; Info     ; Explicitly unconnected                          ;
+------+--------+----------+-------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[14].b_cell_i" ;
+------+--------+----------+-------------------------------------------------+
; Port ; Type   ; Severity ; Details                                         ;
+------+--------+----------+-------------------------------------------------+
; Cout ; Output ; Info     ; Explicitly unconnected                          ;
+------+--------+----------+-------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[13].b_cell_i" ;
+------+--------+----------+-------------------------------------------------+
; Port ; Type   ; Severity ; Details                                         ;
+------+--------+----------+-------------------------------------------------+
; Cout ; Output ; Info     ; Explicitly unconnected                          ;
+------+--------+----------+-------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[12].b_cell_i" ;
+------+--------+----------+-------------------------------------------------+
; Port ; Type   ; Severity ; Details                                         ;
+------+--------+----------+-------------------------------------------------+
; Cout ; Output ; Info     ; Explicitly unconnected                          ;
+------+--------+----------+-------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[11].b_cell_i" ;
+------+--------+----------+-------------------------------------------------+
; Port ; Type   ; Severity ; Details                                         ;
+------+--------+----------+-------------------------------------------------+
; Cout ; Output ; Info     ; Explicitly unconnected                          ;
+------+--------+----------+-------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[10].b_cell_i" ;
+------+--------+----------+-------------------------------------------------+
; Port ; Type   ; Severity ; Details                                         ;
+------+--------+----------+-------------------------------------------------+
; Cout ; Output ; Info     ; Explicitly unconnected                          ;
+------+--------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[9].b_cell_i" ;
+------+--------+----------+------------------------------------------------+
; Port ; Type   ; Severity ; Details                                        ;
+------+--------+----------+------------------------------------------------+
; Cout ; Output ; Info     ; Explicitly unconnected                         ;
+------+--------+----------+------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[8].b_cell_i" ;
+------+--------+----------+------------------------------------------------+
; Port ; Type   ; Severity ; Details                                        ;
+------+--------+----------+------------------------------------------------+
; Cout ; Output ; Info     ; Explicitly unconnected                         ;
+------+--------+----------+------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[7].b_cell_i" ;
+------+--------+----------+------------------------------------------------+
; Port ; Type   ; Severity ; Details                                        ;
+------+--------+----------+------------------------------------------------+
; Cout ; Output ; Info     ; Explicitly unconnected                         ;
+------+--------+----------+------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[6].b_cell_i" ;
+------+--------+----------+------------------------------------------------+
; Port ; Type   ; Severity ; Details                                        ;
+------+--------+----------+------------------------------------------------+
; Cout ; Output ; Info     ; Explicitly unconnected                         ;
+------+--------+----------+------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[5].b_cell_i" ;
+------+--------+----------+------------------------------------------------+
; Port ; Type   ; Severity ; Details                                        ;
+------+--------+----------+------------------------------------------------+
; Cout ; Output ; Info     ; Explicitly unconnected                         ;
+------+--------+----------+------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[4].b_cell_i" ;
+------+--------+----------+------------------------------------------------+
; Port ; Type   ; Severity ; Details                                        ;
+------+--------+----------+------------------------------------------------+
; Cout ; Output ; Info     ; Explicitly unconnected                         ;
+------+--------+----------+------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[3].b_cell_i" ;
+------+--------+----------+------------------------------------------------+
; Port ; Type   ; Severity ; Details                                        ;
+------+--------+----------+------------------------------------------------+
; Cout ; Output ; Info     ; Explicitly unconnected                         ;
+------+--------+----------+------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[2].b_cell_i" ;
+------+--------+----------+------------------------------------------------+
; Port ; Type   ; Severity ; Details                                        ;
+------+--------+----------+------------------------------------------------+
; Cout ; Output ; Info     ; Explicitly unconnected                         ;
+------+--------+----------+------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[1].b_cell_i" ;
+------+--------+----------+------------------------------------------------+
; Port ; Type   ; Severity ; Details                                        ;
+------+--------+----------+------------------------------------------------+
; Cout ; Output ; Info     ; Explicitly unconnected                         ;
+------+--------+----------+------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|add_op:add|b_cell:gen_sum[0].b_cell_i" ;
+------+--------+----------+------------------------------------------------+
; Port ; Type   ; Severity ; Details                                        ;
+------+--------+----------+------------------------------------------------+
; Cout ; Output ; Info     ; Explicitly unconnected                         ;
+------+--------+----------+------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "alu:ALU|add_op:add" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; Cin  ; Input ; Info     ; Stuck at GND         ;
+------+-------+----------+----------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "encoder_32_to_5:BusEncoder" ;
+----------------------+-------+----------+--------------+
; Port                 ; Type  ; Severity ; Details      ;
+----------------------+-------+----------+--------------+
; encoderInput[31..24] ; Input ; Info     ; Stuck at GND ;
+----------------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_gen:MAR"                                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; BusMuxIn ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_gen:IR"                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; BusMuxIn ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Thu Feb 15 11:42:33 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Phase1SRC_2 -c Phase1SRC_2 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/sub_tb.v
    Info (12023): Found entity 1: sub_tb File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches/sub_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/shra_tb.v
    Info (12023): Found entity 1: shra_tb File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches/shra_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/shr_tb.v
    Info (12023): Found entity 1: shr_tb File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches/shr_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/shl_tb.v
    Info (12023): Found entity 1: shl_tb File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches/shl_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/ror_tb.v
    Info (12023): Found entity 1: ror_tb File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches/ror_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/rol_tb.v
    Info (12023): Found entity 1: rol_tb File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches/rol_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/or_tb.v
    Info (12023): Found entity 1: or_tb File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches/or_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/not_tb.v
    Info (12023): Found entity 1: not_tb File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches/not_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/neg_tb.v
    Info (12023): Found entity 1: neg_tb File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches/neg_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/mul_tb.v
    Info (12023): Found entity 1: mul_tb File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches/mul_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/div_tb.v
    Info (12023): Found entity 1: div_tb File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches/div_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/add_tb.v
    Info (12023): Found entity 1: add_tb File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches/add_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file reg/incpc.v
    Info (12023): Found entity 1: IncPC File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/REG/IncPC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/and_tb.v
    Info (12023): Found entity 1: and_tb File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches/and_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file alu/b_cell.v
    Info (12023): Found entity 1: b_cell File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/b_cell.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg/register_gen.v
    Info (12023): Found entity 1: register_gen File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/REG/register_gen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bus/mux_32_to_1.v
    Info (12023): Found entity 1: mux_32_to_1 File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/mux_32_to_1.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bus/mux_2_to_1.v
    Info (12023): Found entity 1: mux_2_to_1 File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/mux_2_to_1.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bus/encoder_32_to_5.v
    Info (12023): Found entity 1: encoder_32_to_5 File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/encoder_32_to_5.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file bus/datapath.v
    Info (12023): Found entity 1: Datapath File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/Datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/sub_op.v
    Info (12023): Found entity 1: sub_op File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/sub_op.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/shra_op.v
    Info (12023): Found entity 1: shra_op File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shra_op.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/shr_op.v
    Info (12023): Found entity 1: shr_op File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shr_op.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/shl_op.v
    Info (12023): Found entity 1: shl_op File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shl_op.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/ror_op.v
    Info (12023): Found entity 1: ror_op File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/ror_op.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/rol_op.v
    Info (12023): Found entity 1: rol_op File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/rol_op.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/or_op.v
    Info (12023): Found entity 1: or_op File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/or_op.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/not_op.v
    Info (12023): Found entity 1: not_op File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/not_op.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/neg_op.v
    Info (12023): Found entity 1: neg_op File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/neg_op.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/mul_op.v
    Info (12023): Found entity 1: mul_op File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/mul_op.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/div_op.v
    Info (12023): Found entity 1: div_op File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/div_op.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/and_op.v
    Info (12023): Found entity 1: and_op File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/and_op.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/alu.v
    Info (12023): Found entity 1: alu File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/add_op.v
    Info (12023): Found entity 1: add_op File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/add_op.v Line: 1
Info (12127): Elaborating entity "Datapath" for the top level hierarchy
Info (12128): Elaborating entity "register_gen" for hierarchy "register_gen:R0" File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/Datapath.v Line: 63
Info (12128): Elaborating entity "mux_2_to_1" for hierarchy "mux_2_to_1:MDRMux" File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/Datapath.v Line: 93
Info (12128): Elaborating entity "encoder_32_to_5" for hierarchy "encoder_32_to_5:BusEncoder" File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/Datapath.v Line: 101
Info (12128): Elaborating entity "mux_32_to_1" for hierarchy "mux_32_to_1:BusMux" File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/Datapath.v Line: 109
Info (12128): Elaborating entity "alu" for hierarchy "alu:ALU" File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/Datapath.v Line: 115
Info (12128): Elaborating entity "add_op" for hierarchy "alu:ALU|add_op:add" File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/alu.v Line: 87
Info (12128): Elaborating entity "b_cell" for hierarchy "alu:ALU|add_op:add|b_cell:gen_sum[0].b_cell_i" File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/add_op.v Line: 22
Info (12128): Elaborating entity "sub_op" for hierarchy "alu:ALU|sub_op:sub" File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/alu.v Line: 88
Info (12128): Elaborating entity "mul_op" for hierarchy "alu:ALU|mul_op:dul" File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/alu.v Line: 89
Warning (10199): Verilog HDL Case Statement warning at mul_op.v(27): case item expression never matches the case expression File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/mul_op.v Line: 27
Warning (10199): Verilog HDL Case Statement warning at mul_op.v(28): case item expression never matches the case expression File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/mul_op.v Line: 28
Warning (10199): Verilog HDL Case Statement warning at mul_op.v(30): case item expression never matches the case expression File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/mul_op.v Line: 30
Warning (10230): Verilog HDL assignment warning at mul_op.v(35): truncated value with size 66 to match size of target (64) File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/mul_op.v Line: 35
Info (12128): Elaborating entity "div_op" for hierarchy "alu:ALU|div_op:div" File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/alu.v Line: 90
Info (12128): Elaborating entity "shr_op" for hierarchy "alu:ALU|shr_op:shr" File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/alu.v Line: 92
Info (12128): Elaborating entity "shra_op" for hierarchy "alu:ALU|shra_op:shra" File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/alu.v Line: 93
Info (12128): Elaborating entity "shl_op" for hierarchy "alu:ALU|shl_op:shl" File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/alu.v Line: 94
Info (12128): Elaborating entity "ror_op" for hierarchy "alu:ALU|ror_op:ror" File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/alu.v Line: 95
Info (12128): Elaborating entity "rol_op" for hierarchy "alu:ALU|rol_op:aol" File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/alu.v Line: 96
Info (12128): Elaborating entity "and_op" for hierarchy "alu:ALU|and_op:and_" File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/alu.v Line: 97
Info (12128): Elaborating entity "or_op" for hierarchy "alu:ALU|or_op:or_" File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/alu.v Line: 98
Info (12128): Elaborating entity "neg_op" for hierarchy "alu:ALU|neg_op:neg" File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/alu.v Line: 99
Info (12128): Elaborating entity "not_op" for hierarchy "alu:ALU|not_op:not_" File: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/alu.v Line: 100
Info (144001): Generated suppressed messages file C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/output_files/Phase1SRC_2.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4793 megabytes
    Info: Processing ended: Thu Feb 15 11:42:45 2024
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:10


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/output_files/Phase1SRC_2.map.smsg.


