digraph "CFG for '_Z9MotionVecPfS_P15HIP_vector_typeIhLj4EEii' function" {
	label="CFG for '_Z9MotionVecPfS_P15HIP_vector_typeIhLj4EEii' function";

	Node0x62fa210 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %7, %11\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %14 = add i32 %12, %13\l  %15 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %16 = getelementptr i8, i8 addrspace(4)* %6, i64 6\l  %17 = bitcast i8 addrspace(4)* %16 to i16 addrspace(4)*\l  %18 = load i16, i16 addrspace(4)* %17, align 2, !range !4, !invariant.load !5\l  %19 = zext i16 %18 to i32\l  %20 = mul i32 %15, %19\l  %21 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %22 = add i32 %20, %21\l  %23 = mul nsw i32 %22, %3\l  %24 = add nsw i32 %14, %23\l  %25 = sext i32 %24 to i64\l  %26 = getelementptr inbounds float, float addrspace(1)* %1, i64 %25\l  %27 = load float, float addrspace(1)* %26, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %28 = getelementptr inbounds float, float addrspace(1)* %0, i64 %25\l  %29 = load float, float addrspace(1)* %28, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %30 = fsub contract float %27, %29\l  %31 = fmul contract float %30, %30\l  %32 = fcmp contract ogt float %31, 5.000000e+03\l  br i1 %32, label %33, label %37\l|{<s0>T|<s1>F}}"];
	Node0x62fa210:s0 -> Node0x62fd010;
	Node0x62fa210:s1 -> Node0x62fd0a0;
	Node0x62fd010 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%33:\l33:                                               \l  %34 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %2, i64 %25, i32 0, i32 0, i32 0, i64 0\l  store i8 0, i8 addrspace(1)* %34, align 4, !tbaa !11\l  %35 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %2, i64 %25, i32 0, i32 0, i32 0, i64 1\l  store i8 0, i8 addrspace(1)* %35, align 1, !tbaa !11\l  %36 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %2, i64 %25, i32 0, i32 0, i32 0, i64 2\l  store i8 -1, i8 addrspace(1)* %36, align 2, !tbaa !11\l  br label %37\l}"];
	Node0x62fd010 -> Node0x62fd0a0;
	Node0x62fd0a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%37:\l37:                                               \l  ret void\l}"];
}
