// Seed: 4037259513
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  always id_1 <= #1  (1);
  module_0 modCall_1 (
      id_2,
      id_6,
      id_2
  );
endmodule
module module_0;
  module_2 id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign id_1 = (1) - id_1;
endmodule
