<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>CAREER: Energy-Exposed Instruction Sets</AwardTitle>
<AwardEffectiveDate>02/01/2001</AwardEffectiveDate>
<AwardExpirationDate>12/31/2006</AwardExpirationDate>
<AwardTotalIntnAmount>300000.00</AwardTotalIntnAmount>
<AwardAmount>306000</AwardAmount>
<AwardInstrument>
<Value>Continuing Grant</Value>
</AwardInstrument>
<Organization>
<Code>05010300</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CCF</Abbreviation>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Timothy M. Pinkston</SignBlockName>
</ProgramOfficer>
<AbstractNarration>Energy consumption is a key constraint in the design of modern microprocessors, limiting battery life in portable devices and achievable performance in high-performance systems.  Modern instruction set architectures such as RISC or VLIW are based on extensive research into how instruction set design affects&lt;br/&gt;performance, and provide a purely performance-oriented hardware-software interface.  Implementations of these ISAs perform many energy-consuming microarchitectural operations during execution of each user-level instruction and these dominate total power dissipation.  Because modern architectures pipeline and parallelize this microarchitectural work, it has little effect on the latency and throughput of user instructions, thus there is no incentive to expose the micro-operations in a purely performance-oriented&lt;br/&gt;hardware-software interface: energy consumption is hidden from software.  The project will develop new energy-exposed microprocessor architectures that give software much greater control over the&lt;br/&gt;microarchitectural components used to execute each operation.  The research will develop new integrated hardware and software energy-saving techniques by simultaneously considering all levels of processor design, including VLSI circuits, microarchitectures, instruction sets, compilers, and operating systems.  The project will also be used to bring energy-efficiency into the curriculum of existing undergraduate and graduate computer architecture courses.</AbstractNarration>
<MinAmdLetterDate>02/02/2001</MinAmdLetterDate>
<MaxAmdLetterDate>05/11/2005</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0093354</AwardID>
<Investigator>
<FirstName>Krste</FirstName>
<LastName>Asanovic</LastName>
<EmailAddress>krste@eecs.berkeley.edu</EmailAddress>
<StartDate>02/02/2001</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>Massachusetts Institute of Technology</Name>
<CityName>Cambridge</CityName>
<ZipCode>021394301</ZipCode>
<PhoneNumber>6172531000</PhoneNumber>
<StreetAddress>77 MASSACHUSETTS AVE</StreetAddress>
<CountryName>United States</CountryName>
<StateName>Massachusetts</StateName>
<StateCode>MA</StateCode>
</Institution>
<FoaInformation>
<Code>0000912</Code>
<Name>Computer Science</Name>
</FoaInformation>
<ProgramElement>
<Code>4715</Code>
<Text>COMPUTER SYSTEMS ARCHITECTURE</Text>
</ProgramElement>
<ProgramElement>
<Code>7352</Code>
<Text>COMPUTING PROCESSES &amp; ARTIFACT</Text>
</ProgramElement>
<ProgramReference>
<Code>1045</Code>
<Text>CAREER-Faculty Erly Career Dev</Text>
</ProgramReference>
<ProgramReference>
<Code>1187</Code>
<Text>PECASE- eligible</Text>
</ProgramReference>
<ProgramReference>
<Code>9215</Code>
<Text>HIGH PERFORMANCE COMPUTING SYSTEMS</Text>
</ProgramReference>
<ProgramReference>
<Code>9218</Code>
<Text>BASIC RESEARCH &amp; HUMAN RESORCS</Text>
</ProgramReference>
<ProgramReference>
<Code>9251</Code>
<Text>REU SUPP-Res Exp for Ugrd Supp</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
