Reading netlist file: "C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\impl\gwsynthesis\HDMI_IP_Test.vg"
Parsing netlist file "C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\impl\gwsynthesis\HDMI_IP_Test.vg" completed
Processing netlist completed
Reading constraint file: "C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\HDMI_IP_Test.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
WARN  (TA1117) : Can't calculate clocks' relationship between: "LedPrescaler[2]" and "PLLClk/rpll_inst/CLKOUTD.default_gen_clk"
WARN  (TA1117) : Can't calculate clocks' relationship between: "PLLClk/rpll_inst/CLKOUTD.default_gen_clk" and "CPU_INT_n"
WARN  (TA1117) : Can't calculate clocks' relationship between: "PLLClk/rpll_inst/CLKOUTD.default_gen_clk" and "SerialKeyboard/RX_Strobe"
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\impl\pnr\HDMI_IP_Test.power.html" completed
Generate file "C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\impl\pnr\HDMI_IP_Test.pin.html" completed
Generate file "C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\impl\pnr\HDMI_IP_Test.rpt.html" completed
Generate file "C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\impl\pnr\HDMI_IP_Test.rpt.txt" completed
Generate file "C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\impl\pnr\HDMI_IP_Test.tr.html" completed
Fri Dec 15 13:25:21 2023

