module inst_rom(
	input [7:0] address_i,
	output [7:0] instruction_o
);

wire [7:0] instruction_output;
assign instruction_o = instruction_output;

always_comb begin
	case(address_i)
		// START PROGRAM 2
		8'b0  : instruction_output = 8'b11000000; // clr a0
		8'b1  : instruction_output = 8'b11000010;	// clr a2
		8'b10 : instruction_output = 8'b11000011; // clr a3
		8'b11 : instruction_output = 8'b00010001;	// addi a0, 1
		8'b100: instruction_output = 8'b01000010;	// shl, a0, 2		
		default: instruction_output = 8'b11111111;
	endcase
end
endmodule
