Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri May 27 23:19:07 2022
| Host         : PF2B54TC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.756        0.000                      0                   47        0.214        0.000                      0                   47        2.000        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_in1_0                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1_0                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        5.756        0.000                      0                   47        0.214        0.000                      0                   47        4.500        0.000                       0                    22  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clk_out1_design_1_clk_wiz_0_0                                 
(none)                         clkfbout_design_1_clk_wiz_0_0                                 
(none)                                                        clk_out1_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_0
  To Clock:  clk_in1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_in1_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.756ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.756ns  (required time - arrival time)
  Source:                 design_1_i/Main_0/U0/time_cycle_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Main_0/U0/time_cycle_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.966ns (25.808%)  route 2.777ns (74.192%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.857    -0.859    design_1_i/Main_0/U0/clock_100_in
    SLICE_X113Y66        FDSE                                         r  design_1_i/Main_0/U0/time_cycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDSE (Prop_fdse_C_Q)         0.419    -0.440 f  design_1_i/Main_0/U0/time_cycle_reg[1]/Q
                         net (fo=6, routed)           0.842     0.401    design_1_i/Main_0/U0/time_cycle_reg[1]
    SLICE_X113Y67        LUT6 (Prop_lut6_I3_O)        0.299     0.700 f  design_1_i/Main_0/U0/time_cycle[6]_i_4/O
                         net (fo=2, routed)           0.363     1.063    design_1_i/Main_0/U0/time_cycle[6]_i_4_n_0
    SLICE_X112Y67        LUT2 (Prop_lut2_I0_O)        0.124     1.187 f  design_1_i/Main_0/U0/time_cycle[6]_i_2/O
                         net (fo=9, routed)           0.896     2.083    design_1_i/Main_0/U0/last_val_out1
    SLICE_X112Y66        LUT5 (Prop_lut5_I4_O)        0.124     2.207 r  design_1_i/Main_0/U0/time_cycle[6]_i_1/O
                         net (fo=7, routed)           0.677     2.884    design_1_i/Main_0/U0/time_cycle
    SLICE_X113Y66        FDSE                                         r  design_1_i/Main_0/U0/time_cycle_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.679     8.510    design_1_i/Main_0/U0/clock_100_in
    SLICE_X113Y66        FDSE                                         r  design_1_i/Main_0/U0/time_cycle_reg[0]/C
                         clock pessimism              0.631     9.141    
                         clock uncertainty           -0.072     9.069    
    SLICE_X113Y66        FDSE (Setup_fdse_C_S)       -0.429     8.640    design_1_i/Main_0/U0/time_cycle_reg[0]
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  5.756    

Slack (MET) :             5.756ns  (required time - arrival time)
  Source:                 design_1_i/Main_0/U0/time_cycle_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Main_0/U0/time_cycle_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.966ns (25.808%)  route 2.777ns (74.192%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.857    -0.859    design_1_i/Main_0/U0/clock_100_in
    SLICE_X113Y66        FDSE                                         r  design_1_i/Main_0/U0/time_cycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDSE (Prop_fdse_C_Q)         0.419    -0.440 f  design_1_i/Main_0/U0/time_cycle_reg[1]/Q
                         net (fo=6, routed)           0.842     0.401    design_1_i/Main_0/U0/time_cycle_reg[1]
    SLICE_X113Y67        LUT6 (Prop_lut6_I3_O)        0.299     0.700 f  design_1_i/Main_0/U0/time_cycle[6]_i_4/O
                         net (fo=2, routed)           0.363     1.063    design_1_i/Main_0/U0/time_cycle[6]_i_4_n_0
    SLICE_X112Y67        LUT2 (Prop_lut2_I0_O)        0.124     1.187 f  design_1_i/Main_0/U0/time_cycle[6]_i_2/O
                         net (fo=9, routed)           0.896     2.083    design_1_i/Main_0/U0/last_val_out1
    SLICE_X112Y66        LUT5 (Prop_lut5_I4_O)        0.124     2.207 r  design_1_i/Main_0/U0/time_cycle[6]_i_1/O
                         net (fo=7, routed)           0.677     2.884    design_1_i/Main_0/U0/time_cycle
    SLICE_X113Y66        FDSE                                         r  design_1_i/Main_0/U0/time_cycle_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.679     8.510    design_1_i/Main_0/U0/clock_100_in
    SLICE_X113Y66        FDSE                                         r  design_1_i/Main_0/U0/time_cycle_reg[1]/C
                         clock pessimism              0.631     9.141    
                         clock uncertainty           -0.072     9.069    
    SLICE_X113Y66        FDSE (Setup_fdse_C_S)       -0.429     8.640    design_1_i/Main_0/U0/time_cycle_reg[1]
  -------------------------------------------------------------------
                         required time                          8.640    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  5.756    

Slack (MET) :             5.760ns  (required time - arrival time)
  Source:                 design_1_i/Main_0/U0/time_reset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Main_0/U0/time_reset_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 0.792ns (22.926%)  route 2.663ns (77.074%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 8.433 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.777    -0.939    design_1_i/Main_0/U0/clock_100_in
    SLICE_X104Y66        FDRE                                         r  design_1_i/Main_0/U0/time_reset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y66        FDRE (Prop_fdre_C_Q)         0.518    -0.421 f  design_1_i/Main_0/U0/time_reset_reg[2]/Q
                         net (fo=5, routed)           0.912     0.491    design_1_i/Main_0/U0/time_reset_reg[2]
    SLICE_X104Y66        LUT6 (Prop_lut6_I1_O)        0.124     0.615 f  design_1_i/Main_0/U0/last_val_out_i_2/O
                         net (fo=5, routed)           0.862     1.477    design_1_i/Main_0/U0/last_val_out_i_2_n_0
    SLICE_X112Y66        LUT4 (Prop_lut4_I0_O)        0.150     1.627 r  design_1_i/Main_0/U0/time_reset[6]_i_1/O
                         net (fo=7, routed)           0.889     2.515    design_1_i/Main_0/U0/time_reset[6]_i_1_n_0
    SLICE_X103Y66        FDSE                                         r  design_1_i/Main_0/U0/time_reset_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.602     8.433    design_1_i/Main_0/U0/clock_100_in
    SLICE_X103Y66        FDSE                                         r  design_1_i/Main_0/U0/time_reset_reg[0]/C
                         clock pessimism              0.567     9.000    
                         clock uncertainty           -0.072     8.928    
    SLICE_X103Y66        FDSE (Setup_fdse_C_S)       -0.653     8.275    design_1_i/Main_0/U0/time_reset_reg[0]
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -2.515    
  -------------------------------------------------------------------
                         slack                                  5.760    

Slack (MET) :             5.760ns  (required time - arrival time)
  Source:                 design_1_i/Main_0/U0/time_reset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Main_0/U0/time_reset_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 0.792ns (22.926%)  route 2.663ns (77.074%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 8.433 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.777    -0.939    design_1_i/Main_0/U0/clock_100_in
    SLICE_X104Y66        FDRE                                         r  design_1_i/Main_0/U0/time_reset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y66        FDRE (Prop_fdre_C_Q)         0.518    -0.421 f  design_1_i/Main_0/U0/time_reset_reg[2]/Q
                         net (fo=5, routed)           0.912     0.491    design_1_i/Main_0/U0/time_reset_reg[2]
    SLICE_X104Y66        LUT6 (Prop_lut6_I1_O)        0.124     0.615 f  design_1_i/Main_0/U0/last_val_out_i_2/O
                         net (fo=5, routed)           0.862     1.477    design_1_i/Main_0/U0/last_val_out_i_2_n_0
    SLICE_X112Y66        LUT4 (Prop_lut4_I0_O)        0.150     1.627 r  design_1_i/Main_0/U0/time_reset[6]_i_1/O
                         net (fo=7, routed)           0.889     2.515    design_1_i/Main_0/U0/time_reset[6]_i_1_n_0
    SLICE_X103Y66        FDSE                                         r  design_1_i/Main_0/U0/time_reset_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.602     8.433    design_1_i/Main_0/U0/clock_100_in
    SLICE_X103Y66        FDSE                                         r  design_1_i/Main_0/U0/time_reset_reg[1]/C
                         clock pessimism              0.567     9.000    
                         clock uncertainty           -0.072     8.928    
    SLICE_X103Y66        FDSE (Setup_fdse_C_S)       -0.653     8.275    design_1_i/Main_0/U0/time_reset_reg[1]
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -2.515    
  -------------------------------------------------------------------
                         slack                                  5.760    

Slack (MET) :             5.760ns  (required time - arrival time)
  Source:                 design_1_i/Main_0/U0/time_reset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Main_0/U0/time_reset_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 0.792ns (22.926%)  route 2.663ns (77.074%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 8.433 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.777    -0.939    design_1_i/Main_0/U0/clock_100_in
    SLICE_X104Y66        FDRE                                         r  design_1_i/Main_0/U0/time_reset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y66        FDRE (Prop_fdre_C_Q)         0.518    -0.421 f  design_1_i/Main_0/U0/time_reset_reg[2]/Q
                         net (fo=5, routed)           0.912     0.491    design_1_i/Main_0/U0/time_reset_reg[2]
    SLICE_X104Y66        LUT6 (Prop_lut6_I1_O)        0.124     0.615 f  design_1_i/Main_0/U0/last_val_out_i_2/O
                         net (fo=5, routed)           0.862     1.477    design_1_i/Main_0/U0/last_val_out_i_2_n_0
    SLICE_X112Y66        LUT4 (Prop_lut4_I0_O)        0.150     1.627 r  design_1_i/Main_0/U0/time_reset[6]_i_1/O
                         net (fo=7, routed)           0.889     2.515    design_1_i/Main_0/U0/time_reset[6]_i_1_n_0
    SLICE_X103Y66        FDSE                                         r  design_1_i/Main_0/U0/time_reset_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.602     8.433    design_1_i/Main_0/U0/clock_100_in
    SLICE_X103Y66        FDSE                                         r  design_1_i/Main_0/U0/time_reset_reg[6]/C
                         clock pessimism              0.567     9.000    
                         clock uncertainty           -0.072     8.928    
    SLICE_X103Y66        FDSE (Setup_fdse_C_S)       -0.653     8.275    design_1_i/Main_0/U0/time_reset_reg[6]
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -2.515    
  -------------------------------------------------------------------
                         slack                                  5.760    

Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 design_1_i/Main_0/U0/time_cycle_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Main_0/U0/time_cycle_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 0.966ns (26.741%)  route 2.646ns (73.259%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.857    -0.859    design_1_i/Main_0/U0/clock_100_in
    SLICE_X113Y66        FDSE                                         r  design_1_i/Main_0/U0/time_cycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDSE (Prop_fdse_C_Q)         0.419    -0.440 f  design_1_i/Main_0/U0/time_cycle_reg[1]/Q
                         net (fo=6, routed)           0.842     0.401    design_1_i/Main_0/U0/time_cycle_reg[1]
    SLICE_X113Y67        LUT6 (Prop_lut6_I3_O)        0.299     0.700 f  design_1_i/Main_0/U0/time_cycle[6]_i_4/O
                         net (fo=2, routed)           0.363     1.063    design_1_i/Main_0/U0/time_cycle[6]_i_4_n_0
    SLICE_X112Y67        LUT2 (Prop_lut2_I0_O)        0.124     1.187 f  design_1_i/Main_0/U0/time_cycle[6]_i_2/O
                         net (fo=9, routed)           0.896     2.083    design_1_i/Main_0/U0/last_val_out1
    SLICE_X112Y66        LUT5 (Prop_lut5_I4_O)        0.124     2.207 r  design_1_i/Main_0/U0/time_cycle[6]_i_1/O
                         net (fo=7, routed)           0.546     2.753    design_1_i/Main_0/U0/time_cycle
    SLICE_X112Y67        FDSE                                         r  design_1_i/Main_0/U0/time_cycle_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.678     8.509    design_1_i/Main_0/U0/clock_100_in
    SLICE_X112Y67        FDSE                                         r  design_1_i/Main_0/U0/time_cycle_reg[6]/C
                         clock pessimism              0.607     9.116    
                         clock uncertainty           -0.072     9.044    
    SLICE_X112Y67        FDSE (Setup_fdse_C_S)       -0.524     8.520    design_1_i/Main_0/U0/time_cycle_reg[6]
  -------------------------------------------------------------------
                         required time                          8.520    
                         arrival time                          -2.753    
  -------------------------------------------------------------------
                         slack                                  5.767    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 design_1_i/Main_0/U0/time_reset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Main_0/U0/time_reset_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.792ns (23.575%)  route 2.568ns (76.425%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 8.433 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.777    -0.939    design_1_i/Main_0/U0/clock_100_in
    SLICE_X104Y66        FDRE                                         r  design_1_i/Main_0/U0/time_reset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y66        FDRE (Prop_fdre_C_Q)         0.518    -0.421 f  design_1_i/Main_0/U0/time_reset_reg[2]/Q
                         net (fo=5, routed)           0.912     0.491    design_1_i/Main_0/U0/time_reset_reg[2]
    SLICE_X104Y66        LUT6 (Prop_lut6_I1_O)        0.124     0.615 f  design_1_i/Main_0/U0/last_val_out_i_2/O
                         net (fo=5, routed)           0.862     1.477    design_1_i/Main_0/U0/last_val_out_i_2_n_0
    SLICE_X112Y66        LUT4 (Prop_lut4_I0_O)        0.150     1.627 r  design_1_i/Main_0/U0/time_reset[6]_i_1/O
                         net (fo=7, routed)           0.794     2.420    design_1_i/Main_0/U0/time_reset[6]_i_1_n_0
    SLICE_X104Y66        FDRE                                         r  design_1_i/Main_0/U0/time_reset_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.602     8.433    design_1_i/Main_0/U0/clock_100_in
    SLICE_X104Y66        FDRE                                         r  design_1_i/Main_0/U0/time_reset_reg[2]/C
                         clock pessimism              0.628     9.061    
                         clock uncertainty           -0.072     8.989    
    SLICE_X104Y66        FDRE (Setup_fdre_C_R)       -0.748     8.241    design_1_i/Main_0/U0/time_reset_reg[2]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -2.420    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 design_1_i/Main_0/U0/time_reset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Main_0/U0/time_reset_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.792ns (23.575%)  route 2.568ns (76.425%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 8.433 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.777    -0.939    design_1_i/Main_0/U0/clock_100_in
    SLICE_X104Y66        FDRE                                         r  design_1_i/Main_0/U0/time_reset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y66        FDRE (Prop_fdre_C_Q)         0.518    -0.421 f  design_1_i/Main_0/U0/time_reset_reg[2]/Q
                         net (fo=5, routed)           0.912     0.491    design_1_i/Main_0/U0/time_reset_reg[2]
    SLICE_X104Y66        LUT6 (Prop_lut6_I1_O)        0.124     0.615 f  design_1_i/Main_0/U0/last_val_out_i_2/O
                         net (fo=5, routed)           0.862     1.477    design_1_i/Main_0/U0/last_val_out_i_2_n_0
    SLICE_X112Y66        LUT4 (Prop_lut4_I0_O)        0.150     1.627 r  design_1_i/Main_0/U0/time_reset[6]_i_1/O
                         net (fo=7, routed)           0.794     2.420    design_1_i/Main_0/U0/time_reset[6]_i_1_n_0
    SLICE_X104Y66        FDRE                                         r  design_1_i/Main_0/U0/time_reset_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.602     8.433    design_1_i/Main_0/U0/clock_100_in
    SLICE_X104Y66        FDRE                                         r  design_1_i/Main_0/U0/time_reset_reg[3]/C
                         clock pessimism              0.628     9.061    
                         clock uncertainty           -0.072     8.989    
    SLICE_X104Y66        FDRE (Setup_fdre_C_R)       -0.748     8.241    design_1_i/Main_0/U0/time_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -2.420    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 design_1_i/Main_0/U0/time_reset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Main_0/U0/time_reset_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.792ns (23.575%)  route 2.568ns (76.425%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 8.433 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.777    -0.939    design_1_i/Main_0/U0/clock_100_in
    SLICE_X104Y66        FDRE                                         r  design_1_i/Main_0/U0/time_reset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y66        FDRE (Prop_fdre_C_Q)         0.518    -0.421 f  design_1_i/Main_0/U0/time_reset_reg[2]/Q
                         net (fo=5, routed)           0.912     0.491    design_1_i/Main_0/U0/time_reset_reg[2]
    SLICE_X104Y66        LUT6 (Prop_lut6_I1_O)        0.124     0.615 f  design_1_i/Main_0/U0/last_val_out_i_2/O
                         net (fo=5, routed)           0.862     1.477    design_1_i/Main_0/U0/last_val_out_i_2_n_0
    SLICE_X112Y66        LUT4 (Prop_lut4_I0_O)        0.150     1.627 r  design_1_i/Main_0/U0/time_reset[6]_i_1/O
                         net (fo=7, routed)           0.794     2.420    design_1_i/Main_0/U0/time_reset[6]_i_1_n_0
    SLICE_X104Y66        FDRE                                         r  design_1_i/Main_0/U0/time_reset_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.602     8.433    design_1_i/Main_0/U0/clock_100_in
    SLICE_X104Y66        FDRE                                         r  design_1_i/Main_0/U0/time_reset_reg[4]/C
                         clock pessimism              0.628     9.061    
                         clock uncertainty           -0.072     8.989    
    SLICE_X104Y66        FDRE (Setup_fdre_C_R)       -0.748     8.241    design_1_i/Main_0/U0/time_reset_reg[4]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -2.420    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 design_1_i/Main_0/U0/time_reset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Main_0/U0/time_reset_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.792ns (23.575%)  route 2.568ns (76.425%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 8.433 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.777    -0.939    design_1_i/Main_0/U0/clock_100_in
    SLICE_X104Y66        FDRE                                         r  design_1_i/Main_0/U0/time_reset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y66        FDRE (Prop_fdre_C_Q)         0.518    -0.421 f  design_1_i/Main_0/U0/time_reset_reg[2]/Q
                         net (fo=5, routed)           0.912     0.491    design_1_i/Main_0/U0/time_reset_reg[2]
    SLICE_X104Y66        LUT6 (Prop_lut6_I1_O)        0.124     0.615 f  design_1_i/Main_0/U0/last_val_out_i_2/O
                         net (fo=5, routed)           0.862     1.477    design_1_i/Main_0/U0/last_val_out_i_2_n_0
    SLICE_X112Y66        LUT4 (Prop_lut4_I0_O)        0.150     1.627 r  design_1_i/Main_0/U0/time_reset[6]_i_1/O
                         net (fo=7, routed)           0.794     2.420    design_1_i/Main_0/U0/time_reset[6]_i_1_n_0
    SLICE_X104Y66        FDSE                                         r  design_1_i/Main_0/U0/time_reset_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.602     8.433    design_1_i/Main_0/U0/clock_100_in
    SLICE_X104Y66        FDSE                                         r  design_1_i/Main_0/U0/time_reset_reg[5]/C
                         clock pessimism              0.628     9.061    
                         clock uncertainty           -0.072     8.989    
    SLICE_X104Y66        FDSE (Setup_fdse_C_S)       -0.748     8.241    design_1_i/Main_0/U0/time_reset_reg[5]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -2.420    
  -------------------------------------------------------------------
                         slack                                  5.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/Main_0/U0/time_reset_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Main_0/U0/time_reset_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.628    design_1_i/Main_0/U0/clock_100_in
    SLICE_X104Y66        FDSE                                         r  design_1_i/Main_0/U0/time_reset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y66        FDSE (Prop_fdse_C_Q)         0.164    -0.464 r  design_1_i/Main_0/U0/time_reset_reg[5]/Q
                         net (fo=2, routed)           0.126    -0.339    design_1_i/Main_0/U0/time_reset_reg[5]
    SLICE_X104Y66        LUT6 (Prop_lut6_I0_O)        0.045    -0.294 r  design_1_i/Main_0/U0/time_reset[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    design_1_i/Main_0/U0/time_reset0[5]
    SLICE_X104Y66        FDSE                                         r  design_1_i/Main_0/U0/time_reset_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.872    -0.868    design_1_i/Main_0/U0/clock_100_in
    SLICE_X104Y66        FDSE                                         r  design_1_i/Main_0/U0/time_reset_reg[5]/C
                         clock pessimism              0.239    -0.628    
    SLICE_X104Y66        FDSE (Hold_fdse_C_D)         0.121    -0.507    design_1_i/Main_0/U0/time_reset_reg[5]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/Main_0/U0/time_cycle_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Main_0/U0/time_cycle_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.630    -0.601    design_1_i/Main_0/U0/clock_100_in
    SLICE_X113Y67        FDRE                                         r  design_1_i/Main_0/U0/time_cycle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design_1_i/Main_0/U0/time_cycle_reg[3]/Q
                         net (fo=4, routed)           0.156    -0.304    design_1_i/Main_0/U0/time_cycle_reg[3]
    SLICE_X113Y67        LUT6 (Prop_lut6_I1_O)        0.045    -0.259 r  design_1_i/Main_0/U0/time_cycle[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/Main_0/U0/time_cycle0[5]
    SLICE_X113Y67        FDSE                                         r  design_1_i/Main_0/U0/time_cycle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.900    -0.840    design_1_i/Main_0/U0/clock_100_in
    SLICE_X113Y67        FDSE                                         r  design_1_i/Main_0/U0/time_cycle_reg[5]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X113Y67        FDSE (Hold_fdse_C_D)         0.092    -0.509    design_1_i/Main_0/U0/time_cycle_reg[5]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/Main_0/U0/time_cycle_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Main_0/U0/time_cycle_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.630    -0.601    design_1_i/Main_0/U0/clock_100_in
    SLICE_X112Y67        FDSE                                         r  design_1_i/Main_0/U0/time_cycle_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDSE (Prop_fdse_C_Q)         0.164    -0.437 r  design_1_i/Main_0/U0/time_cycle_reg[6]/Q
                         net (fo=2, routed)           0.174    -0.263    design_1_i/Main_0/U0/time_cycle_reg[6]
    SLICE_X112Y67        LUT2 (Prop_lut2_I0_O)        0.045    -0.218 r  design_1_i/Main_0/U0/time_cycle[6]_i_3/O
                         net (fo=1, routed)           0.000    -0.218    design_1_i/Main_0/U0/time_cycle0[6]
    SLICE_X112Y67        FDSE                                         r  design_1_i/Main_0/U0/time_cycle_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.900    -0.840    design_1_i/Main_0/U0/clock_100_in
    SLICE_X112Y67        FDSE                                         r  design_1_i/Main_0/U0/time_cycle_reg[6]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X112Y67        FDSE (Hold_fdse_C_D)         0.120    -0.481    design_1_i/Main_0/U0/time_cycle_reg[6]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/Main_0/U0/last_val_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Main_0/U0/last_val_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.631    -0.600    design_1_i/Main_0/U0/clock_100_in
    SLICE_X112Y66        FDRE                                         r  design_1_i/Main_0/U0/last_val_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/Main_0/U0/last_val_out_reg/Q
                         net (fo=2, routed)           0.175    -0.261    design_1_i/Main_0/U0/last_val_out
    SLICE_X112Y66        LUT6 (Prop_lut6_I2_O)        0.045    -0.216 r  design_1_i/Main_0/U0/last_val_out_i_1/O
                         net (fo=1, routed)           0.000    -0.216    design_1_i/Main_0/U0/last_val_out_i_1_n_0
    SLICE_X112Y66        FDRE                                         r  design_1_i/Main_0/U0/last_val_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.901    -0.839    design_1_i/Main_0/U0/clock_100_in
    SLICE_X112Y66        FDRE                                         r  design_1_i/Main_0/U0/last_val_out_reg/C
                         clock pessimism              0.238    -0.600    
    SLICE_X112Y66        FDRE (Hold_fdre_C_D)         0.120    -0.480    design_1_i/Main_0/U0/last_val_out_reg
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 design_1_i/Main_0/U0/value_last_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Main_0/U0/value_last_1_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.631    -0.600    design_1_i/Main_0/U0/clock_100_in
    SLICE_X112Y66        FDRE                                         r  design_1_i/Main_0/U0/value_last_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/Main_0/U0/value_last_0_reg/Q
                         net (fo=2, routed)           0.170    -0.266    design_1_i/Main_0/U0/latch_out
    SLICE_X112Y66        FDRE                                         r  design_1_i/Main_0/U0/value_last_1_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.901    -0.839    design_1_i/Main_0/U0/clock_100_in
    SLICE_X112Y66        FDRE                                         r  design_1_i/Main_0/U0/value_last_1_reg_lopt_replica/C
                         clock pessimism              0.238    -0.600    
    SLICE_X112Y66        FDRE (Hold_fdre_C_D)         0.064    -0.536    design_1_i/Main_0/U0/value_last_1_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/Main_0/U0/time_cycle_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Main_0/U0/time_cycle_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.227ns (60.419%)  route 0.149ns (39.581%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.631    -0.600    design_1_i/Main_0/U0/clock_100_in
    SLICE_X113Y66        FDSE                                         r  design_1_i/Main_0/U0/time_cycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDSE (Prop_fdse_C_Q)         0.128    -0.472 r  design_1_i/Main_0/U0/time_cycle_reg[1]/Q
                         net (fo=6, routed)           0.149    -0.324    design_1_i/Main_0/U0/time_cycle_reg[1]
    SLICE_X113Y67        LUT3 (Prop_lut3_I2_O)        0.099    -0.225 r  design_1_i/Main_0/U0/time_cycle[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    design_1_i/Main_0/U0/time_cycle0[2]
    SLICE_X113Y67        FDRE                                         r  design_1_i/Main_0/U0/time_cycle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.900    -0.840    design_1_i/Main_0/U0/clock_100_in
    SLICE_X113Y67        FDRE                                         r  design_1_i/Main_0/U0/time_cycle_reg[2]/C
                         clock pessimism              0.252    -0.587    
    SLICE_X113Y67        FDRE (Hold_fdre_C_D)         0.092    -0.495    design_1_i/Main_0/U0/time_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 design_1_i/Main_0/U0/time_reset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Main_0/U0/time_reset_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.249ns (58.570%)  route 0.176ns (41.430%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.628    design_1_i/Main_0/U0/clock_100_in
    SLICE_X104Y66        FDRE                                         r  design_1_i/Main_0/U0/time_reset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y66        FDRE (Prop_fdre_C_Q)         0.148    -0.480 r  design_1_i/Main_0/U0/time_reset_reg[4]/Q
                         net (fo=3, routed)           0.176    -0.304    design_1_i/Main_0/U0/time_reset_reg[4]
    SLICE_X104Y66        LUT5 (Prop_lut5_I0_O)        0.101    -0.203 r  design_1_i/Main_0/U0/time_reset[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    design_1_i/Main_0/U0/time_reset0[4]
    SLICE_X104Y66        FDRE                                         r  design_1_i/Main_0/U0/time_reset_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.872    -0.868    design_1_i/Main_0/U0/clock_100_in
    SLICE_X104Y66        FDRE                                         r  design_1_i/Main_0/U0/time_reset_reg[4]/C
                         clock pessimism              0.239    -0.628    
    SLICE_X104Y66        FDRE (Hold_fdre_C_D)         0.131    -0.497    design_1_i/Main_0/U0/time_reset_reg[4]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 design_1_i/Main_0/U0/time_cycle_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Main_0/U0/time_cycle_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.230ns (56.869%)  route 0.174ns (43.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.630    -0.601    design_1_i/Main_0/U0/clock_100_in
    SLICE_X113Y67        FDRE                                         r  design_1_i/Main_0/U0/time_cycle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  design_1_i/Main_0/U0/time_cycle_reg[4]/Q
                         net (fo=3, routed)           0.174    -0.299    design_1_i/Main_0/U0/time_cycle_reg[4]
    SLICE_X113Y67        LUT5 (Prop_lut5_I0_O)        0.102    -0.197 r  design_1_i/Main_0/U0/time_cycle[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    design_1_i/Main_0/U0/time_cycle0[4]
    SLICE_X113Y67        FDRE                                         r  design_1_i/Main_0/U0/time_cycle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.900    -0.840    design_1_i/Main_0/U0/clock_100_in
    SLICE_X113Y67        FDRE                                         r  design_1_i/Main_0/U0/time_cycle_reg[4]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X113Y67        FDRE (Hold_fdre_C_D)         0.107    -0.494    design_1_i/Main_0/U0/time_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 design_1_i/Main_0/U0/value_in_sampled_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Main_0/U0/value_last_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.384%)  route 0.158ns (51.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.631    -0.600    design_1_i/Main_0/U0/clock_100_in
    SLICE_X112Y66        FDRE                                         r  design_1_i/Main_0/U0/value_in_sampled_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDRE (Prop_fdre_C_Q)         0.148    -0.452 r  design_1_i/Main_0/U0/value_in_sampled_reg/Q
                         net (fo=5, routed)           0.158    -0.295    design_1_i/Main_0/U0/value_in_sampled
    SLICE_X112Y66        FDRE                                         r  design_1_i/Main_0/U0/value_last_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.901    -0.839    design_1_i/Main_0/U0/clock_100_in
    SLICE_X112Y66        FDRE                                         r  design_1_i/Main_0/U0/value_last_0_reg/C
                         clock pessimism              0.238    -0.600    
    SLICE_X112Y66        FDRE (Hold_fdre_C_D)        -0.001    -0.601    design_1_i/Main_0/U0/value_last_0_reg
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 design_1_i/Main_0/U0/time_cycle_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Main_0/U0/time_cycle_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.842%)  route 0.248ns (57.158%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.631    -0.600    design_1_i/Main_0/U0/clock_100_in
    SLICE_X113Y66        FDSE                                         r  design_1_i/Main_0/U0/time_cycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDSE (Prop_fdse_C_Q)         0.141    -0.459 r  design_1_i/Main_0/U0/time_cycle_reg[0]/Q
                         net (fo=7, routed)           0.248    -0.211    design_1_i/Main_0/U0/time_cycle_reg[0]
    SLICE_X113Y67        LUT4 (Prop_lut4_I2_O)        0.045    -0.166 r  design_1_i/Main_0/U0/time_cycle[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    design_1_i/Main_0/U0/time_cycle0[3]
    SLICE_X113Y67        FDRE                                         r  design_1_i/Main_0/U0/time_cycle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.900    -0.840    design_1_i/Main_0/U0/clock_100_in
    SLICE_X113Y67        FDRE                                         r  design_1_i/Main_0/U0/time_cycle_reg[3]/C
                         clock pessimism              0.252    -0.587    
    SLICE_X113Y67        FDRE (Hold_fdre_C_D)         0.091    -0.496    design_1_i/Main_0/U0/time_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.330    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X112Y66    design_1_i/Main_0/U0/last_val_out_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X113Y66    design_1_i/Main_0/U0/time_cycle_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X113Y66    design_1_i/Main_0/U0/time_cycle_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X113Y67    design_1_i/Main_0/U0/time_cycle_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X113Y67    design_1_i/Main_0/U0/time_cycle_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X113Y67    design_1_i/Main_0/U0/time_cycle_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X113Y67    design_1_i/Main_0/U0/time_cycle_reg[5]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X112Y67    design_1_i/Main_0/U0/time_cycle_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y66    design_1_i/Main_0/U0/last_val_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y66    design_1_i/Main_0/U0/last_val_out_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X113Y66    design_1_i/Main_0/U0/time_cycle_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X113Y66    design_1_i/Main_0/U0/time_cycle_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X113Y66    design_1_i/Main_0/U0/time_cycle_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X113Y66    design_1_i/Main_0/U0/time_cycle_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X113Y67    design_1_i/Main_0/U0/time_cycle_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X113Y67    design_1_i/Main_0/U0/time_cycle_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X113Y67    design_1_i/Main_0/U0/time_cycle_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X113Y67    design_1_i/Main_0/U0/time_cycle_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y66    design_1_i/Main_0/U0/last_val_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X112Y66    design_1_i/Main_0/U0/last_val_out_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X113Y66    design_1_i/Main_0/U0/time_cycle_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X113Y66    design_1_i/Main_0/U0/time_cycle_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X113Y66    design_1_i/Main_0/U0/time_cycle_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X113Y66    design_1_i/Main_0/U0/time_cycle_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X113Y67    design_1_i/Main_0/U0/time_cycle_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X113Y67    design_1_i/Main_0/U0/time_cycle_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X113Y67    design_1_i/Main_0/U0/time_cycle_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X113Y67    design_1_i/Main_0/U0/time_cycle_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Main_0/U0/value_last_0_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.168ns  (logic 4.076ns (66.082%)  route 2.092ns (33.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.857    -0.859    design_1_i/Main_0/U0/clock_100_in
    SLICE_X112Y66        FDRE                                         r  design_1_i/Main_0/U0/value_last_0_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDRE (Prop_fdre_C_Q)         0.518    -0.341 r  design_1_i/Main_0/U0/value_last_0_reg_lopt_replica/Q
                         net (fo=1, routed)           2.092     1.751    lopt
    U19                  OBUF (Prop_obuf_I_O)         3.558     5.309 r  latch_out_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.309    latch_out_0
    U19                                                               r  latch_out_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Main_0/U0/value_last_1_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.904ns  (logic 4.223ns (71.536%)  route 1.680ns (28.464%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.857    -0.859    design_1_i/Main_0/U0/clock_100_in
    SLICE_X112Y66        FDRE                                         r  design_1_i/Main_0/U0/value_last_1_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDRE (Prop_fdre_C_Q)         0.478    -0.381 r  design_1_i/Main_0/U0/value_last_1_reg_lopt_replica/Q
                         net (fo=1, routed)           1.680     1.299    lopt_1
    Y19                  OBUF (Prop_obuf_I_O)         3.745     5.044 r  value_out_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.044    value_out_0
    Y19                                                               r  value_out_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Main_0/U0/last_val_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            last_val_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.774ns  (logic 4.097ns (70.966%)  route 1.676ns (29.034%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.857    -0.859    design_1_i/Main_0/U0/clock_100_in
    SLICE_X112Y66        FDRE                                         r  design_1_i/Main_0/U0/last_val_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDRE (Prop_fdre_C_Q)         0.518    -0.341 r  design_1_i/Main_0/U0/last_val_out_reg/Q
                         net (fo=2, routed)           1.676     1.335    last_val_out_0_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.579     4.915 r  last_val_out_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.915    last_val_out_0
    Y18                                                               r  last_val_out_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Main_0/U0/last_val_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            last_val_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 1.444ns (80.786%)  route 0.343ns (19.214%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.631    -0.600    design_1_i/Main_0/U0/clock_100_in
    SLICE_X112Y66        FDRE                                         r  design_1_i/Main_0/U0/last_val_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/Main_0/U0/last_val_out_reg/Q
                         net (fo=2, routed)           0.343    -0.093    last_val_out_0_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.280     1.187 r  last_val_out_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.187    last_val_out_0
    Y18                                                               r  last_val_out_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Main_0/U0/value_last_1_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.475ns (81.648%)  route 0.331ns (18.352%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.631    -0.600    design_1_i/Main_0/U0/clock_100_in
    SLICE_X112Y66        FDRE                                         r  design_1_i/Main_0/U0/value_last_1_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDRE (Prop_fdre_C_Q)         0.148    -0.452 r  design_1_i/Main_0/U0/value_last_1_reg_lopt_replica/Q
                         net (fo=1, routed)           0.331    -0.121    lopt_1
    Y19                  OBUF (Prop_obuf_I_O)         1.327     1.206 r  value_out_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.206    value_out_0
    Y19                                                               r  value_out_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Main_0/U0/value_last_0_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.423ns (73.378%)  route 0.516ns (26.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.631    -0.600    design_1_i/Main_0/U0/clock_100_in
    SLICE_X112Y66        FDRE                                         r  design_1_i/Main_0/U0/value_last_0_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/Main_0/U0/value_last_0_reg_lopt_replica/Q
                         net (fo=1, routed)           0.516     0.080    lopt
    U19                  OBUF (Prop_obuf_I_O)         1.259     1.338 r  latch_out_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.338    latch_out_0
    U19                                                               r  latch_out_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.284 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 value_in_0
                            (input port)
  Destination:            design_1_i/Main_0/U0/value_in_sampled_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.001ns  (logic 1.600ns (53.319%)  route 1.401ns (46.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  value_in_0 (IN)
                         net (fo=0)                   0.000     0.000    value_in_0
    W14                  IBUF (Prop_ibuf_I_O)         1.600     1.600 r  value_in_0_IBUF_inst/O
                         net (fo=1, routed)           1.401     3.001    design_1_i/Main_0/U0/value_in
    SLICE_X112Y66        FDRE                                         r  design_1_i/Main_0/U0/value_in_sampled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.679    -1.490    design_1_i/Main_0/U0/clock_100_in
    SLICE_X112Y66        FDRE                                         r  design_1_i/Main_0/U0/value_in_sampled_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 value_in_0
                            (input port)
  Destination:            design_1_i/Main_0/U0/value_in_sampled_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.949ns  (logic 0.367ns (38.662%)  route 0.582ns (61.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  value_in_0 (IN)
                         net (fo=0)                   0.000     0.000    value_in_0
    W14                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  value_in_0_IBUF_inst/O
                         net (fo=1, routed)           0.582     0.949    design_1_i/Main_0/U0/value_in
    SLICE_X112Y66        FDRE                                         r  design_1_i/Main_0/U0/value_in_sampled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.901    -0.839    design_1_i/Main_0/U0/clock_100_in
    SLICE_X112Y66        FDRE                                         r  design_1_i/Main_0/U0/value_in_sampled_reg/C





