<html><body>
<pre>
 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: schemat_3                           Date: 11- 4-2019,  1:44PM
Device Used: XC9572XL-10-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
25 /72  ( 35%) 85  /360  ( 24%) 45 /216 ( 21%)   18 /72  ( 25%) 9  /34  ( 26%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           6/18       16/54       20/90       2/ 9
FB2           3/18       12/54       13/90       0/ 9
FB3          16/18       17/54       52/90       7/ 9
FB4           0/18        0/54        0/90       0/ 7
             -----       -----       -----      -----    
             25/72       45/216      85/360      9/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'CLK' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    1           1    |  I/O              :     8      28
Output        :    7           7    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    1           1    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total      9           9

** Power Data **

There are 25 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'schemat_3.ise'.
*************************  Summary of Mapped Logic  ************************

** 7 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
D7S_S<5>            2     3     FB3_2   11   I/O     O       STD  FAST 
D7S_S<0>            2     3     FB3_5   12   I/O     O       STD  FAST 
D7S_S<1>            2     3     FB3_8   13   I/O     O       STD  FAST 
D7S_S<4>            2     3     FB3_9   14   I/O     O       STD  FAST 
D7S_S<3>            3     3     FB3_14  19   I/O     O       STD  FAST 
D7S_S<6>            2     3     FB3_15  20   I/O     O       STD  FAST 
D7S_S<2>            1     3     FB3_17  22   I/O     O       STD  FAST 

** 18 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
XLXN_10             1     5     FB1_13  STD  RESET
XLXI_2/Cnt<1>       2     4     FB1_14  STD  RESET
XLXI_2/Cnt<2>       3     5     FB1_15  STD  RESET
XLXI_2/Busy         4     16    FB1_16  STD  RESET
XLXN_9<0>           5     9     FB1_17  STD  RESET
XLXI_2/sReg<0>      5     9     FB1_18  STD  RESET
Hex<1>              4     12    FB2_16  STD  RESET
Hex<0>              4     12    FB2_17  STD  RESET
Hex<2>              5     12    FB2_18  STD  RESET
XLXI_2/Cnt<0>       1     3     FB3_4   STD  RESET
XLXI_2/Cnt<3>       3     6     FB3_6   STD  RESET
XLXN_9<7>           4     8     FB3_7   STD  RESET
XLXN_9<6>           5     9     FB3_10  STD  RESET
XLXN_9<5>           5     9     FB3_11  STD  RESET
XLXN_9<4>           5     9     FB3_12  STD  RESET
XLXN_9<3>           5     9     FB3_13  STD  RESET
XLXN_9<2>           5     9     FB3_16  STD  RESET
XLXN_9<1>           5     9     FB3_18  STD  RESET

** 2 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
RS_RX               FB1_2   1    I/O     I
CLK                 FB1_9   5    GCK/I/O GCK/I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               16/38
Number of signals used by logic mapping into function block:  16
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
(unused)              0       0     0   5     FB1_2   1     I/O     I
(unused)              0       0     0   5     FB1_3         (b)     
(unused)              0       0     0   5     FB1_4         (b)     
(unused)              0       0     0   5     FB1_5   2     I/O     
(unused)              0       0     0   5     FB1_6   3     I/O     
(unused)              0       0     0   5     FB1_7         (b)     
(unused)              0       0     0   5     FB1_8   4     I/O     
(unused)              0       0     0   5     FB1_9   5     GCK/I/O GCK/I
(unused)              0       0     0   5     FB1_10        (b)     
(unused)              0       0     0   5     FB1_11  6     GCK/I/O 
(unused)              0       0     0   5     FB1_12        (b)     
XLXN_10               1       0     0   4     FB1_13        (b)     (b)
XLXI_2/Cnt<1>         2       0     0   3     FB1_14  7     GCK/I/O (b)
XLXI_2/Cnt<2>         3       0     0   2     FB1_15  8     I/O     (b)
XLXI_2/Busy           4       0     0   1     FB1_16        (b)     (b)
XLXN_9<0>             5       0     0   0     FB1_17  9     I/O     (b)
XLXI_2/sReg<0>        5       0     0   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: CLK                7: XLXI_2/Cnt<3>     12: XLXN_9<3> 
  2: RS_RX              8: XLXI_2/sReg<0>    13: XLXN_9<4> 
  3: XLXI_2/Busy        9: XLXN_9<0>         14: XLXN_9<5> 
  4: XLXI_2/Cnt<0>     10: XLXN_9<1>         15: XLXN_9<6> 
  5: XLXI_2/Cnt<1>     11: XLXN_9<2>         16: XLXN_9<7> 
  6: XLXI_2/Cnt<2>    

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
XLXN_10              ...XXXXX................................ 5
XLXI_2/Cnt<1>        X.XXX................................... 4
XLXI_2/Cnt<2>        X.XXXX.................................. 5
XLXI_2/Busy          XXXXXXXXXXXXXXXX........................ 16
XLXN_9<0>            XXXXXXX.XX.............................. 9
XLXI_2/sReg<0>       XXXXXXXXX............................... 9
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               12/42
Number of signals used by logic mapping into function block:  12
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
(unused)              0       0     0   5     FB2_2   35    I/O     
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   36    I/O     
(unused)              0       0     0   5     FB2_6   37    I/O     
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   38    I/O     
(unused)              0       0     0   5     FB2_9   39    GSR/I/O 
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  40    GTS/I/O 
(unused)              0       0     0   5     FB2_12        (b)     
(unused)              0       0     0   5     FB2_13        (b)     
(unused)              0       0     0   5     FB2_14  42    GTS/I/O 
(unused)              0       0     0   5     FB2_15  43    I/O     
Hex<1>                4       0     0   1     FB2_16        (b)     (b)
Hex<0>                4       0     0   1     FB2_17  44    I/O     (b)
Hex<2>                5       0     0   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: Hex<0>             5: XLXN_9<0>          9: XLXN_9<4> 
  2: Hex<1>             6: XLXN_9<1>         10: XLXN_9<5> 
  3: Hex<2>             7: XLXN_9<2>         11: XLXN_9<6> 
  4: XLXN_10            8: XLXN_9<3>         12: XLXN_9<7> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
Hex<1>               XXXXXXXXXXXX............................ 12
Hex<0>               XXXXXXXXXXXX............................ 12
Hex<2>               XXXXXXXXXXXX............................ 12
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               17/37
Number of signals used by logic mapping into function block:  17
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
D7S_S<5>              2       0     0   3     FB3_2   11    I/O     O
(unused)              0       0     0   5     FB3_3         (b)     
XLXI_2/Cnt<0>         1       0     0   4     FB3_4         (b)     (b)
D7S_S<0>              2       0     0   3     FB3_5   12    I/O     O
XLXI_2/Cnt<3>         3       0     0   2     FB3_6         (b)     (b)
XLXN_9<7>             4       0     0   1     FB3_7         (b)     (b)
D7S_S<1>              2       0     0   3     FB3_8   13    I/O     O
D7S_S<4>              2       0     0   3     FB3_9   14    I/O     O
XLXN_9<6>             5       0     0   0     FB3_10        (b)     (b)
XLXN_9<5>             5       0     0   0     FB3_11  18    I/O     (b)
XLXN_9<4>             5       0     0   0     FB3_12        (b)     (b)
XLXN_9<3>             5       0     0   0     FB3_13        (b)     (b)
D7S_S<3>              3       0     0   2     FB3_14  19    I/O     O
D7S_S<6>              2       0     0   3     FB3_15  20    I/O     O
XLXN_9<2>             5       0     0   0     FB3_16  24    I/O     (b)
D7S_S<2>              1       0     0   4     FB3_17  22    I/O     O
XLXN_9<1>             5       0     0   0     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: CLK                7: XLXI_2/Cnt<0>     13: XLXN_9<3> 
  2: Hex<0>             8: XLXI_2/Cnt<1>     14: XLXN_9<4> 
  3: Hex<1>             9: XLXI_2/Cnt<2>     15: XLXN_9<5> 
  4: Hex<2>            10: XLXI_2/Cnt<3>     16: XLXN_9<6> 
  5: RS_RX             11: XLXN_9<1>         17: XLXN_9<7> 
  6: XLXI_2/Busy       12: XLXN_9<2>        

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
D7S_S<5>             .XXX.................................... 3
XLXI_2/Cnt<0>        X....XX................................. 3
D7S_S<0>             .XXX.................................... 3
XLXI_2/Cnt<3>        X....XXXXX.............................. 6
XLXN_9<7>            X...XXXXXX......X....................... 8
D7S_S<1>             .XXX.................................... 3
D7S_S<4>             .XXX.................................... 3
XLXN_9<6>            X...XXXXXX.....XX....................... 9
XLXN_9<5>            X...XXXXXX....XX........................ 9
XLXN_9<4>            X...XXXXXX...XX......................... 9
XLXN_9<3>            X...XXXXXX..XX.......................... 9
D7S_S<3>             .XXX.................................... 3
D7S_S<6>             .XXX.................................... 3
XLXN_9<2>            X...XXXXXX.XX........................... 9
D7S_S<2>             .XXX.................................... 3
XLXN_9<1>            X...XXXXXXXX............................ 9
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   25    I/O     
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   26    I/O     
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   27    I/O     
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11  28    I/O     
(unused)              0       0     0   5     FB4_12        (b)     
(unused)              0       0     0   5     FB4_13        (b)     
(unused)              0       0     0   5     FB4_14  29    I/O     
(unused)              0       0     0   5     FB4_15  33    I/O     
(unused)              0       0     0   5     FB4_16        (b)     
(unused)              0       0     0   5     FB4_17  34    I/O     
(unused)              0       0     0   5     FB4_18        (b)     
*******************************  Equations  ********************************

********** Mapped Logic **********


D7S_S(0) <= ((NOT Hex(1) AND Hex(2) AND NOT Hex(0))
	OR (NOT Hex(1) AND NOT Hex(2) AND Hex(0)));


D7S_S(1) <= ((Hex(1) AND Hex(2) AND NOT Hex(0))
	OR (NOT Hex(1) AND Hex(2) AND Hex(0)));


D7S_S(2) <= (Hex(1) AND NOT Hex(2) AND NOT Hex(0));


D7S_S(3) <= ((Hex(1) AND Hex(2) AND Hex(0))
	OR (NOT Hex(1) AND Hex(2) AND NOT Hex(0))
	OR (NOT Hex(1) AND NOT Hex(2) AND Hex(0)));


D7S_S(4) <= ((Hex(0))
	OR (NOT Hex(1) AND Hex(2)));


D7S_S(5) <= ((Hex(1) AND NOT Hex(2))
	OR (NOT Hex(2) AND Hex(0)));


D7S_S(6) <= ((NOT Hex(1) AND NOT Hex(2))
	OR (Hex(1) AND Hex(2) AND Hex(0)));

FTCPE_Hex0: FTCPE port map (Hex(0),Hex_T(0),CLK,Hex_CLR(0),'0',Hex_CE(0));
Hex_T(0) <= ((Hex(1) AND Hex(2) AND Hex(0))
	OR (NOT Hex(1) AND NOT Hex(2) AND NOT Hex(0)));
Hex_CLR(0) <= (NOT XLXN_9(0) AND XLXN_9(1) AND NOT XLXN_9(2) AND NOT XLXN_9(3) AND 
	XLXN_9(4) AND XLXN_9(5) AND XLXN_9(6) AND NOT XLXN_9(7) AND XLXN_10);
Hex_CE(0) <= (XLXN_9(0) AND NOT XLXN_9(1) AND NOT XLXN_9(2) AND XLXN_9(3) AND 
	NOT XLXN_9(4) AND XLXN_9(5) AND XLXN_9(6) AND NOT XLXN_9(7) AND XLXN_10);

FDCPE_Hex1: FDCPE port map (Hex(1),Hex_D(1),CLK,Hex_CLR(1),'0',Hex_CE(1));
Hex_D(1) <= ((Hex(1) AND Hex(0))
	OR (NOT Hex(1) AND Hex(2)));
Hex_CLR(1) <= (NOT XLXN_9(0) AND XLXN_9(1) AND NOT XLXN_9(2) AND NOT XLXN_9(3) AND 
	XLXN_9(4) AND XLXN_9(5) AND XLXN_9(6) AND NOT XLXN_9(7) AND XLXN_10);
Hex_CE(1) <= (XLXN_9(0) AND NOT XLXN_9(1) AND NOT XLXN_9(2) AND XLXN_9(3) AND 
	NOT XLXN_9(4) AND XLXN_9(5) AND XLXN_9(6) AND NOT XLXN_9(7) AND XLXN_10);

FDCPE_Hex2: FDCPE port map (Hex(2),Hex_D(2),CLK,Hex_CLR(2),'0',Hex_CE(2));
Hex_D(2) <= ((NOT Hex(1) AND NOT Hex(0))
	OR (Hex(2) AND NOT Hex(0))
	OR (Hex(1) AND NOT Hex(2) AND Hex(0)));
Hex_CLR(2) <= (NOT XLXN_9(0) AND XLXN_9(1) AND NOT XLXN_9(2) AND NOT XLXN_9(3) AND 
	XLXN_9(4) AND XLXN_9(5) AND XLXN_9(6) AND NOT XLXN_9(7) AND XLXN_10);
Hex_CE(2) <= (XLXN_9(0) AND NOT XLXN_9(1) AND NOT XLXN_9(2) AND XLXN_9(3) AND 
	NOT XLXN_9(4) AND XLXN_9(5) AND XLXN_9(6) AND NOT XLXN_9(7) AND XLXN_10);

FDCPE_XLXI_2/Busy: FDCPE port map (XLXI_2/Busy,XLXI_2/Busy_D,CLK,'0','0');
XLXI_2/Busy_D <= ((CLK)
	OR (NOT XLXI_2/Busy AND RS_RX)
	OR (NOT XLXI_2/sReg(0) AND NOT XLXI_2/Cnt(0) AND NOT XLXI_2/Cnt(1) AND 
	XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3))
	OR (XLXN_9(0) AND XLXN_9(1) AND XLXN_9(2) AND XLXN_9(3) AND 
	XLXN_9(4) AND XLXN_9(5) AND XLXN_9(6) AND XLXN_9(7) AND 
	XLXI_2/sReg(0) AND XLXI_2/Cnt(0) AND XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND 
	NOT XLXI_2/Cnt(3)));

FDCPE_XLXI_2/Cnt0: FDCPE port map (XLXI_2/Cnt(0),XLXI_2/Cnt_D(0),CLK,'0','0');
XLXI_2/Cnt_D(0) <= (NOT CLK AND XLXI_2/Busy AND NOT XLXI_2/Cnt(0));

FDCPE_XLXI_2/Cnt1: FDCPE port map (XLXI_2/Cnt(1),XLXI_2/Cnt_D(1),CLK,'0','0');
XLXI_2/Cnt_D(1) <= ((NOT CLK AND XLXI_2/Busy AND XLXI_2/Cnt(0) AND 
	NOT XLXI_2/Cnt(1))
	OR (NOT CLK AND XLXI_2/Busy AND NOT XLXI_2/Cnt(0) AND 
	XLXI_2/Cnt(1)));

FDCPE_XLXI_2/Cnt2: FDCPE port map (XLXI_2/Cnt(2),XLXI_2/Cnt_D(2),CLK,'0','0');
XLXI_2/Cnt_D(2) <= ((NOT CLK AND XLXI_2/Busy AND NOT XLXI_2/Cnt(0) AND 
	XLXI_2/Cnt(2))
	OR (NOT CLK AND XLXI_2/Busy AND NOT XLXI_2/Cnt(1) AND 
	XLXI_2/Cnt(2))
	OR (NOT CLK AND XLXI_2/Busy AND XLXI_2/Cnt(0) AND 
	XLXI_2/Cnt(1) AND NOT XLXI_2/Cnt(2)));

FTCPE_XLXI_2/Cnt3: FTCPE port map (XLXI_2/Cnt(3),XLXI_2/Cnt_T(3),CLK,'0','0');
XLXI_2/Cnt_T(3) <= ((CLK AND XLXI_2/Cnt(3))
	OR (NOT XLXI_2/Busy AND XLXI_2/Cnt(3))
	OR (NOT CLK AND XLXI_2/Busy AND XLXI_2/Cnt(0) AND 
	XLXI_2/Cnt(1) AND XLXI_2/Cnt(2)));

FTCPE_XLXI_2/sReg0: FTCPE port map (XLXI_2/sReg(0),XLXI_2/sReg_T(0),CLK,'0','0');
XLXI_2/sReg_T(0) <= ((CLK AND XLXI_2/sReg(0))
	OR (NOT CLK AND NOT XLXI_2/Busy AND NOT XLXI_2/sReg(0) AND NOT RS_RX)
	OR (NOT CLK AND XLXN_9(0) AND NOT XLXI_2/sReg(0) AND 
	NOT XLXI_2/Cnt(0) AND XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3))
	OR (XLXI_2/Busy AND NOT XLXN_9(0) AND XLXI_2/sReg(0) AND 
	NOT XLXI_2/Cnt(0) AND XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3))
	OR (NOT XLXN_9(0) AND XLXI_2/sReg(0) AND NOT XLXI_2/Cnt(0) AND 
	XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3) AND RS_RX));

FDCPE_XLXN_10: FDCPE port map (XLXN_10,XLXN_10_D,CLK,'0','0');
XLXN_10_D <= (NOT XLXI_2/sReg(0) AND XLXI_2/Cnt(0) AND XLXI_2/Cnt(1) AND 
	XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3));

FTCPE_XLXN_90: FTCPE port map (XLXN_9(0),XLXN_9_T(0),CLK,'0','0');
XLXN_9_T(0) <= ((CLK AND XLXN_9(0))
	OR (NOT CLK AND NOT XLXI_2/Busy AND NOT XLXN_9(0) AND NOT RS_RX)
	OR (NOT CLK AND NOT XLXN_9(0) AND XLXN_9(1) AND NOT XLXI_2/Cnt(0) AND 
	XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3))
	OR (XLXI_2/Busy AND XLXN_9(0) AND NOT XLXN_9(1) AND 
	NOT XLXI_2/Cnt(0) AND XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3))
	OR (XLXN_9(0) AND NOT XLXN_9(1) AND NOT XLXI_2/Cnt(0) AND 
	XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3) AND RS_RX));

FTCPE_XLXN_91: FTCPE port map (XLXN_9(1),XLXN_9_T(1),CLK,'0','0');
XLXN_9_T(1) <= ((CLK AND XLXN_9(1))
	OR (NOT CLK AND NOT XLXI_2/Busy AND NOT XLXN_9(1) AND NOT RS_RX)
	OR (NOT CLK AND NOT XLXN_9(1) AND XLXN_9(2) AND NOT XLXI_2/Cnt(0) AND 
	XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3))
	OR (XLXI_2/Busy AND XLXN_9(1) AND NOT XLXN_9(2) AND 
	NOT XLXI_2/Cnt(0) AND XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3))
	OR (XLXN_9(1) AND NOT XLXN_9(2) AND NOT XLXI_2/Cnt(0) AND 
	XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3) AND RS_RX));

FTCPE_XLXN_92: FTCPE port map (XLXN_9(2),XLXN_9_T(2),CLK,'0','0');
XLXN_9_T(2) <= ((CLK AND XLXN_9(2))
	OR (NOT CLK AND NOT XLXI_2/Busy AND NOT XLXN_9(2) AND NOT RS_RX)
	OR (NOT CLK AND NOT XLXN_9(2) AND XLXN_9(3) AND NOT XLXI_2/Cnt(0) AND 
	XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3))
	OR (XLXI_2/Busy AND XLXN_9(2) AND NOT XLXN_9(3) AND 
	NOT XLXI_2/Cnt(0) AND XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3))
	OR (XLXN_9(2) AND NOT XLXN_9(3) AND NOT XLXI_2/Cnt(0) AND 
	XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3) AND RS_RX));

FTCPE_XLXN_93: FTCPE port map (XLXN_9(3),XLXN_9_T(3),CLK,'0','0');
XLXN_9_T(3) <= ((CLK AND XLXN_9(3))
	OR (NOT CLK AND NOT XLXI_2/Busy AND NOT XLXN_9(3) AND NOT RS_RX)
	OR (NOT CLK AND NOT XLXN_9(3) AND XLXN_9(4) AND NOT XLXI_2/Cnt(0) AND 
	XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3))
	OR (XLXI_2/Busy AND XLXN_9(3) AND NOT XLXN_9(4) AND 
	NOT XLXI_2/Cnt(0) AND XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3))
	OR (XLXN_9(3) AND NOT XLXN_9(4) AND NOT XLXI_2/Cnt(0) AND 
	XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3) AND RS_RX));

FTCPE_XLXN_94: FTCPE port map (XLXN_9(4),XLXN_9_T(4),CLK,'0','0');
XLXN_9_T(4) <= ((CLK AND XLXN_9(4))
	OR (NOT CLK AND NOT XLXI_2/Busy AND NOT XLXN_9(4) AND NOT RS_RX)
	OR (NOT CLK AND NOT XLXN_9(4) AND XLXN_9(5) AND NOT XLXI_2/Cnt(0) AND 
	XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3))
	OR (XLXI_2/Busy AND XLXN_9(4) AND NOT XLXN_9(5) AND 
	NOT XLXI_2/Cnt(0) AND XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3))
	OR (XLXN_9(4) AND NOT XLXN_9(5) AND NOT XLXI_2/Cnt(0) AND 
	XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3) AND RS_RX));

FTCPE_XLXN_95: FTCPE port map (XLXN_9(5),XLXN_9_T(5),CLK,'0','0');
XLXN_9_T(5) <= ((CLK AND XLXN_9(5))
	OR (NOT CLK AND NOT XLXI_2/Busy AND NOT XLXN_9(5) AND NOT RS_RX)
	OR (NOT CLK AND NOT XLXN_9(5) AND XLXN_9(6) AND NOT XLXI_2/Cnt(0) AND 
	XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3))
	OR (XLXI_2/Busy AND XLXN_9(5) AND NOT XLXN_9(6) AND 
	NOT XLXI_2/Cnt(0) AND XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3))
	OR (XLXN_9(5) AND NOT XLXN_9(6) AND NOT XLXI_2/Cnt(0) AND 
	XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3) AND RS_RX));

FTCPE_XLXN_96: FTCPE port map (XLXN_9(6),XLXN_9_T(6),CLK,'0','0');
XLXN_9_T(6) <= ((CLK AND XLXN_9(6))
	OR (NOT CLK AND NOT XLXI_2/Busy AND NOT XLXN_9(6) AND NOT RS_RX)
	OR (NOT CLK AND NOT XLXN_9(6) AND XLXN_9(7) AND NOT XLXI_2/Cnt(0) AND 
	XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3))
	OR (XLXI_2/Busy AND XLXN_9(6) AND NOT XLXN_9(7) AND 
	NOT XLXI_2/Cnt(0) AND XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3))
	OR (XLXN_9(6) AND NOT XLXN_9(7) AND NOT XLXI_2/Cnt(0) AND 
	XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3) AND RS_RX));

FTCPE_XLXN_97: FTCPE port map (XLXN_9(7),XLXN_9_T(7),CLK,'0','0');
XLXN_9_T(7) <= ((CLK AND XLXN_9(7))
	OR (NOT CLK AND NOT XLXI_2/Busy AND NOT XLXN_9(7) AND NOT RS_RX)
	OR (NOT CLK AND NOT XLXN_9(7) AND NOT XLXI_2/Cnt(0) AND XLXI_2/Cnt(1) AND 
	XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3) AND RS_RX)
	OR (XLXI_2/Busy AND XLXN_9(7) AND NOT XLXI_2/Cnt(0) AND 
	XLXI_2/Cnt(1) AND XLXI_2/Cnt(2) AND NOT XLXI_2/Cnt(3) AND NOT RS_RX));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-10-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11       XC9572XL-10-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 RS_RX                            23 GND                           
  2 KPR                              24 KPR                           
  3 KPR                              25 KPR                           
  4 KPR                              26 KPR                           
  5 CLK                              27 KPR                           
  6 KPR                              28 KPR                           
  7 KPR                              29 KPR                           
  8 KPR                              30 TDO                           
  9 KPR                              31 GND                           
 10 GND                              32 VCC                           
 11 D7S_S<5>                         33 KPR                           
 12 D7S_S<0>                         34 KPR                           
 13 D7S_S<1>                         35 KPR                           
 14 D7S_S<4>                         36 KPR                           
 15 TDI                              37 KPR                           
 16 TMS                              38 KPR                           
 17 TCK                              39 KPR                           
 18 KPR                              40 KPR                           
 19 D7S_S<3>                         41 VCC                           
 20 D7S_S<6>                         42 KPR                           
 21 VCC                              43 KPR                           
 22 D7S_S<2>                         44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-10-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
