#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Feb 23 22:24:04 2026
# Process ID: 2062103
# Current directory: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/vivado.log
# Journal file: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/vivado.jou
# Running On        :kdplab01
# Platform          :unknown
# Operating System  :unknown
# Processor Detail  :Intel(R) Xeon(R) Silver 4314 CPU @ 2.40GHz
# CPU Frequency     :2900.297 MHz
# CPU Physical cores:32
# CPU Logical cores :64
# Host memory       :134212 MB
# Swap memory       :4294 MB
# Total Virtual     :138507 MB
# Available Virtual :94212 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xc7z020clg400-1"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
# add_files ${project_name}_prj/solution1/syn/vhdl
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1674.082 ; gain = 39.836 ; free physical = 70189 ; free virtual = 88185
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2078421
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2105.672 ; gain = 425.629 ; free physical = 68843 ; free virtual = 86910
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject.vhd:34]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:11' bound to instance 'call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_145' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject.vhd:2201]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:54]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:11' bound to instance 'call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_153' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject.vhd:2242]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:88]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_193' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject.vhd:2317]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:158]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:11' bound to instance 'call_ret3_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_232' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject.vhd:2462]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:22]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:11' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject.vhd:2471]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:29]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_244' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject.vhd:2487]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s.vhd:231]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s.vhd:231]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_352' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject.vhd:2705]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s.vhd:31]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s.vhd:11' bound to instance 'call_ret8_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s_fu_360' of component 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject.vhd:2723]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s.vhd:234]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:11' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_472' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject.vhd:2944]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:167]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_584' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject.vhd:3098]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s.vhd:103]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd:11' bound to instance 'grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_628' of component 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject.vhd:3188]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd:70]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_672' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject.vhd:3245]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s.vhd:45]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.vhd:11' bound to instance 'grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_687' of component 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject.vhd:3277]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'myproject' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/eric_new_smaller_2_23_run/hls_outputs/hls_model_trial_149/myproject_prj/solution1/syn/vhdl/myproject.vhd:34]
WARNING: [Synth 8-7129] Port data_1_val[0] in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2_val[0] in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_9_val[0] in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_10_val[0] in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2556.609 ; gain = 876.566 ; free physical = 68182 ; free virtual = 86262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2556.609 ; gain = 876.566 ; free physical = 68181 ; free virtual = 86266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2564.613 ; gain = 884.570 ; free physical = 68181 ; free virtual = 86266
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 2719.613 ; gain = 1039.570 ; free physical = 68113 ; free virtual = 86238
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   21 Bit       Adders := 3     
	   3 Input   19 Bit       Adders := 241   
	   2 Input   19 Bit       Adders := 26    
	   2 Input   16 Bit       Adders := 929   
	   3 Input   16 Bit       Adders := 1558  
	   2 Input   15 Bit       Adders := 892   
	   2 Input   14 Bit       Adders := 508   
	   3 Input   14 Bit       Adders := 3     
	   2 Input   13 Bit       Adders := 26    
	   3 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 27    
	   3 Input   12 Bit       Adders := 32    
	   4 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 54    
	   3 Input   11 Bit       Adders := 34    
	   4 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 55    
	   3 Input   10 Bit       Adders := 28    
	   4 Input   10 Bit       Adders := 6     
	   2 Input    9 Bit       Adders := 37    
	   3 Input    9 Bit       Adders := 1     
	   4 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 166   
+---XORs : 
	   2 Input      1 Bit         XORs := 321   
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	              336 Bit    Registers := 1     
	              208 Bit    Registers := 1     
	               19 Bit    Registers := 5     
	               16 Bit    Registers := 3710  
	               15 Bit    Registers := 1003  
	               14 Bit    Registers := 497   
	               13 Bit    Registers := 86    
	               12 Bit    Registers := 40    
	               11 Bit    Registers := 77    
	               10 Bit    Registers := 89    
	                9 Bit    Registers := 52    
	                8 Bit    Registers := 393   
	                7 Bit    Registers := 7     
	                1 Bit    Registers := 536   
+---Muxes : 
	   2 Input  336 Bit        Muxes := 1     
	   2 Input  208 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 158   
	   2 Input   15 Bit        Muxes := 1     
	   3 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 636   
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 171   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'sext_ln42_78_reg_25067_reg[15]' (FDE) to 'sext_ln42_78_reg_25067_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_78_reg_25067_reg[13]' (FDE) to 'sext_ln42_78_reg_25067_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_168_reg_26094_reg[14]' (FDE) to 'sext_ln42_168_reg_26094_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_151_reg_25760_reg[13]' (FDE) to 'sext_ln42_151_reg_25760_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_151_reg_25760_reg[14]' (FDE) to 'sext_ln42_151_reg_25760_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_160_reg_25909_reg[13]' (FDE) to 'sext_ln42_160_reg_25909_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_160_reg_25909_reg[14]' (FDE) to 'sext_ln42_160_reg_25909_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_146_reg_25728_reg[14]' (FDE) to 'sext_ln42_146_reg_25728_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_147_reg_25748_reg[14]' (FDE) to 'sext_ln42_147_reg_25748_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_137_reg_25535_reg[15]' (FDE) to 'sext_ln42_137_reg_25535_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_139_reg_25594_reg[15]' (FDE) to 'sext_ln42_139_reg_25594_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_139_reg_25594_pp0_iter1_reg_reg[15]' (FDE) to 'sext_ln42_139_reg_25594_pp0_iter1_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_139_reg_25594_reg[13]' (FDE) to 'sext_ln42_139_reg_25594_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_139_reg_25594_pp0_iter1_reg_reg[13]' (FDE) to 'sext_ln42_139_reg_25594_pp0_iter1_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_133_reg_25521_reg[13]' (FDE) to 'sext_ln42_133_reg_25521_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_133_reg_25521_pp0_iter1_reg_reg[13]' (FDE) to 'sext_ln42_133_reg_25521_pp0_iter1_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_133_reg_25521_reg[14]' (FDE) to 'sext_ln42_133_reg_25521_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_133_reg_25521_pp0_iter1_reg_reg[14]' (FDE) to 'sext_ln42_133_reg_25521_pp0_iter1_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_142_reg_25650_reg[15]' (FDE) to 'sext_ln42_142_reg_25650_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_142_reg_25650_reg[13]' (FDE) to 'sext_ln42_142_reg_25650_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_144_reg_25692_reg[13]' (FDE) to 'sext_ln42_144_reg_25692_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_144_reg_25692_reg[14]' (FDE) to 'sext_ln42_144_reg_25692_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln58_140_reg_29319_reg[0]' (FDE) to 'sext_ln58_139_reg_29314_reg[0]'
INFO: [Synth 8-3886] merging instance 'sext_ln58_140_reg_29319_reg[1]' (FDE) to 'sext_ln58_139_reg_29314_reg[1]'
INFO: [Synth 8-3886] merging instance 'sext_ln58_140_reg_29319_reg[2]' (FDE) to 'sext_ln58_139_reg_29314_reg[2]'
INFO: [Synth 8-3886] merging instance 'sext_ln58_140_reg_29319_reg[3]' (FDE) to 'sext_ln58_139_reg_29314_reg[3]'
INFO: [Synth 8-3886] merging instance 'sext_ln58_140_reg_29319_reg[4]' (FDE) to 'sext_ln58_139_reg_29314_reg[4]'
INFO: [Synth 8-3886] merging instance 'sext_ln58_140_reg_29319_reg[5]' (FDE) to 'sext_ln58_139_reg_29314_reg[5]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_61_reg_24259_reg[13]' (FDE) to 'sext_ln17_61_reg_24259_reg[12]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_51_reg_24143_reg[14]' (FDE) to 'sext_ln17_51_reg_24143_reg[13]'
INFO: [Synth 8-3886] merging instance 'data_1_val_read_reg_24069_reg[3]' (FDE) to 'sext_ln17_54_reg_24163_reg[0]'
INFO: [Synth 8-3886] merging instance 'data_1_val_read_reg_24069_reg[4]' (FDE) to 'sext_ln17_54_reg_24163_reg[1]'
INFO: [Synth 8-3886] merging instance 'data_1_val_read_reg_24069_reg[5]' (FDE) to 'sext_ln17_54_reg_24163_reg[2]'
INFO: [Synth 8-3886] merging instance 'data_1_val_read_reg_24069_reg[6]' (FDE) to 'sext_ln17_54_reg_24163_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_1_val_read_reg_24069_reg[7]' (FDE) to 'sext_ln17_54_reg_24163_reg[4]'
INFO: [Synth 8-3886] merging instance 'data_1_val_read_reg_24069_reg[8]' (FDE) to 'sext_ln17_54_reg_24163_reg[5]'
INFO: [Synth 8-3886] merging instance 'data_1_val_read_reg_24069_reg[9]' (FDE) to 'sext_ln17_54_reg_24163_reg[6]'
INFO: [Synth 8-3886] merging instance 'data_1_val_read_reg_24069_reg[10]' (FDE) to 'sext_ln17_54_reg_24163_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_1_val_read_reg_24069_reg[11]' (FDE) to 'sext_ln17_54_reg_24163_reg[8]'
INFO: [Synth 8-3886] merging instance 'data_1_val_read_reg_24069_reg[12]' (FDE) to 'sext_ln17_54_reg_24163_reg[9]'
INFO: [Synth 8-3886] merging instance 'data_1_val_read_reg_24069_reg[13]' (FDE) to 'sext_ln17_54_reg_24163_reg[10]'
INFO: [Synth 8-3886] merging instance 'data_1_val_read_reg_24069_reg[14]' (FDE) to 'sext_ln17_54_reg_24163_reg[11]'
INFO: [Synth 8-3886] merging instance 'data_1_val_read_reg_24069_reg[15]' (FDE) to 'sext_ln17_54_reg_24163_reg[12]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_21_reg_29153_reg[0]' (FDE) to 'add_ln58_355_reg_29334_reg[0]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_21_reg_29153_reg[1]' (FDE) to 'add_ln58_355_reg_29334_reg[1]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_21_reg_29153_reg[2]' (FDE) to 'add_ln58_355_reg_29334_reg[2]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_21_reg_29153_reg[3]' (FDE) to 'add_ln58_355_reg_29334_reg[3]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_21_reg_29153_reg[4]' (FDE) to 'add_ln58_355_reg_29334_reg[4]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_21_reg_29153_reg[5]' (FDE) to 'add_ln58_355_reg_29334_reg[5]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_21_reg_29153_reg[6]' (FDE) to 'add_ln58_355_reg_29334_reg[6]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_60_reg_24236_reg[13]' (FDE) to 'sext_ln17_60_reg_24236_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_118_reg_25288_reg[14]' (FDE) to 'sext_ln42_118_reg_25288_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_72_reg_24463_reg[0]' (FDE) to 'mult_122_reg_24458_reg[0]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_72_reg_24463_reg[1]' (FDE) to 'mult_122_reg_24458_reg[1]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_72_reg_24463_reg[2]' (FDE) to 'mult_122_reg_24458_reg[2]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_72_reg_24463_reg[3]' (FDE) to 'mult_122_reg_24458_reg[3]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_72_reg_24463_reg[4]' (FDE) to 'mult_122_reg_24458_reg[4]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_72_reg_24463_reg[5]' (FDE) to 'mult_122_reg_24458_reg[5]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_72_reg_24463_reg[6]' (FDE) to 'mult_122_reg_24458_reg[6]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_72_reg_24463_reg[7]' (FDE) to 'mult_122_reg_24458_reg[7]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_72_reg_24463_reg[8]' (FDE) to 'mult_122_reg_24458_reg[8]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_72_reg_24463_reg[9]' (FDE) to 'mult_122_reg_24458_reg[9]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_72_reg_24463_reg[10]' (FDE) to 'mult_122_reg_24458_reg[10]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_72_reg_24463_reg[11]' (FDE) to 'mult_122_reg_24458_reg[11]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_72_reg_24463_reg[12]' (FDE) to 'mult_122_reg_24458_reg[12]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_72_reg_24463_reg[13]' (FDE) to 'sext_ln17_72_reg_24463_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_72_reg_24463_reg[14]' (FDE) to 'mult_122_reg_24458_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_54_reg_24163_reg[13]' (FDE) to 'sext_ln17_54_reg_24163_reg[12]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_48_reg_24081_reg[13]' (FDE) to 'sext_ln17_48_reg_24081_reg[12]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_48_reg_24081_reg[5]' (FDE) to 'add_ln58_347_reg_26623_reg[5]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_48_reg_24081_reg[4]' (FDE) to 'add_ln58_347_reg_26623_reg[4]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_48_reg_24081_reg[3]' (FDE) to 'add_ln58_347_reg_26623_reg[3]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_48_reg_24081_reg[2]' (FDE) to 'add_ln58_347_reg_26623_reg[2]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_48_reg_24081_reg[1]' (FDE) to 'add_ln58_347_reg_26623_reg[1]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_48_reg_24081_reg[0]' (FDE) to 'add_ln58_347_reg_26623_reg[0]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_69_reg_24648_reg[13]' (FDE) to 'sext_ln42_69_reg_24648_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_69_reg_24648_pp0_iter1_reg_reg[13]' (FDE) to 'sext_ln42_69_reg_24648_pp0_iter1_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_69_reg_24648_reg[14]' (FDE) to 'sext_ln42_69_reg_24648_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_69_reg_24648_pp0_iter1_reg_reg[14]' (FDE) to 'sext_ln42_69_reg_24648_pp0_iter1_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_129_reg_25459_reg[14]' (FDE) to 'sext_ln42_129_reg_25459_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_129_reg_25459_pp0_iter1_reg_reg[14]' (FDE) to 'sext_ln42_129_reg_25459_pp0_iter1_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_129_reg_25459_pp0_iter2_reg_reg[14]' (FDE) to 'sext_ln42_129_reg_25459_pp0_iter2_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_46_reg_24378_reg[14]' (FDE) to 'sext_ln42_46_reg_24378_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_59_reg_24540_reg[13]' (FDE) to 'sext_ln42_59_reg_24540_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_59_reg_24540_pp0_iter1_reg_reg[13]' (FDE) to 'sext_ln42_59_reg_24540_pp0_iter1_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_59_reg_24540_reg[14]' (FDE) to 'sext_ln42_59_reg_24540_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_59_reg_24540_pp0_iter1_reg_reg[14]' (FDE) to 'sext_ln42_59_reg_24540_pp0_iter1_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_106_reg_25572_reg[15]' (FDE) to 'sext_ln42_106_reg_25572_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_106_reg_25572_reg[14]' (FDE) to 'sext_ln42_106_reg_25572_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_100_reg_25478_reg[15]' (FDE) to 'sext_ln42_100_reg_25478_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_30_reg_29214_reg[14]' (FDE) to 'sext_ln42_30_reg_29214_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_128_reg_25434_reg[13]' (FDE) to 'sext_ln42_128_reg_25434_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_128_reg_25434_reg[14]' (FDE) to 'sext_ln42_128_reg_25434_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_97_reg_25020_reg[14]' (FDE) to 'sext_ln42_97_reg_25020_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_140_reg_25625_reg[14]' (FDE) to 'sext_ln42_140_reg_25625_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_175_reg_26243_reg[13]' (FDE) to 'sext_ln42_175_reg_26243_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_175_reg_26243_reg[14]' (FDE) to 'sext_ln42_175_reg_26243_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_13_reg_24169_reg[13]' (FDE) to 'sext_ln42_13_reg_24169_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_13_reg_24169_reg[14]' (FDE) to 'sext_ln42_13_reg_24169_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_189_reg_26592_reg[13]' (FDE) to 'sext_ln42_189_reg_26592_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port data_1_val[0] in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2_val[0] in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_9_val[0] in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_10_val[0] in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s is either unconnected or has no load
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_628/\add_ln58_reg_8315_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_628/\trunc_ln42_65_reg_8170_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_687/add_ln58_reg_557_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_687/add_ln58_reg_557_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_687/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_687/add_ln58_reg_557_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_687/add_ln58_reg_557_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design myproject__GCB2 has port O126[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O126[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O126[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O126[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O126[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O126[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O126[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O126[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O127[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O127[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O127[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O127[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O127[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O127[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O127[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O127[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O128[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O128[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O128[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O128[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O128[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O128[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O128[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O128[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O129[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O129[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O129[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O129[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O129[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O129[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O129[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O129[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O130[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O130[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O130[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O130[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O130[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O130[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O130[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O130[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O131[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O131[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O131[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O131[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O131[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O131[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O131[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O131[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O132[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O132[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O132[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O132[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O132[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O132[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O132[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O132[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O133[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O133[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O133[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O133[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O133[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O133[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O133[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O133[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O134[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O134[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O134[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O134[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O134[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O134[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O134[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O134[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O135[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O135[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O135[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O135[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O135[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O135[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O135[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O135[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O136[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O136[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O136[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O136[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O136[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O136[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O136[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O136[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O137[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O137[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O137[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O137[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O137[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O137[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O137[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O137[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O138[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O138[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O138[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O138[12] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_244/\ap_CS_fsm_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:23 . Memory (MB): peak = 2830.797 ; gain = 1150.754 ; free physical = 68262 ; free virtual = 86586
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:37 . Memory (MB): peak = 2830.797 ; gain = 1150.754 ; free physical = 68222 ; free virtual = 86641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:18 ; elapsed = 00:01:44 . Memory (MB): peak = 2876.395 ; gain = 1196.352 ; free physical = 68088 ; free virtual = 86523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:33 ; elapsed = 00:02:00 . Memory (MB): peak = 3021.723 ; gain = 1341.680 ; free physical = 72120 ; free virtual = 89871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:34 ; elapsed = 00:02:00 . Memory (MB): peak = 3021.723 ; gain = 1341.680 ; free physical = 72126 ; free virtual = 89878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:39 ; elapsed = 00:02:05 . Memory (MB): peak = 3021.723 ; gain = 1341.680 ; free physical = 72140 ; free virtual = 89891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:39 ; elapsed = 00:02:05 . Memory (MB): peak = 3021.723 ; gain = 1341.680 ; free physical = 72137 ; free virtual = 89889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:40 ; elapsed = 00:02:07 . Memory (MB): peak = 3021.723 ; gain = 1341.680 ; free physical = 72132 ; free virtual = 89883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:41 ; elapsed = 00:02:07 . Memory (MB): peak = 3021.723 ; gain = 1341.680 ; free physical = 72145 ; free virtual = 89896
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myproject   | nModule_read_reg_3267_pp0_iter3_reg_reg[15] | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myproject   | x_local_read_reg_3272_pp0_iter3_reg_reg[15] | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 | 19830|
|3     |LUT1   |  5719|
|4     |LUT2   | 36892|
|5     |LUT3   | 28018|
|6     |LUT4   | 24689|
|7     |LUT5   |  1539|
|8     |LUT6   |  1895|
|9     |SRL16E |    32|
|10    |FDRE   | 83313|
|11    |IBUF   |   600|
|12    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
|      |Instance                                                                      |Module                                                                     |Cells  |
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
|1     |top                                                                           |                                                                           | 202540|
|2     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238 |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s |    315|
|3     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_472 |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s |  87656|
|4     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_193  |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s  |  92192|
|5     |  grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_628 |myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s |   9219|
|6     |  grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_687 |myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s |    320|
|7     |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_244     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s     |   4995|
|8     |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_352     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s     |    192|
|9     |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_584     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s     |   1920|
|10    |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_672     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s     |    500|
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:41 ; elapsed = 00:02:07 . Memory (MB): peak = 3021.723 ; gain = 1341.680 ; free physical = 72143 ; free virtual = 89894
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 116 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:44 ; elapsed = 00:02:10 . Memory (MB): peak = 3025.633 ; gain = 1345.590 ; free physical = 78106 ; free virtual = 95858
Synthesis Optimization Complete : Time (s): cpu = 00:01:44 ; elapsed = 00:02:10 . Memory (MB): peak = 3025.633 ; gain = 1345.590 ; free physical = 78131 ; free virtual = 95858
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3025.633 ; gain = 0.000 ; free physical = 78146 ; free virtual = 95873
INFO: [Netlist 29-17] Analyzing 19830 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3126.996 ; gain = 0.000 ; free physical = 78201 ; free virtual = 95928
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 4fa65229
INFO: [Common 17-83] Releasing license: Synthesis
169 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:12 ; elapsed = 00:02:36 . Memory (MB): peak = 3126.996 ; gain = 1452.914 ; free physical = 78212 ; free virtual = 95939
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 8070.427; main = 2364.493; forked = 6161.444
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 16614.238; main = 3127.000; forked = 13592.512
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Mon Feb 23 22:26:48 2026...
