
---------- Begin Simulation Statistics ----------
final_tick                               161953632500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1094                       # Simulator instruction rate (inst/s)
host_mem_usage                               28353816                       # Number of bytes of host memory used
host_op_rate                                     1122                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                124050.07                       # Real time elapsed on the host
host_tick_rate                                 403074                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   135772450                       # Number of instructions simulated
sim_ops                                     139142437                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050001                       # Number of seconds simulated
sim_ticks                                 50001352500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             71.997035                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  224373                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               311642                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4506                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             20131                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            269896                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              42669                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           52248                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9579                       # Number of indirect misses.
system.cpu.branchPred.lookups                  503165                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   89740                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6148                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2835332                       # Number of instructions committed
system.cpu.committedOps                       3196936                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.147402                       # CPI: cycles per instruction
system.cpu.discardedOps                         61153                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1487479                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            789574                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           358039                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7646282                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.241115                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4507                       # number of quiesce instructions executed
system.cpu.numCycles                         11759261                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4507                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1762953     55.15%     55.15% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14402      0.45%     55.60% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::MemRead                 865861     27.08%     82.68% # Class of committed instruction
system.cpu.op_class_0::MemWrite                553720     17.32%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3196936                       # Class of committed instruction
system.cpu.quiesceCycles                     68242903                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4112979                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          298                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6151                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12408                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1997906                       # Transaction distribution
system.membus.trans_dist::ReadResp            2002436                       # Transaction distribution
system.membus.trans_dist::WriteReq            1221974                       # Transaction distribution
system.membus.trans_dist::WriteResp           1221970                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3575                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2551                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1745                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1746                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            253                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4277                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          609                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          609                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          955                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        18310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        17113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        72316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       108694                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6349130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6349130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6458433                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        20800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        36620                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       593472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       100814                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       751706                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    203170880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    203170880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               203938778                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3231209                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000100                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.009998                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3230886     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     323      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3231209                       # Request fanout histogram
system.membus.reqLayer6.occupancy          8849046920                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            91211375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1453468                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            18021621                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           84273341                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12358580708                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1271000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3932054                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       983013                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4915067                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       983013                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3932054                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4915067                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4915067                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4915067                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9830134                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2459782                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2459768                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4120085                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4120085                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          616                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        26860                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        43034                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           72                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        72316                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       250076                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       291036                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12574980                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     12697860                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        43008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        18432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         9420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         9420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13159720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          866                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2024                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        29546                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        67627                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           90                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       100814                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      4000348                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      4655708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    201199372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    203165452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       688128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       294912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       150552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       150552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    209497934                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        22378154375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             44.8                       # Network utilization (%)
system.acctest.local_bus.numRequests         14570128                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          749                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        12000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.22                       # Average queue length
system.acctest.local_bus.maxQueueLength             9                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18002337495                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  11504765000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1474560                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       294912                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       688128                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       331776                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       107520                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     11796161                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      3932054                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5898080                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7864107                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     29490402                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7864107                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5898080                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13762188                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     11796161                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      3932054                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13762188                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13762188                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     43252590                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       294912                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       688128                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1032192                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       294912                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       101400                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       396312                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         9216                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       688128                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       698880                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       294912                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         3174                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       298086                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5898080                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13762188                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma       983013                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       20643282                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5898080                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2027945                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7926026                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5898080                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     19660268                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3010959                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      28569307                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1993328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1993328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1181239                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1181235                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       104558                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6226032                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        12288                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         4716                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6349130                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      3344988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    199232972                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       150552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    203170880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3989302                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3989302    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3989302                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9627961420                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11147817000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     84417664                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1769472                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     88153216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      2012536                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2034268                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      4046804                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     21104416                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     21221152                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       503134                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        63598                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       566732                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1688307611                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     39320536                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     35388483                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1763016630                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40249631                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40684259                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     80933891                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1728557243                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     80004796                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     35388483                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1843950521                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    151388172                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     73142464                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    224792780                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     88014848                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    128057356                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    216072204                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     37847043                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2285702                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     40140937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     22003712                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4001795                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     26005507                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      1310685                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3027681541                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1462809711                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3932054                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4495733990                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1760249345                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2561077843                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4321327188                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      1310685                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4787930886                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4023887554                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3932054                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8817061178                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16192                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        20800                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        36992                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16192                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16192                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          253                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          325                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          578                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       323831                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       415989                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         739820                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       323831                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       323831                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       323831                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       415989                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        739820                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1378908                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    126091276                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       101400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         364608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          127936192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       228800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     73141696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        75828096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        21559                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1970179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5697                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1999025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3575                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1142839                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1184814                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     27577414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2521757306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2027945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7291963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2558654628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4575876                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     39320536                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1462794351                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7864107                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       983013                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma       983013                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1516520898                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4575876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     66897950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3984551658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7864107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       983013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3010959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7291963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4075175527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3558.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     52279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3111896.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      6144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000204557250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3356                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3357                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3578586                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1259307                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1999025                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1184814                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1999025                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1184814                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1194                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    17                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            124830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            124954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            124821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            124859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            124865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            125069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            124862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            124861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            124880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            124871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           124809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           124866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           124812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           124859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           124820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           124793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             74029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             74069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             74054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             74086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             74058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             74044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             74049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             74040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            74028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            74019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            74013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            74043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74015                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  66559427195                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9989155000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            119002490945                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33315.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59565.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5047                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1863018                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1102258                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     9                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1999016                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1184814                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1735949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   70826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   70069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   69697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    7691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  85068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 196226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 187506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  87692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  26961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  18687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  16961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  15027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  10558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  10701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  10754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   6572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  11129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  14800                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       217355                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    937.120710                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   858.060383                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.906464                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5756      2.65%      2.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5217      2.40%      5.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3348      1.54%      6.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3695      1.70%      8.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4288      1.97%     10.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3139      1.44%     11.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3008      1.38%     13.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3408      1.57%     14.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       185496     85.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       217355                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3357                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     595.129878                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    910.523751                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2222     66.19%     66.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            4      0.12%     66.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.06%     66.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.06%     66.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.12%     66.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            4      0.12%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.06%     66.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            6      0.18%     66.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          374     11.14%     78.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            5      0.15%     78.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.06%     78.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            3      0.09%     78.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            4      0.12%     78.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.03%     78.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            3      0.09%     78.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      0.12%     78.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          635     18.92%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.03%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.03%     97.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.03%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           62      1.85%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            3      0.09%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            9      0.27%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3357                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3356                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     353.023838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     68.950343                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    472.582814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2116     63.05%     63.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            75      2.23%     65.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            11      0.33%     65.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      0.15%     65.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           11      0.33%     66.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           12      0.36%     66.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      0.15%     66.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.06%     66.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      0.12%     66.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.03%     66.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      0.09%     66.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.03%     66.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.06%     66.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.03%     67.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.03%     67.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.03%     67.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.03%     67.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.03%     67.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.03%     67.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            4      0.12%     67.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.03%     67.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           67      2.00%     69.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1029     30.66%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1248-1279            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3356                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              127861184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   76416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                75826752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               127936192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             75828096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2557.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1516.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2558.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1516.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50001396750                       # Total gap between requests
system.mem_ctrls.avgGap                      15704.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1378908                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    126019468                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       101400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       360000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       229184                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     73139968                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 27577414.030950464308                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2520321185.311937332153                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2027945.144083852647                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7199805.245268115774                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4583556.014809799381                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 39320536.379490934312                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1462759792.347617149353                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7864107.275898187421                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 983013.409487273428                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 983013.409487273428                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        21559                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1970179                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1590                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5697                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3575                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1142839                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1966374170                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 116444708495                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    343751875                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    247656405                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  19846584095                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  23493303230                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 949258075205                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   5536784940                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma    332416165                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    833050685                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     91208.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59103.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    216196.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43471.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5551492.05                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    764755.96                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    830614.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    901169.42                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    432833.55                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1084701.41                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         107254311.974990                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         74859472.799994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3633627881.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1646582748.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478705619.699897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     988585590.562454                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     254645005.500010                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7184260630.537742                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        143.681326                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12904758515                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705010000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  34394519985                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9014                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4507                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9463910.805414                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2633883.786032                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4507    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        12375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     17269375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4507                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    119299786500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42653846000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1102527                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1102527                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1102527                       # number of overall hits
system.cpu.icache.overall_hits::total         1102527                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          253                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            253                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          253                       # number of overall misses
system.cpu.icache.overall_misses::total           253                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10983750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10983750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10983750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10983750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1102780                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1102780                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1102780                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1102780                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000229                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000229                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000229                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000229                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43414.031621                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43414.031621                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43414.031621                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43414.031621                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          253                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          253                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          253                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          253                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10587000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10587000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10587000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10587000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000229                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000229                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000229                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000229                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41845.849802                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41845.849802                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41845.849802                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41845.849802                       # average overall mshr miss latency
system.cpu.icache.replacements                    103                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1102527                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1102527                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          253                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           253                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10983750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10983750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1102780                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1102780                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000229                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000229                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43414.031621                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43414.031621                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          253                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          253                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10587000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10587000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41845.849802                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41845.849802                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           427.938185                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13169905                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               103                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          127863.155340                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   427.938185                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.835817                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.835817                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          430                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          429                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2205813                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2205813                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1375245                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1375245                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1375245                       # number of overall hits
system.cpu.dcache.overall_hits::total         1375245                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7561                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7561                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7561                       # number of overall misses
system.cpu.dcache.overall_misses::total          7561                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    560486375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    560486375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    560486375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    560486375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1382806                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1382806                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1382806                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1382806                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005468                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005468                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005468                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005468                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74128.604021                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74128.604021                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74128.604021                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74128.604021                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3575                       # number of writebacks
system.cpu.dcache.writebacks::total              3575                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1539                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1539                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1539                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1539                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6022                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6022                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6022                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6022                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        45313                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        45313                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    448545125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    448545125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    448545125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    448545125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     99435250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     99435250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004355                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004355                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004355                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004355                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74484.411325                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74484.411325                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74484.411325                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74484.411325                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2194.408889                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2194.408889                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6023                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       865816                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          865816                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4287                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4287                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    330177250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    330177250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       870103                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       870103                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004927                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004927                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77018.252857                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77018.252857                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4277                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4277                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4578                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4578                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    323238125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    323238125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     99435250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     99435250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004916                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004916                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75575.900164                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75575.900164                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21720.238095                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21720.238095                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       509429                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         509429                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3274                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3274                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    230309125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    230309125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       512703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       512703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006386                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006386                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70344.876298                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70344.876298                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1529                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1529                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1745                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1745                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        40735                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        40735                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    125307000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    125307000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003404                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003404                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71809.169054                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71809.169054                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              582323                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6023                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             96.683214                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5537247                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5537247                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161953632500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               161955966250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1094                       # Simulator instruction rate (inst/s)
host_mem_usage                               28353816                       # Number of bytes of host memory used
host_op_rate                                     1122                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                124051.46                       # Real time elapsed on the host
host_tick_rate                                 403088                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   135774019                       # Number of instructions simulated
sim_ops                                     139144374                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050004                       # Number of seconds simulated
sim_ticks                                 50003686250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             71.983285                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  224459                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               311821                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4506                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             20152                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            269940                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              42669                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           52248                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9579                       # Number of indirect misses.
system.cpu.branchPred.lookups                  503438                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   89819                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6148                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2836901                       # Number of instructions committed
system.cpu.committedOps                       3198873                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.146424                       # CPI: cycles per instruction
system.cpu.discardedOps                         61208                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1488493                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            789989                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           358194                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7648039                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.241172                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4507                       # number of quiesce instructions executed
system.cpu.numCycles                         11762995                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4507                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1764079     55.15%     55.15% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14403      0.45%     55.60% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::MemRead                 866301     27.08%     82.68% # Class of committed instruction
system.cpu.op_class_0::MemWrite                554089     17.32%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3198873                       # Class of committed instruction
system.cpu.quiesceCycles                     68242903                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4114956                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          298                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6162                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12428                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1997906                       # Transaction distribution
system.membus.trans_dist::ReadResp            2002446                       # Transaction distribution
system.membus.trans_dist::WriteReq            1222360                       # Transaction distribution
system.membus.trans_dist::WriteResp           1222356                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3580                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2556                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1745                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1746                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            255                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4285                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          957                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        18310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        17135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        72316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       108718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6349902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6349902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6459235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        20864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        36620                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       594240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       100814                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       752538                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    203195584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    203195584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               203964442                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3231605                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000100                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010012                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3231281     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     324      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3231605                       # Request fanout histogram
system.membus.reqLayer6.occupancy          8851019045                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            91211375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1461593                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            18021621                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           84316216                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12358987957                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1281000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3931870                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       982968                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4914838                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       982968                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3931870                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4914838                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4914838                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4914838                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9829675                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2460560                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2460546                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4120085                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4120085                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          616                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        26860                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        43034                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           72                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        72316                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       250076                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       291036                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12576536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     12699416                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        43008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        18432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         9420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         9420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13161276                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          866                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2024                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        29546                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        67627                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           90                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       100814                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      4000348                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      4655708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    201224268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    203190348                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       688128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       294912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       150552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       150552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    209522830                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        22380488375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             44.8                       # Network utilization (%)
system.acctest.local_bus.numRequests         14572073                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          749                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        12000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.22                       # Average queue length
system.acctest.local_bus.maxQueueLength             9                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18003895051                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  11507099000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1474560                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       294912                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       688128                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       331776                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       107520                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     11795610                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      3931870                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5897805                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7863740                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     29489026                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7863740                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5897805                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13761545                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     11795610                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      3931870                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13761545                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13761545                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     43250571                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       294912                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       688128                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1032192                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       294912                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       101400                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       396312                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         9216                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       688128                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       698880                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       294912                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         3174                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       298086                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5897805                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13761545                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma       982968                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       20642318                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5897805                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2027850                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7925656                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5897805                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     19659351                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3010818                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      28567974                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1993328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1993328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1181625                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1181621                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       104558                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6226804                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        12288                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         4716                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6349902                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      3344988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    199257676                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       150552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    203195584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3990053                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3990053    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3990053                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9630262420                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11148203000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     84422576                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1769472                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     88158128                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      2012632                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2034268                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      4046900                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     21105644                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     21222380                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       503158                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        63598                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       566756                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1688327048                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     39318701                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     35386831                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1763032580                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40249673                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40682361                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     80932033                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1728576721                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     80001062                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     35386831                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1843964614                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    151388172                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     73167360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    224817676                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     88014848                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    128057356                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    216072204                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     37847043                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2286480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     40141715                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     22003712                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4001795                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     26005507                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      1310623                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3027540235                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1463239323                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3931870                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4496022051                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1760167192                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2560958313                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4321125505                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      1310623                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4787707426                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4024197636                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3931870                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8817147556                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16320                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        20864                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        37184                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16320                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16320                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          255                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          326                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          581                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       326376                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       417249                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         743625                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       326376                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       326376                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       326376                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       417249                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        743625                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1378908                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    126091276                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       101400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         365056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          127936640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       229120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     73166400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        75853120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        21559                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1970179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5704                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1999032                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3580                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1143225                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1185205                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     27576127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2521639612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2027850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7300582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2558544171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4582062                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     39318701                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1463220124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7863740                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       982968                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma       982968                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1516950563                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4582062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     66894828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3984859736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7863740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       982968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3010818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7300582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4075494734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3563.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     52279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3112282.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      6144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5632.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000204557250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3363                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3364                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3578593                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1259695                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1999032                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1185205                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1999032                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1185205                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1194                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    17                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            124830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            124958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            124821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            124861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            124865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            125069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            124862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            124861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            124881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            124871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           124809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           124866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           124812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           124859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           124820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           124793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             74061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             74101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             74086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             74118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             74090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             74077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             74081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             74072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            74060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            74042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            74030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            74043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74026                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  66560023320                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9989190000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            119003270820                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33316.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59566.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5047                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1863019                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1102622                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     9                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1999023                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1185205                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1735949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   70826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   70069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   69697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    7691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  85068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 196226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 187506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  87692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  26973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  18696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  16980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  15056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  10558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  10701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  10754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   6572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  11129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  14800                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       217388                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    937.093860                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   857.990138                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.952852                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5764      2.65%      2.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5217      2.40%      5.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3348      1.54%      6.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3696      1.70%      8.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4288      1.97%     10.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3140      1.44%     11.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3008      1.38%     13.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3408      1.57%     14.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       185519     85.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       217388                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     593.893579                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    909.978604                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2229     66.26%     66.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            4      0.12%     66.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.06%     66.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.06%     66.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.12%     66.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            4      0.12%     66.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.06%     66.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            6      0.18%     66.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          374     11.12%     78.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            5      0.15%     78.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.06%     78.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            3      0.09%     78.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            4      0.12%     78.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.03%     78.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            3      0.09%     78.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      0.12%     78.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          635     18.88%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.03%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.03%     97.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.03%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           62      1.84%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            3      0.09%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            9      0.27%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3364                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3363                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     352.388046                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     68.880576                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    472.296898                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2119     63.01%     63.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            76      2.26%     65.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            14      0.42%     65.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      0.15%     65.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           11      0.33%     66.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           12      0.36%     66.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      0.15%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.06%     66.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      0.12%     66.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.03%     66.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      0.09%     66.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.03%     66.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.06%     67.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.03%     67.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.03%     67.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.03%     67.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.03%     67.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.03%     67.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.03%     67.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            4      0.12%     67.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.03%     67.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           67      1.99%     69.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1029     30.60%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1248-1279            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3363                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              127861632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   76416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                75852032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               127936640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             75853120                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2557.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1516.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2558.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1516.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50003736000                       # Total gap between requests
system.mem_ctrls.avgGap                      15703.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1378908                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    126019468                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       101400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       360448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       229504                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     73164928                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 27576126.950040608644                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2520203557.992687225342                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2027850.496722129174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7208428.558604517020                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4589741.621298969723                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 39318701.228751912713                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1463190686.266654968262                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7863740.245750382543                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 982967.530718797818                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 982967.530718797818                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        21559                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1970179                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1590                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5704                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3580                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1143225                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1966374170                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 116444708495                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    343751875                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    248436280                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  19848173095                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  23493303230                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 949370418455                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   5536784940                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma    332416165                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    833050685                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     91208.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59103.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    216196.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43554.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5544182.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    764755.96                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    830431.82                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    901169.42                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    432833.55                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1084701.41                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         107272568.699990                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         74870493.599994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3633640612.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1647126141                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478705619.699897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     988648671.824954                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     254645005.500010                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7184909112.825242                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        143.687589                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12904758515                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705010000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  34396853735                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9014                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4507                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9463910.805414                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2633883.786032                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4507    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        12375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     17269375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4507                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    119302120250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42653846000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1103049                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1103049                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1103049                       # number of overall hits
system.cpu.icache.overall_hits::total         1103049                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          255                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            255                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          255                       # number of overall misses
system.cpu.icache.overall_misses::total           255                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11071250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11071250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11071250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11071250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1103304                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1103304                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1103304                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1103304                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000231                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000231                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000231                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000231                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43416.666667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43416.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43416.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43416.666667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          255                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          255                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          255                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          255                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10671250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10671250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10671250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10671250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000231                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000231                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000231                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000231                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41848.039216                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41848.039216                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41848.039216                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41848.039216                       # average overall mshr miss latency
system.cpu.icache.replacements                    105                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1103049                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1103049                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          255                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           255                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11071250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11071250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1103304                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1103304                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000231                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000231                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43416.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43416.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          255                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          255                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10671250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10671250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41848.039216                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41848.039216                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           427.938281                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            41121344                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               535                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          76862.325234                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   427.938281                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.835817                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.835817                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          430                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          427                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2206863                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2206863                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1376064                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1376064                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1376064                       # number of overall hits
system.cpu.dcache.overall_hits::total         1376064                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7569                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7569                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7569                       # number of overall misses
system.cpu.dcache.overall_misses::total          7569                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    561559500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    561559500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    561559500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    561559500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1383633                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1383633                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1383633                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1383633                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005470                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005470                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005470                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005470                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74192.033294                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74192.033294                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74192.033294                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74192.033294                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3580                       # number of writebacks
system.cpu.dcache.writebacks::total              3580                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1539                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1539                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1539                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1539                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6030                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6030                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6030                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6030                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        45313                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        45313                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    449605750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    449605750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    449605750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    449605750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     99435250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     99435250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004358                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004358                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004358                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004358                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74561.484245                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74561.484245                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74561.484245                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74561.484245                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2194.408889                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2194.408889                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6031                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       866266                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          866266                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4295                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4295                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    331250375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    331250375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       870561                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       870561                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004934                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004934                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77124.650757                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77124.650757                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4285                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4285                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4578                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4578                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    324298750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    324298750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     99435250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     99435250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004922                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004922                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75682.322054                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75682.322054                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21720.238095                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21720.238095                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       509798                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         509798                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3274                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3274                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    230309125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    230309125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       513072                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       513072                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006381                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006381                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70344.876298                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70344.876298                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1529                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1529                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1745                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1745                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        40735                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        40735                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    125307000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    125307000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003401                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003401                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71809.169054                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71809.169054                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1394356                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6543                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            213.106526                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          345                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5540563                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5540563                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161955966250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
