

================================================================
== Vitis HLS Report for 'nn_inference'
================================================================
* Date:           Mon Nov 18 06:18:37 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        nn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.285 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+---------+---------+-----------+-----------+------+------+---------+
        |                          |               |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |         Instance         |     Module    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------+---------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_hw_act_layer1_fu_304  |hw_act_layer1  |       69|       69|   0.690 us|   0.690 us|    69|    69|     none|
        |grp_hw_act_layer2_fu_309  |hw_act_layer2  |       37|       37|   0.370 us|   0.370 us|    37|    37|     none|
        |grp_hw_act_layer3_fu_314  |hw_act_layer3  |       21|       21|   0.210 us|   0.210 us|    21|    21|     none|
        |grp_hwmm_layer1_fu_319    |hwmm_layer1    |     3409|     3409|  34.090 us|  34.090 us|  3409|  3409|     none|
        |grp_hwmm_layer4_fu_327    |hwmm_layer4    |        ?|        ?|          ?|          ?|     ?|     ?|     none|
        |grp_hwmm_layer2_fu_335    |hwmm_layer2    |     1129|     1129|  11.290 us|  11.290 us|  1129|  1129|     none|
        |grp_hwmm_layer3_fu_343    |hwmm_layer3    |      309|      309|   3.090 us|   3.090 us|   309|   309|     none|
        +--------------------------+---------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_5_1  |      102|      102|         4|          1|          1|   100|       yes|
        |- loop1           |        5|        5|         2|          1|          1|     5|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1015|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        9|   24|    3113|  12227|    -|
|Memory           |        6|    -|     128|     13|    -|
|Multiplexer      |        -|    -|       -|    745|    -|
|Register         |        -|    -|     381|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       15|   24|    3622|  14064|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|    6|       2|     19|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+----+-----+------+-----+
    |             Instance            |            Module           | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------+-----------------------------+---------+----+-----+------+-----+
    |dcmp_64ns_64ns_1_2_no_dsp_1_U56  |dcmp_64ns_64ns_1_2_no_dsp_1  |        0|   0|    0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U55     |fpext_32ns_64_2_no_dsp_1     |        0|   0|    0|     0|    0|
    |grp_hw_act_layer1_fu_304         |hw_act_layer1                |        0|   0|  551|  2565|    0|
    |grp_hw_act_layer2_fu_309         |hw_act_layer2                |        0|   0|  546|  2563|    0|
    |grp_hw_act_layer3_fu_314         |hw_act_layer3                |        0|   0|  541|  2561|    0|
    |grp_hwmm_layer1_fu_319           |hwmm_layer1                  |        5|   0|  425|  1099|    0|
    |grp_hwmm_layer2_fu_335           |hwmm_layer2                  |        2|   8|  413|  1049|    0|
    |grp_hwmm_layer3_fu_343           |hwmm_layer3                  |        1|   8|  395|  1035|    0|
    |grp_hwmm_layer4_fu_327           |hwmm_layer4                  |        1|   8|  242|  1355|    0|
    +---------------------------------+-----------------------------+---------+----+-----+------+-----+
    |Total                            |                             |        9|  24| 3113| 12227|    0|
    +---------------------------------+-----------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |      Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |fp_input_img_V_U    |fp_input_img_V    |        2|   0|   0|    0|   100|   32|     1|         3200|
    |temp_output2_0_V_U  |temp_output2_0_V  |        2|   0|   0|    0|    32|   32|     1|         1024|
    |temp_output3_0_V_U  |temp_output3_0_V  |        0|  64|   8|    0|    16|   32|     1|          512|
    |temp_output4_0_V_U  |temp_output4_0_V  |        0|  64|   5|    0|    10|   32|     1|          320|
    |temp_output_0_V_U   |temp_output_0_V   |        2|   0|   0|    0|    64|   32|     1|         2048|
    +--------------------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                  |        6| 128|  13|    0|   222|  160|     5|         7104|
    +--------------------+------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln138_fu_648_p2       |         +|   0|  0|   12|           4|           2|
    |add_ln581_fu_451_p2       |         +|   0|  0|   19|          12|           5|
    |add_ln5_fu_354_p2         |         +|   0|  0|   14|           7|           1|
    |ret_V_1_fu_765_p2         |         +|   0|  0|   31|          24|           1|
    |F2_fu_416_p2              |         -|   0|  0|   19|          11|          12|
    |man_V_1_fu_433_p2         |         -|   0|  0|   61|           1|          54|
    |sub_ln581_fu_456_p2       |         -|   0|  0|   19|           4|          12|
    |and_ln581_fu_555_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln582_fu_538_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln585_fu_567_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln603_fu_585_p2       |       and|   0|  0|    2|           1|           1|
    |ashr_ln586_fu_502_p2      |      ashr|   0|  0|  159|          54|          54|
    |icmp_ln138_fu_642_p2      |      icmp|   0|  0|    9|           4|           4|
    |icmp_ln1494_1_fu_704_p2   |      icmp|   0|  0|   20|          32|          32|
    |icmp_ln1494_fu_670_p2     |      icmp|   0|  0|   20|          32|          32|
    |icmp_ln571_fu_410_p2      |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln581_fu_446_p2      |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln582_fu_473_p2      |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln585_fu_561_p2      |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln5_fu_360_p2        |      icmp|   0|  0|   10|           7|           6|
    |icmp_ln603_fu_492_p2      |      icmp|   0|  0|   10|           7|           1|
    |icmp_ln851_fu_759_p2      |      icmp|   0|  0|   11|           8|           1|
    |or_ln138_fu_659_p2        |        or|   0|  0|    4|           4|           1|
    |or_ln571_1_fu_627_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln571_fu_598_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln581_fu_573_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln582_fu_544_p2        |        or|   0|  0|    2|           1|           1|
    |man_V_2_fu_439_p3         |    select|   0|  0|   53|           1|          54|
    |max_idx_V_1_fu_696_p3     |    select|   0|  0|   32|           1|          32|
    |max_idx_V_3_fu_729_p3     |    select|   0|  0|   32|           1|          32|
    |max_val_V_1_fu_676_p3     |    select|   0|  0|   32|           1|          32|
    |max_val_V_3_fu_710_p3     |    select|   0|  0|   32|           1|          32|
    |ret_V_3_fu_779_p3         |    select|   0|  0|   24|           1|          24|
    |select_ln571_1_fu_603_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln571_2_fu_611_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln571_3_fu_619_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln571_4_fu_633_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln571_fu_591_p3    |    select|   0|  0|   32|           1|           1|
    |select_ln588_fu_519_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln850_fu_771_p3    |    select|   0|  0|   24|           1|          24|
    |sh_amt_fu_461_p3          |    select|   0|  0|   12|           1|          12|
    |shl_ln604_fu_527_p2       |       shl|   0|  0|  100|          32|          32|
    |ap_enable_pp0             |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp1             |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1   |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp1_iter1   |       xor|   0|  0|    2|           2|           1|
    |xor_ln571_fu_533_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln581_fu_579_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln582_fu_549_p2       |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0| 1015|         373|         658|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  100|         20|    1|         20|
    |ap_enable_reg_pp0_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3       |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |   14|          3|    1|          3|
    |ap_phi_mux_i_1_phi_fu_272_p4  |    9|          2|    4|          8|
    |fp_input_img_V_address0       |   20|          4|    7|         28|
    |fp_input_img_V_ce0            |   14|          3|    1|          3|
    |fp_input_img_V_ce1            |    9|          2|    1|          2|
    |fp_input_img_V_d0             |   14|          3|   32|         96|
    |grp_fu_880_ce                 |   20|          4|    1|          4|
    |grp_fu_880_opcode             |   14|          3|    5|         15|
    |grp_fu_880_p0                 |   14|          3|   64|        192|
    |grp_fu_880_p1                 |   14|          3|   64|        192|
    |i_1_reg_268                   |    9|          2|    4|          8|
    |i_reg_257                     |    9|          2|    7|         14|
    |max_idx_V_reg_280             |    9|          2|   32|         64|
    |max_val_V_reg_292             |    9|          2|   32|         64|
    |temp_output2_0_V_address0     |   26|          5|    5|         25|
    |temp_output2_0_V_address1     |   14|          3|    5|         15|
    |temp_output2_0_V_ce0          |   26|          5|    1|          5|
    |temp_output2_0_V_ce1          |   14|          3|    1|          3|
    |temp_output2_0_V_d0           |   20|          4|   32|        128|
    |temp_output2_0_V_we0          |   20|          4|    1|          4|
    |temp_output2_0_V_we1          |    9|          2|    1|          2|
    |temp_output3_0_V_address0     |   26|          5|    4|         20|
    |temp_output3_0_V_address1     |   14|          3|    4|         12|
    |temp_output3_0_V_ce0          |   26|          5|    1|          5|
    |temp_output3_0_V_ce1          |   14|          3|    1|          3|
    |temp_output3_0_V_d0           |   20|          4|   32|        128|
    |temp_output3_0_V_we0          |   20|          4|    1|          4|
    |temp_output3_0_V_we1          |    9|          2|    1|          2|
    |temp_output4_0_V_address0     |   20|          4|    4|         16|
    |temp_output4_0_V_ce0          |   14|          3|    1|          3|
    |temp_output4_0_V_d0           |   14|          3|   32|         96|
    |temp_output4_0_V_we0          |   14|          3|    1|          3|
    |temp_output_0_V_address0      |   26|          5|    6|         30|
    |temp_output_0_V_address1      |   14|          3|    6|         18|
    |temp_output_0_V_ce0           |   26|          5|    1|          5|
    |temp_output_0_V_ce1           |   14|          3|    1|          3|
    |temp_output_0_V_d0            |   20|          4|   32|        128|
    |temp_output_0_V_we0           |   20|          4|    1|          4|
    |temp_output_0_V_we1           |    9|          2|    1|          2|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  745|        153|  434|       1381|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |F2_reg_838                             |  12|   0|   12|          0|
    |add_ln138_reg_850                      |   4|   0|    4|          0|
    |ap_CS_fsm                              |  19|   0|   19|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                |   1|   0|    1|          0|
    |grp_hw_act_layer1_fu_304_ap_start_reg  |   1|   0|    1|          0|
    |grp_hw_act_layer2_fu_309_ap_start_reg  |   1|   0|    1|          0|
    |grp_hw_act_layer3_fu_314_ap_start_reg  |   1|   0|    1|          0|
    |grp_hwmm_layer1_fu_319_ap_start_reg    |   1|   0|    1|          0|
    |grp_hwmm_layer2_fu_335_ap_start_reg    |   1|   0|    1|          0|
    |grp_hwmm_layer3_fu_343_ap_start_reg    |   1|   0|    1|          0|
    |grp_hwmm_layer4_fu_327_ap_start_reg    |   1|   0|    1|          0|
    |i_1_reg_268                            |   4|   0|    4|          0|
    |i_cast_reg_800                         |   7|   0|   64|         57|
    |i_reg_257                              |   7|   0|    7|          0|
    |icmp_ln138_reg_846                     |   1|   0|    1|          0|
    |icmp_ln571_reg_830                     |   1|   0|    1|          0|
    |icmp_ln5_reg_796                       |   1|   0|    1|          0|
    |input_img_load_reg_810                 |  32|   0|   32|          0|
    |input_img_load_reg_810_pp0_iter2_reg   |  32|   0|   32|          0|
    |max_idx_V_reg_280                      |  32|   0|   32|          0|
    |max_val_V_reg_292                      |  32|   0|   32|          0|
    |or_ln138_reg_860                       |   3|   0|    4|          1|
    |p_Result_1_reg_820                     |   1|   0|    1|          0|
    |trunc_ln565_reg_825                    |  52|   0|   52|          0|
    |i_cast_reg_800                         |  64|  32|   64|         57|
    |icmp_ln5_reg_796                       |  64|  32|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 381|  64|  376|        115|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  nn_inference|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  nn_inference|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  nn_inference|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  nn_inference|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  nn_inference|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  nn_inference|  return value|
|ap_return           |  out|   32|  ap_ctrl_hs|  nn_inference|  return value|
|input_img_address0  |  out|    7|   ap_memory|     input_img|         array|
|input_img_ce0       |  out|    1|   ap_memory|     input_img|         array|
|input_img_q0        |   in|   32|   ap_memory|     input_img|         array|
+--------------------+-----+-----+------------+--------------+--------------+

