INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProj/RISC-V-CPU/RISC-V-CPU.srcs/sources_1/new/RF_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF_tb
