<stg><name>kernel2_2mm</name>


<trans_list>

<trans id="172" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="2" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="20" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="22" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="29" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="40" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %ni) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nj) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nk) nounwind, !map !17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nl) nounwind, !map !21

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(double %alpha) nounwind, !map !25

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(double %beta) nounwind, !map !29

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([1024 x double]* %tmp) nounwind, !map !33

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap([1024 x double]* %A) nounwind, !map !39

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap([1024 x double]* %B) nounwind, !map !43

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap([1024 x double]* %C) nounwind, !map !47

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap([1024 x double]* %D) nounwind, !map !51

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @kernel2_2mm_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %beta_read = call double @_ssdm_op_Read.ap_auto.double(double %beta) nounwind

]]></Node>
<StgValue><ssdm name="beta_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %alpha_read = call double @_ssdm_op_Read.ap_auto.double(double %alpha) nounwind

]]></Node>
<StgValue><ssdm name="alpha_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.loopexit:0  %i_0 = phi i6 [ 0, %0 ], [ %i, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:1  %icmp_ln38 = icmp eq i6 %i_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:3  %i = add i6 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln38, label %.preheader1.preheader, label %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader2.preheader:0  %tmp_7 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %i_0, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="11">
<![CDATA[
.preheader2.preheader:1  %zext_ln39 = zext i11 %tmp_7 to i12

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:2  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader2:0  %j_0 = phi i6 [ 0, %.preheader2.preheader ], [ %j, %.preheader2.loopexit ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader2:1  %icmp_ln39 = icmp eq i6 %j_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader2:3  %j = add i6 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4  br i1 %icmp_ln39, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="6">
<![CDATA[
:0  %zext_ln41 = zext i6 %j_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln41 = add i12 %zext_ln39, %zext_ln41

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="12">
<![CDATA[
:2  %zext_ln41_1 = zext i12 %add_ln41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %tmp_addr = getelementptr [1024 x double]* %tmp, i64 0, i64 %zext_ln41_1

]]></Node>
<StgValue><ssdm name="tmp_addr"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %2

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0  %storemerge = phi double [ 0.000000e+00, %1 ], [ %tmp_4, %3 ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:1  %k_0 = phi i6 [ 0, %1 ], [ %k, %3 ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
:2  store double %storemerge, double* %tmp_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %icmp_ln42 = icmp eq i6 %k_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %k = add i6 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln42, label %.preheader2.loopexit, label %3

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="6">
<![CDATA[
:0  %zext_ln45 = zext i6 %k_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln45 = add i12 %zext_ln45, %zext_ln39

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="12">
<![CDATA[
:2  %zext_ln45_1 = zext i12 %add_ln45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln45_1"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %A_addr = getelementptr [1024 x double]* %A, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
:4  %tmp_9 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %k_0, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="11">
<![CDATA[
:5  %zext_ln45_2 = zext i11 %tmp_9 to i12

]]></Node>
<StgValue><ssdm name="zext_ln45_2"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6  %add_ln45_1 = add i12 %zext_ln41, %zext_ln45_2

]]></Node>
<StgValue><ssdm name="add_ln45_1"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="10">
<![CDATA[
:9  %A_load = load double* %A_addr, align 8

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.loopexit:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="92" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="10">
<![CDATA[
:9  %A_load = load double* %A_addr, align 8

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="93" st_id="6" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_2 = fmul double %A_load, %alpha_read

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="94" st_id="7" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_2 = fmul double %A_load, %alpha_read

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="95" st_id="8" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_2 = fmul double %A_load, %alpha_read

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="12">
<![CDATA[
:7  %zext_ln45_3 = zext i12 %add_ln45_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln45_3"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %B_addr = getelementptr [1024 x double]* %B, i64 0, i64 %zext_ln45_3

]]></Node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_2 = fmul double %A_load, %alpha_read

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="10">
<![CDATA[
:11  %B_load = load double* %B_addr, align 8

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="100" st_id="10" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_2 = fmul double %A_load, %alpha_read

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="10">
<![CDATA[
:11  %B_load = load double* %B_addr, align 8

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="102" st_id="11" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_3 = fmul double %tmp_2, %B_load

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="103" st_id="12" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_3 = fmul double %tmp_2, %B_load

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="104" st_id="13" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_3 = fmul double %tmp_2, %B_load

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="105" st_id="14" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_3 = fmul double %tmp_2, %B_load

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="106" st_id="15" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_3 = fmul double %tmp_2, %B_load

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="107" st_id="16" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_4 = fadd double %storemerge, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="108" st_id="17" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_4 = fadd double %storemerge, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="109" st_id="18" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_4 = fadd double %storemerge, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="110" st_id="19" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_4 = fadd double %storemerge, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="111" st_id="20" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_4 = fadd double %storemerge, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="112" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %2

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="113" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader1:0  %i_1 = phi i6 [ %i_2, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="114" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1:1  %icmp_ln47 = icmp eq i6 %i_1, -32

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="115" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="116" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1:3  %i_2 = add i6 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="117" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln47, label %7, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="118" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader.preheader:0  %tmp_8 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %i_1, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="119" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="11">
<![CDATA[
.preheader.preheader:1  %zext_ln48 = zext i11 %tmp_8 to i12

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="120" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="121" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln57"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="122" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:0  %j_1 = phi i6 [ 0, %.preheader.preheader ], [ %j_2, %.preheader.loopexit ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="123" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:1  %icmp_ln48 = icmp eq i6 %j_1, -32

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="124" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="125" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3  %j_2 = add i6 %j_1, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="126" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln48, label %.preheader1.loopexit, label %4

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="127" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="6">
<![CDATA[
:0  %zext_ln50 = zext i6 %j_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="128" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln50 = add i12 %zext_ln48, %zext_ln50

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="129" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="12">
<![CDATA[
:2  %zext_ln50_1 = zext i12 %add_ln50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln50_1"/></StgValue>
</operation>

<operation id="130" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %D_addr = getelementptr [1024 x double]* %D, i64 0, i64 %zext_ln50_1

]]></Node>
<StgValue><ssdm name="D_addr"/></StgValue>
</operation>

<operation id="131" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="10">
<![CDATA[
:4  %D_load = load double* %D_addr, align 8

]]></Node>
<StgValue><ssdm name="D_load"/></StgValue>
</operation>

<operation id="132" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="133" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="10">
<![CDATA[
:4  %D_load = load double* %D_addr, align 8

]]></Node>
<StgValue><ssdm name="D_load"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="134" st_id="24" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_1 = fmul double %D_load, %beta_read

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="135" st_id="25" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_1 = fmul double %D_load, %beta_read

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="136" st_id="26" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_1 = fmul double %D_load, %beta_read

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="137" st_id="27" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_1 = fmul double %D_load, %beta_read

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="138" st_id="28" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_1 = fmul double %D_load, %beta_read

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="139" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %5

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="140" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0  %storemerge1 = phi double [ %tmp_1, %4 ], [ %tmp_6, %6 ]

]]></Node>
<StgValue><ssdm name="storemerge1"/></StgValue>
</operation>

<operation id="141" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:1  %k_1 = phi i6 [ 0, %4 ], [ %k_2, %6 ]

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="142" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
:2  store double %storemerge1, double* %D_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="143" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %icmp_ln51 = icmp eq i6 %k_1, -32

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="144" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="145" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %k_2 = add i6 %k_1, 1

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="146" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln51, label %.preheader.loopexit, label %6

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="147" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="6">
<![CDATA[
:0  %zext_ln54 = zext i6 %k_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="148" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln54 = add i12 %zext_ln54, %zext_ln48

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="149" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="12">
<![CDATA[
:2  %zext_ln54_1 = zext i12 %add_ln54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln54_1"/></StgValue>
</operation>

<operation id="150" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %tmp_addr_1 = getelementptr [1024 x double]* %tmp, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="tmp_addr_1"/></StgValue>
</operation>

<operation id="151" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
:4  %tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %k_1, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="152" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="11">
<![CDATA[
:5  %zext_ln54_2 = zext i11 %tmp_s to i12

]]></Node>
<StgValue><ssdm name="zext_ln54_2"/></StgValue>
</operation>

<operation id="153" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6  %add_ln54_1 = add i12 %zext_ln50, %zext_ln54_2

]]></Node>
<StgValue><ssdm name="add_ln54_1"/></StgValue>
</operation>

<operation id="154" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="12">
<![CDATA[
:7  %zext_ln54_3 = zext i12 %add_ln54_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln54_3"/></StgValue>
</operation>

<operation id="155" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %C_addr = getelementptr [1024 x double]* %C, i64 0, i64 %zext_ln54_3

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="156" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="10">
<![CDATA[
:9  %empty_7 = load double* %tmp_addr_1, align 8

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="157" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="10">
<![CDATA[
:10  %C_load = load double* %C_addr, align 8

]]></Node>
<StgValue><ssdm name="C_load"/></StgValue>
</operation>

<operation id="158" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
.preheader.loopexit:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="159" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="10">
<![CDATA[
:9  %empty_7 = load double* %tmp_addr_1, align 8

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="160" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="10">
<![CDATA[
:10  %C_load = load double* %C_addr, align 8

]]></Node>
<StgValue><ssdm name="C_load"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="161" st_id="31" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_5 = fmul double %empty_7, %C_load

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="162" st_id="32" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_5 = fmul double %empty_7, %C_load

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="163" st_id="33" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_5 = fmul double %empty_7, %C_load

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="164" st_id="34" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_5 = fmul double %empty_7, %C_load

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="165" st_id="35" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %tmp_5 = fmul double %empty_7, %C_load

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="166" st_id="36" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_6 = fadd double %storemerge1, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="167" st_id="37" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_6 = fadd double %storemerge1, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="168" st_id="38" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_6 = fadd double %storemerge1, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="169" st_id="39" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_6 = fadd double %storemerge1, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="170" st_id="40" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_6 = fadd double %storemerge1, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="171" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %5

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="220" name="ni" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="ni"/></StgValue>
</port>
<port id="221" name="nj" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nj"/></StgValue>
</port>
<port id="222" name="nk" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nk"/></StgValue>
</port>
<port id="223" name="nl" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nl"/></StgValue>
</port>
<port id="224" name="alpha" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="alpha"/></StgValue>
</port>
<port id="225" name="beta" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="beta"/></StgValue>
</port>
<port id="226" name="tmp" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="tmp"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="227" name="A" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="228" name="B" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="229" name="C" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="C"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="230" name="D" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="D"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="232" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="231" toId="41">
</dataflow>
<dataflow id="233" from="ni" to="specbitsmap_ln0" fromId="220" toId="41">
</dataflow>
<dataflow id="234" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="231" toId="42">
</dataflow>
<dataflow id="235" from="nj" to="specbitsmap_ln0" fromId="221" toId="42">
</dataflow>
<dataflow id="236" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="231" toId="43">
</dataflow>
<dataflow id="237" from="nk" to="specbitsmap_ln0" fromId="222" toId="43">
</dataflow>
<dataflow id="238" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="231" toId="44">
</dataflow>
<dataflow id="239" from="nl" to="specbitsmap_ln0" fromId="223" toId="44">
</dataflow>
<dataflow id="240" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="231" toId="45">
</dataflow>
<dataflow id="241" from="alpha" to="specbitsmap_ln0" fromId="224" toId="45">
</dataflow>
<dataflow id="242" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="231" toId="46">
</dataflow>
<dataflow id="243" from="beta" to="specbitsmap_ln0" fromId="225" toId="46">
</dataflow>
<dataflow id="244" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="231" toId="47">
</dataflow>
<dataflow id="245" from="tmp" to="specbitsmap_ln0" fromId="226" toId="47">
</dataflow>
<dataflow id="246" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="231" toId="48">
</dataflow>
<dataflow id="247" from="A" to="specbitsmap_ln0" fromId="227" toId="48">
</dataflow>
<dataflow id="248" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="231" toId="49">
</dataflow>
<dataflow id="249" from="B" to="specbitsmap_ln0" fromId="228" toId="49">
</dataflow>
<dataflow id="250" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="231" toId="50">
</dataflow>
<dataflow id="251" from="C" to="specbitsmap_ln0" fromId="229" toId="50">
</dataflow>
<dataflow id="252" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="231" toId="51">
</dataflow>
<dataflow id="253" from="D" to="specbitsmap_ln0" fromId="230" toId="51">
</dataflow>
<dataflow id="255" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="254" toId="52">
</dataflow>
<dataflow id="257" from="kernel2_2mm_str" to="spectopmodule_ln0" fromId="256" toId="52">
</dataflow>
<dataflow id="259" from="_ssdm_op_Read.ap_auto.double" to="beta_read" fromId="258" toId="53">
</dataflow>
<dataflow id="260" from="beta" to="beta_read" fromId="225" toId="53">
</dataflow>
<dataflow id="261" from="_ssdm_op_Read.ap_auto.double" to="alpha_read" fromId="258" toId="54">
</dataflow>
<dataflow id="262" from="alpha" to="alpha_read" fromId="224" toId="54">
</dataflow>
<dataflow id="264" from="StgValue_263" to="i_0" fromId="263" toId="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="265" from="br_ln38" to="i_0" fromId="55" toId="56">
</dataflow>
<dataflow id="266" from="i" to="i_0" fromId="59" toId="56">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="267" from="br_ln0" to="i_0" fromId="75" toId="56">
<BackEdge/>
</dataflow>
<dataflow id="268" from="i_0" to="icmp_ln38" fromId="56" toId="57">
</dataflow>
<dataflow id="270" from="StgValue_269" to="icmp_ln38" fromId="269" toId="57">
</dataflow>
<dataflow id="272" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="271" toId="58">
</dataflow>
<dataflow id="274" from="StgValue_273" to="empty" fromId="273" toId="58">
</dataflow>
<dataflow id="275" from="StgValue_273" to="empty" fromId="273" toId="58">
</dataflow>
<dataflow id="276" from="StgValue_273" to="empty" fromId="273" toId="58">
</dataflow>
<dataflow id="277" from="i_0" to="i" fromId="56" toId="59">
</dataflow>
<dataflow id="279" from="StgValue_278" to="i" fromId="278" toId="59">
</dataflow>
<dataflow id="280" from="icmp_ln38" to="br_ln38" fromId="57" toId="60">
</dataflow>
<dataflow id="282" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="tmp_7" fromId="281" toId="61">
</dataflow>
<dataflow id="283" from="i_0" to="tmp_7" fromId="56" toId="61">
</dataflow>
<dataflow id="285" from="StgValue_284" to="tmp_7" fromId="284" toId="61">
</dataflow>
<dataflow id="286" from="tmp_7" to="zext_ln39" fromId="61" toId="62">
</dataflow>
<dataflow id="287" from="StgValue_263" to="j_0" fromId="263" toId="65">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="288" from="br_ln39" to="j_0" fromId="63" toId="65">
</dataflow>
<dataflow id="289" from="j" to="j_0" fromId="68" toId="65">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="290" from="br_ln0" to="j_0" fromId="91" toId="65">
<BackEdge/>
</dataflow>
<dataflow id="291" from="j_0" to="icmp_ln39" fromId="65" toId="66">
</dataflow>
<dataflow id="292" from="StgValue_269" to="icmp_ln39" fromId="269" toId="66">
</dataflow>
<dataflow id="293" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="271" toId="67">
</dataflow>
<dataflow id="294" from="StgValue_273" to="empty_2" fromId="273" toId="67">
</dataflow>
<dataflow id="295" from="StgValue_273" to="empty_2" fromId="273" toId="67">
</dataflow>
<dataflow id="296" from="StgValue_273" to="empty_2" fromId="273" toId="67">
</dataflow>
<dataflow id="297" from="j_0" to="j" fromId="65" toId="68">
</dataflow>
<dataflow id="298" from="StgValue_278" to="j" fromId="278" toId="68">
</dataflow>
<dataflow id="299" from="icmp_ln39" to="br_ln39" fromId="66" toId="69">
</dataflow>
<dataflow id="300" from="j_0" to="zext_ln41" fromId="65" toId="70">
</dataflow>
<dataflow id="301" from="zext_ln39" to="add_ln41" fromId="62" toId="71">
</dataflow>
<dataflow id="302" from="zext_ln41" to="add_ln41" fromId="70" toId="71">
</dataflow>
<dataflow id="303" from="add_ln41" to="zext_ln41_1" fromId="71" toId="72">
</dataflow>
<dataflow id="304" from="tmp" to="tmp_addr" fromId="226" toId="73">
</dataflow>
<dataflow id="306" from="StgValue_305" to="tmp_addr" fromId="305" toId="73">
</dataflow>
<dataflow id="307" from="zext_ln41_1" to="tmp_addr" fromId="72" toId="73">
</dataflow>
<dataflow id="309" from="StgValue_308" to="storemerge" fromId="308" toId="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="310" from="br_ln42" to="storemerge" fromId="74" toId="76">
</dataflow>
<dataflow id="311" from="tmp_4" to="storemerge" fromId="111" toId="76">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="312" from="br_ln42" to="storemerge" fromId="112" toId="76">
<BackEdge/>
</dataflow>
<dataflow id="313" from="StgValue_263" to="k_0" fromId="263" toId="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="314" from="br_ln42" to="k_0" fromId="74" toId="77">
</dataflow>
<dataflow id="315" from="k" to="k_0" fromId="81" toId="77">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="316" from="br_ln42" to="k_0" fromId="112" toId="77">
<BackEdge/>
</dataflow>
<dataflow id="317" from="storemerge" to="store_ln45" fromId="76" toId="78">
</dataflow>
<dataflow id="318" from="tmp_addr" to="store_ln45" fromId="73" toId="78">
</dataflow>
<dataflow id="319" from="k_0" to="icmp_ln42" fromId="77" toId="79">
</dataflow>
<dataflow id="320" from="StgValue_269" to="icmp_ln42" fromId="269" toId="79">
</dataflow>
<dataflow id="321" from="_ssdm_op_SpecLoopTripCount" to="empty_3" fromId="271" toId="80">
</dataflow>
<dataflow id="322" from="StgValue_273" to="empty_3" fromId="273" toId="80">
</dataflow>
<dataflow id="323" from="StgValue_273" to="empty_3" fromId="273" toId="80">
</dataflow>
<dataflow id="324" from="StgValue_273" to="empty_3" fromId="273" toId="80">
</dataflow>
<dataflow id="325" from="k_0" to="k" fromId="77" toId="81">
</dataflow>
<dataflow id="326" from="StgValue_278" to="k" fromId="278" toId="81">
</dataflow>
<dataflow id="327" from="icmp_ln42" to="br_ln42" fromId="79" toId="82">
</dataflow>
<dataflow id="328" from="k_0" to="zext_ln45" fromId="77" toId="83">
</dataflow>
<dataflow id="329" from="zext_ln45" to="add_ln45" fromId="83" toId="84">
</dataflow>
<dataflow id="330" from="zext_ln39" to="add_ln45" fromId="62" toId="84">
</dataflow>
<dataflow id="331" from="add_ln45" to="zext_ln45_1" fromId="84" toId="85">
</dataflow>
<dataflow id="332" from="A" to="A_addr" fromId="227" toId="86">
</dataflow>
<dataflow id="333" from="StgValue_305" to="A_addr" fromId="305" toId="86">
</dataflow>
<dataflow id="334" from="zext_ln45_1" to="A_addr" fromId="85" toId="86">
</dataflow>
<dataflow id="335" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="tmp_9" fromId="281" toId="87">
</dataflow>
<dataflow id="336" from="k_0" to="tmp_9" fromId="77" toId="87">
</dataflow>
<dataflow id="337" from="StgValue_284" to="tmp_9" fromId="284" toId="87">
</dataflow>
<dataflow id="338" from="tmp_9" to="zext_ln45_2" fromId="87" toId="88">
</dataflow>
<dataflow id="339" from="zext_ln41" to="add_ln45_1" fromId="70" toId="89">
</dataflow>
<dataflow id="340" from="zext_ln45_2" to="add_ln45_1" fromId="88" toId="89">
</dataflow>
<dataflow id="341" from="A_addr" to="A_load" fromId="86" toId="90">
</dataflow>
<dataflow id="342" from="A_addr" to="A_load" fromId="86" toId="92">
</dataflow>
<dataflow id="343" from="A_load" to="tmp_2" fromId="92" toId="93">
</dataflow>
<dataflow id="344" from="alpha_read" to="tmp_2" fromId="54" toId="93">
</dataflow>
<dataflow id="345" from="A_load" to="tmp_2" fromId="92" toId="94">
</dataflow>
<dataflow id="346" from="alpha_read" to="tmp_2" fromId="54" toId="94">
</dataflow>
<dataflow id="347" from="A_load" to="tmp_2" fromId="92" toId="95">
</dataflow>
<dataflow id="348" from="alpha_read" to="tmp_2" fromId="54" toId="95">
</dataflow>
<dataflow id="349" from="add_ln45_1" to="zext_ln45_3" fromId="89" toId="96">
</dataflow>
<dataflow id="350" from="B" to="B_addr" fromId="228" toId="97">
</dataflow>
<dataflow id="351" from="StgValue_305" to="B_addr" fromId="305" toId="97">
</dataflow>
<dataflow id="352" from="zext_ln45_3" to="B_addr" fromId="96" toId="97">
</dataflow>
<dataflow id="353" from="A_load" to="tmp_2" fromId="92" toId="98">
</dataflow>
<dataflow id="354" from="alpha_read" to="tmp_2" fromId="54" toId="98">
</dataflow>
<dataflow id="355" from="B_addr" to="B_load" fromId="97" toId="99">
</dataflow>
<dataflow id="356" from="A_load" to="tmp_2" fromId="92" toId="100">
</dataflow>
<dataflow id="357" from="alpha_read" to="tmp_2" fromId="54" toId="100">
</dataflow>
<dataflow id="358" from="B_addr" to="B_load" fromId="97" toId="101">
</dataflow>
<dataflow id="359" from="tmp_2" to="tmp_3" fromId="100" toId="102">
</dataflow>
<dataflow id="360" from="B_load" to="tmp_3" fromId="101" toId="102">
</dataflow>
<dataflow id="361" from="tmp_2" to="tmp_3" fromId="100" toId="103">
</dataflow>
<dataflow id="362" from="B_load" to="tmp_3" fromId="101" toId="103">
</dataflow>
<dataflow id="363" from="tmp_2" to="tmp_3" fromId="100" toId="104">
</dataflow>
<dataflow id="364" from="B_load" to="tmp_3" fromId="101" toId="104">
</dataflow>
<dataflow id="365" from="tmp_2" to="tmp_3" fromId="100" toId="105">
</dataflow>
<dataflow id="366" from="B_load" to="tmp_3" fromId="101" toId="105">
</dataflow>
<dataflow id="367" from="tmp_2" to="tmp_3" fromId="100" toId="106">
</dataflow>
<dataflow id="368" from="B_load" to="tmp_3" fromId="101" toId="106">
</dataflow>
<dataflow id="369" from="storemerge" to="tmp_4" fromId="76" toId="107">
</dataflow>
<dataflow id="370" from="tmp_3" to="tmp_4" fromId="106" toId="107">
</dataflow>
<dataflow id="371" from="storemerge" to="tmp_4" fromId="76" toId="108">
</dataflow>
<dataflow id="372" from="tmp_3" to="tmp_4" fromId="106" toId="108">
</dataflow>
<dataflow id="373" from="storemerge" to="tmp_4" fromId="76" toId="109">
</dataflow>
<dataflow id="374" from="tmp_3" to="tmp_4" fromId="106" toId="109">
</dataflow>
<dataflow id="375" from="storemerge" to="tmp_4" fromId="76" toId="110">
</dataflow>
<dataflow id="376" from="tmp_3" to="tmp_4" fromId="106" toId="110">
</dataflow>
<dataflow id="377" from="storemerge" to="tmp_4" fromId="76" toId="111">
</dataflow>
<dataflow id="378" from="tmp_3" to="tmp_4" fromId="106" toId="111">
</dataflow>
<dataflow id="379" from="i_2" to="i_1" fromId="116" toId="113">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="380" from="br_ln0" to="i_1" fromId="132" toId="113">
<BackEdge/>
</dataflow>
<dataflow id="381" from="StgValue_263" to="i_1" fromId="263" toId="113">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="382" from="br_ln47" to="i_1" fromId="64" toId="113">
</dataflow>
<dataflow id="383" from="i_1" to="icmp_ln47" fromId="113" toId="114">
</dataflow>
<dataflow id="384" from="StgValue_269" to="icmp_ln47" fromId="269" toId="114">
</dataflow>
<dataflow id="385" from="_ssdm_op_SpecLoopTripCount" to="empty_4" fromId="271" toId="115">
</dataflow>
<dataflow id="386" from="StgValue_273" to="empty_4" fromId="273" toId="115">
</dataflow>
<dataflow id="387" from="StgValue_273" to="empty_4" fromId="273" toId="115">
</dataflow>
<dataflow id="388" from="StgValue_273" to="empty_4" fromId="273" toId="115">
</dataflow>
<dataflow id="389" from="i_1" to="i_2" fromId="113" toId="116">
</dataflow>
<dataflow id="390" from="StgValue_278" to="i_2" fromId="278" toId="116">
</dataflow>
<dataflow id="391" from="icmp_ln47" to="br_ln47" fromId="114" toId="117">
</dataflow>
<dataflow id="392" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="tmp_8" fromId="281" toId="118">
</dataflow>
<dataflow id="393" from="i_1" to="tmp_8" fromId="113" toId="118">
</dataflow>
<dataflow id="394" from="StgValue_284" to="tmp_8" fromId="284" toId="118">
</dataflow>
<dataflow id="395" from="tmp_8" to="zext_ln48" fromId="118" toId="119">
</dataflow>
<dataflow id="396" from="StgValue_263" to="j_1" fromId="263" toId="122">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="397" from="br_ln48" to="j_1" fromId="120" toId="122">
</dataflow>
<dataflow id="398" from="j_2" to="j_1" fromId="125" toId="122">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="399" from="br_ln0" to="j_1" fromId="158" toId="122">
<BackEdge/>
</dataflow>
<dataflow id="400" from="j_1" to="icmp_ln48" fromId="122" toId="123">
</dataflow>
<dataflow id="401" from="StgValue_269" to="icmp_ln48" fromId="269" toId="123">
</dataflow>
<dataflow id="402" from="_ssdm_op_SpecLoopTripCount" to="empty_5" fromId="271" toId="124">
</dataflow>
<dataflow id="403" from="StgValue_273" to="empty_5" fromId="273" toId="124">
</dataflow>
<dataflow id="404" from="StgValue_273" to="empty_5" fromId="273" toId="124">
</dataflow>
<dataflow id="405" from="StgValue_273" to="empty_5" fromId="273" toId="124">
</dataflow>
<dataflow id="406" from="j_1" to="j_2" fromId="122" toId="125">
</dataflow>
<dataflow id="407" from="StgValue_278" to="j_2" fromId="278" toId="125">
</dataflow>
<dataflow id="408" from="icmp_ln48" to="br_ln48" fromId="123" toId="126">
</dataflow>
<dataflow id="409" from="j_1" to="zext_ln50" fromId="122" toId="127">
</dataflow>
<dataflow id="410" from="zext_ln48" to="add_ln50" fromId="119" toId="128">
</dataflow>
<dataflow id="411" from="zext_ln50" to="add_ln50" fromId="127" toId="128">
</dataflow>
<dataflow id="412" from="add_ln50" to="zext_ln50_1" fromId="128" toId="129">
</dataflow>
<dataflow id="413" from="D" to="D_addr" fromId="230" toId="130">
</dataflow>
<dataflow id="414" from="StgValue_305" to="D_addr" fromId="305" toId="130">
</dataflow>
<dataflow id="415" from="zext_ln50_1" to="D_addr" fromId="129" toId="130">
</dataflow>
<dataflow id="416" from="D_addr" to="D_load" fromId="130" toId="131">
</dataflow>
<dataflow id="417" from="D_addr" to="D_load" fromId="130" toId="133">
</dataflow>
<dataflow id="418" from="D_load" to="tmp_1" fromId="133" toId="134">
</dataflow>
<dataflow id="419" from="beta_read" to="tmp_1" fromId="53" toId="134">
</dataflow>
<dataflow id="420" from="D_load" to="tmp_1" fromId="133" toId="135">
</dataflow>
<dataflow id="421" from="beta_read" to="tmp_1" fromId="53" toId="135">
</dataflow>
<dataflow id="422" from="D_load" to="tmp_1" fromId="133" toId="136">
</dataflow>
<dataflow id="423" from="beta_read" to="tmp_1" fromId="53" toId="136">
</dataflow>
<dataflow id="424" from="D_load" to="tmp_1" fromId="133" toId="137">
</dataflow>
<dataflow id="425" from="beta_read" to="tmp_1" fromId="53" toId="137">
</dataflow>
<dataflow id="426" from="D_load" to="tmp_1" fromId="133" toId="138">
</dataflow>
<dataflow id="427" from="beta_read" to="tmp_1" fromId="53" toId="138">
</dataflow>
<dataflow id="428" from="tmp_1" to="storemerge1" fromId="138" toId="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="429" from="br_ln51" to="storemerge1" fromId="139" toId="140">
</dataflow>
<dataflow id="430" from="tmp_6" to="storemerge1" fromId="170" toId="140">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="431" from="br_ln51" to="storemerge1" fromId="171" toId="140">
<BackEdge/>
</dataflow>
<dataflow id="432" from="StgValue_263" to="k_1" fromId="263" toId="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="433" from="br_ln51" to="k_1" fromId="139" toId="141">
</dataflow>
<dataflow id="434" from="k_2" to="k_1" fromId="145" toId="141">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="435" from="br_ln51" to="k_1" fromId="171" toId="141">
<BackEdge/>
</dataflow>
<dataflow id="436" from="storemerge1" to="store_ln54" fromId="140" toId="142">
</dataflow>
<dataflow id="437" from="D_addr" to="store_ln54" fromId="130" toId="142">
</dataflow>
<dataflow id="438" from="k_1" to="icmp_ln51" fromId="141" toId="143">
</dataflow>
<dataflow id="439" from="StgValue_269" to="icmp_ln51" fromId="269" toId="143">
</dataflow>
<dataflow id="440" from="_ssdm_op_SpecLoopTripCount" to="empty_6" fromId="271" toId="144">
</dataflow>
<dataflow id="441" from="StgValue_273" to="empty_6" fromId="273" toId="144">
</dataflow>
<dataflow id="442" from="StgValue_273" to="empty_6" fromId="273" toId="144">
</dataflow>
<dataflow id="443" from="StgValue_273" to="empty_6" fromId="273" toId="144">
</dataflow>
<dataflow id="444" from="k_1" to="k_2" fromId="141" toId="145">
</dataflow>
<dataflow id="445" from="StgValue_278" to="k_2" fromId="278" toId="145">
</dataflow>
<dataflow id="446" from="icmp_ln51" to="br_ln51" fromId="143" toId="146">
</dataflow>
<dataflow id="447" from="k_1" to="zext_ln54" fromId="141" toId="147">
</dataflow>
<dataflow id="448" from="zext_ln54" to="add_ln54" fromId="147" toId="148">
</dataflow>
<dataflow id="449" from="zext_ln48" to="add_ln54" fromId="119" toId="148">
</dataflow>
<dataflow id="450" from="add_ln54" to="zext_ln54_1" fromId="148" toId="149">
</dataflow>
<dataflow id="451" from="tmp" to="tmp_addr_1" fromId="226" toId="150">
</dataflow>
<dataflow id="452" from="StgValue_305" to="tmp_addr_1" fromId="305" toId="150">
</dataflow>
<dataflow id="453" from="zext_ln54_1" to="tmp_addr_1" fromId="149" toId="150">
</dataflow>
<dataflow id="454" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="tmp_s" fromId="281" toId="151">
</dataflow>
<dataflow id="455" from="k_1" to="tmp_s" fromId="141" toId="151">
</dataflow>
<dataflow id="456" from="StgValue_284" to="tmp_s" fromId="284" toId="151">
</dataflow>
<dataflow id="457" from="tmp_s" to="zext_ln54_2" fromId="151" toId="152">
</dataflow>
<dataflow id="458" from="zext_ln50" to="add_ln54_1" fromId="127" toId="153">
</dataflow>
<dataflow id="459" from="zext_ln54_2" to="add_ln54_1" fromId="152" toId="153">
</dataflow>
<dataflow id="460" from="add_ln54_1" to="zext_ln54_3" fromId="153" toId="154">
</dataflow>
<dataflow id="461" from="C" to="C_addr" fromId="229" toId="155">
</dataflow>
<dataflow id="462" from="StgValue_305" to="C_addr" fromId="305" toId="155">
</dataflow>
<dataflow id="463" from="zext_ln54_3" to="C_addr" fromId="154" toId="155">
</dataflow>
<dataflow id="464" from="tmp_addr_1" to="empty_7" fromId="150" toId="156">
</dataflow>
<dataflow id="465" from="C_addr" to="C_load" fromId="155" toId="157">
</dataflow>
<dataflow id="466" from="tmp_addr_1" to="empty_7" fromId="150" toId="159">
</dataflow>
<dataflow id="467" from="C_addr" to="C_load" fromId="155" toId="160">
</dataflow>
<dataflow id="468" from="empty_7" to="tmp_5" fromId="159" toId="161">
</dataflow>
<dataflow id="469" from="C_load" to="tmp_5" fromId="160" toId="161">
</dataflow>
<dataflow id="470" from="empty_7" to="tmp_5" fromId="159" toId="162">
</dataflow>
<dataflow id="471" from="C_load" to="tmp_5" fromId="160" toId="162">
</dataflow>
<dataflow id="472" from="empty_7" to="tmp_5" fromId="159" toId="163">
</dataflow>
<dataflow id="473" from="C_load" to="tmp_5" fromId="160" toId="163">
</dataflow>
<dataflow id="474" from="empty_7" to="tmp_5" fromId="159" toId="164">
</dataflow>
<dataflow id="475" from="C_load" to="tmp_5" fromId="160" toId="164">
</dataflow>
<dataflow id="476" from="empty_7" to="tmp_5" fromId="159" toId="165">
</dataflow>
<dataflow id="477" from="C_load" to="tmp_5" fromId="160" toId="165">
</dataflow>
<dataflow id="478" from="storemerge1" to="tmp_6" fromId="140" toId="166">
</dataflow>
<dataflow id="479" from="tmp_5" to="tmp_6" fromId="165" toId="166">
</dataflow>
<dataflow id="480" from="storemerge1" to="tmp_6" fromId="140" toId="167">
</dataflow>
<dataflow id="481" from="tmp_5" to="tmp_6" fromId="165" toId="167">
</dataflow>
<dataflow id="482" from="storemerge1" to="tmp_6" fromId="140" toId="168">
</dataflow>
<dataflow id="483" from="tmp_5" to="tmp_6" fromId="165" toId="168">
</dataflow>
<dataflow id="484" from="storemerge1" to="tmp_6" fromId="140" toId="169">
</dataflow>
<dataflow id="485" from="tmp_5" to="tmp_6" fromId="165" toId="169">
</dataflow>
<dataflow id="486" from="storemerge1" to="tmp_6" fromId="140" toId="170">
</dataflow>
<dataflow id="487" from="tmp_5" to="tmp_6" fromId="165" toId="170">
</dataflow>
<dataflow id="488" from="icmp_ln38" to="StgValue_2" fromId="57" toId="2">
</dataflow>
<dataflow id="489" from="icmp_ln39" to="StgValue_3" fromId="66" toId="3">
</dataflow>
<dataflow id="490" from="icmp_ln42" to="StgValue_4" fromId="79" toId="4">
</dataflow>
<dataflow id="491" from="icmp_ln47" to="StgValue_21" fromId="114" toId="21">
</dataflow>
<dataflow id="492" from="icmp_ln48" to="StgValue_22" fromId="123" toId="22">
</dataflow>
<dataflow id="493" from="icmp_ln51" to="StgValue_29" fromId="143" toId="29">
</dataflow>
</dataflows>


</stg>
