// synthesis verilog_input_version verilog_2001
module top_module(
    input a,
    input b,
    input sel_b1,
    input sel_b2,
    output wire out_assign,
    output reg out_always   ); 
    
    //不能只用一个sel_b1作为判断条件，这样会导致在两个信号同时处于触发沿时出现错误判读
    always@(*) begin
        if (sel_b1&sel_b2) begin
            out_always = b;
        end
            else begin
                out_always = a;
            end
    end
    
    assign out_assign = (sel_b1&sel_b2)?b:a;
    
endmodule
