Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Mar 15 17:17:34 2024
| Host         : DESKTOP-BRUHM76 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
DPIR-1     Warning           Asynchronous driver check                           23          
HPDR-1     Warning           Port pin direction inconsistency                    16          
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-10  Warning           Missing property on synchronizer                    1           
TIMING-16  Warning           Large setup violation                               77          
TIMING-18  Warning           Missing input or output delay                       30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -16.738     -363.464                    177                10021        0.017        0.000                      0                10007        1.845        0.000                       0                  5546  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
adc_clk                              {0.000 4.000}        8.000           125.000         
clk_fpga_0                           {0.000 4.000}        8.000           125.000         
rx_clk                               {0.000 2.000}        4.000           250.000         
system_i/DAC/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0        {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                  -16.738     -363.464                    177                 1790        0.086        0.000                      0                 1776        3.020        0.000                       0                   986  
clk_fpga_0                                 0.797        0.000                      0                 8231        0.017        0.000                      0                 8231        3.020        0.000                       0                  4552  
system_i/DAC/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                          1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                          5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0    adc_clk       
(none)                      clk_fpga_0    
(none)        adc_clk       clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       adc_clk                                                   
(none)                       clk_out1_system_clk_wiz_0_0                               
(none)                       clkfbout_system_clk_wiz_0_0                               
(none)                       rx_clk                                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :          177  Failing Endpoints,  Worst Slack      -16.738ns,  Total Violation     -363.464ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -16.738ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/lock_in/multiplicador/ref/M_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        24.753ns  (logic 15.757ns (63.656%)  route 8.996ns (36.344%))
  Logic Levels:           59  (CARRY4=48 LUT2=11)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.815ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.654     4.815    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X35Y25         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/M_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.456     5.271 r  system_i/lock_in/inst/lock_in/multiplicador/ref/M_reg[0]_replica/Q
                         net (fo=4, routed)           0.436     5.707    system_i/lock_in/inst/lock_in/multiplicador/ref/M[0]_repN
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.344 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.344    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_12_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.461 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.461    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_3_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.578 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.578    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_2_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.832 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_1/CO[0]
                         net (fo=16, routed)          0.919     7.751    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_1_n_3
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.367     8.118 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[10]_i_18/O
                         net (fo=1, routed)           0.000     8.118    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[10]_i_18_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.651 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.651    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_10_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.768 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.768    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_5_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.885 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.894    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.073 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_1/CO[1]
                         net (fo=17, routed)          0.673     9.746    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_1_n_2
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.332    10.078 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[9]_i_18/O
                         net (fo=1, routed)           0.000    10.078    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[9]_i_18_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.628 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.009    10.637    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_10_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.751 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.751    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_5_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.865 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.865    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_2_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.043 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_1/CO[1]
                         net (fo=17, routed)          0.906    11.949    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_1_n_2
    SLICE_X34Y23         LUT2 (Prop_lut2_I1_O)        0.329    12.278 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[8]_i_18/O
                         net (fo=1, routed)           0.000    12.278    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[8]_i_18_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.811 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.811    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_10_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.928 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.009    12.937    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_5_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.054 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.054    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    13.233 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_1/CO[1]
                         net (fo=17, routed)          0.663    13.896    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_1_n_2
    SLICE_X34Y27         LUT2 (Prop_lut2_I1_O)        0.332    14.228 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[7]_i_18/O
                         net (fo=1, routed)           0.000    14.228    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[7]_i_18_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.761 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.761    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_10_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.878 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.878    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_5_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.995 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.995    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_2_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    15.174 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_1/CO[1]
                         net (fo=17, routed)          0.873    16.047    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_1_n_2
    SLICE_X28Y26         LUT2 (Prop_lut2_I1_O)        0.332    16.379 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[6]_i_18/O
                         net (fo=1, routed)           0.000    16.379    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[6]_i_18_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.912 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.912    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_10_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.029 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.029    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_5_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.146 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.146    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_2_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.325 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_1/CO[1]
                         net (fo=17, routed)          0.797    18.122    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_1_n_2
    SLICE_X27Y25         LUT2 (Prop_lut2_I1_O)        0.332    18.454 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[5]_i_18/O
                         net (fo=1, routed)           0.000    18.454    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[5]_i_18_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.004 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.004    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_10_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.118 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.118    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_5_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.232 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.232    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_2_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.410 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_1/CO[1]
                         net (fo=17, routed)          0.799    20.209    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_1_n_2
    SLICE_X29Y26         LUT2 (Prop_lut2_I1_O)        0.329    20.538 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[4]_i_18/O
                         net (fo=1, routed)           0.000    20.538    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[4]_i_18_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.088 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.088    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_10_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.202 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.202    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_5_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.316 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.316    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_2_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.494 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_1/CO[1]
                         net (fo=17, routed)          0.794    22.287    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_1_n_2
    SLICE_X30Y27         LUT2 (Prop_lut2_I1_O)        0.329    22.616 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[3]_i_18/O
                         net (fo=1, routed)           0.000    22.616    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[3]_i_18_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.149 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.149    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]_i_10_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.266 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.266    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]_i_5_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.383 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.383    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    23.562 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]_i_1/CO[1]
                         net (fo=17, routed)          0.644    24.206    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]_i_1_n_2
    SLICE_X31Y28         LUT2 (Prop_lut2_I1_O)        0.332    24.538 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[2]_i_18/O
                         net (fo=1, routed)           0.000    24.538    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[2]_i_18_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.088 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.088    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[2]_i_10_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.202 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.202    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[2]_i_5_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.316 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.316    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[2]_i_2_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.494 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[2]_i_1/CO[1]
                         net (fo=17, routed)          0.801    26.296    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[2]_i_1_n_2
    SLICE_X32Y30         LUT2 (Prop_lut2_I1_O)        0.329    26.625 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[1]_i_18/O
                         net (fo=1, routed)           0.000    26.625    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[1]_i_18_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.158 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.158    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[1]_i_10_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.275 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.275    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[1]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.392 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.392    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[1]_i_2_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    27.571 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[1]_i_1/CO[1]
                         net (fo=17, routed)          0.665    28.236    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[1]_i_1_n_2
    SLICE_X32Y34         LUT2 (Prop_lut2_I1_O)        0.332    28.568 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[0]_i_18/O
                         net (fo=1, routed)           0.000    28.568    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[0]_i_18_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.081 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.081    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[0]_i_9_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.198 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.198    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[0]_i_4_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.315 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.315    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[0]_i_2_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.569 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.000    29.569    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[0]_i_1_n_3
    SLICE_X32Y37         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.496    12.408    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X32Y37         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[0]/C
                         clock pessimism              0.364    12.772    
                         clock uncertainty           -0.035    12.737    
    SLICE_X32Y37         FDRE (Setup_fdre_C_D)        0.094    12.831    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[0]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -29.569    
  -------------------------------------------------------------------
                         slack                                -16.738    

Slack (VIOLATED) :        -14.771ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/lock_in/multiplicador/ref/M_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        22.756ns  (logic 14.424ns (63.386%)  route 8.332ns (36.614%))
  Logic Levels:           54  (CARRY4=44 LUT2=10)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 12.405 - 8.000 ) 
    Source Clock Delay      (SCD):    4.815ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.654     4.815    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X35Y25         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/M_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.456     5.271 r  system_i/lock_in/inst/lock_in/multiplicador/ref/M_reg[0]_replica/Q
                         net (fo=4, routed)           0.436     5.707    system_i/lock_in/inst/lock_in/multiplicador/ref/M[0]_repN
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.344 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.344    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_12_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.461 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.461    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_3_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.578 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.578    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_2_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.832 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_1/CO[0]
                         net (fo=16, routed)          0.919     7.751    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_1_n_3
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.367     8.118 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[10]_i_18/O
                         net (fo=1, routed)           0.000     8.118    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[10]_i_18_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.651 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.651    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_10_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.768 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.768    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_5_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.885 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.894    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.073 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_1/CO[1]
                         net (fo=17, routed)          0.673     9.746    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_1_n_2
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.332    10.078 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[9]_i_18/O
                         net (fo=1, routed)           0.000    10.078    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[9]_i_18_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.628 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.009    10.637    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_10_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.751 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.751    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_5_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.865 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.865    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_2_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.043 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_1/CO[1]
                         net (fo=17, routed)          0.906    11.949    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_1_n_2
    SLICE_X34Y23         LUT2 (Prop_lut2_I1_O)        0.329    12.278 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[8]_i_18/O
                         net (fo=1, routed)           0.000    12.278    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[8]_i_18_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.811 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.811    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_10_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.928 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.009    12.937    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_5_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.054 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.054    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    13.233 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_1/CO[1]
                         net (fo=17, routed)          0.663    13.896    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_1_n_2
    SLICE_X34Y27         LUT2 (Prop_lut2_I1_O)        0.332    14.228 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[7]_i_18/O
                         net (fo=1, routed)           0.000    14.228    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[7]_i_18_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.761 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.761    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_10_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.878 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.878    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_5_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.995 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.995    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_2_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    15.174 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_1/CO[1]
                         net (fo=17, routed)          0.873    16.047    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_1_n_2
    SLICE_X28Y26         LUT2 (Prop_lut2_I1_O)        0.332    16.379 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[6]_i_18/O
                         net (fo=1, routed)           0.000    16.379    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[6]_i_18_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.912 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.912    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_10_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.029 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.029    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_5_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.146 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.146    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_2_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.325 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_1/CO[1]
                         net (fo=17, routed)          0.797    18.122    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_1_n_2
    SLICE_X27Y25         LUT2 (Prop_lut2_I1_O)        0.332    18.454 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[5]_i_18/O
                         net (fo=1, routed)           0.000    18.454    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[5]_i_18_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.004 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.004    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_10_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.118 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.118    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_5_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.232 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.232    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_2_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.410 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_1/CO[1]
                         net (fo=17, routed)          0.799    20.209    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_1_n_2
    SLICE_X29Y26         LUT2 (Prop_lut2_I1_O)        0.329    20.538 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[4]_i_18/O
                         net (fo=1, routed)           0.000    20.538    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[4]_i_18_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.088 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.088    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_10_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.202 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.202    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_5_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.316 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.316    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_2_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.494 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_1/CO[1]
                         net (fo=17, routed)          0.794    22.287    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_1_n_2
    SLICE_X30Y27         LUT2 (Prop_lut2_I1_O)        0.329    22.616 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[3]_i_18/O
                         net (fo=1, routed)           0.000    22.616    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[3]_i_18_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.149 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.149    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]_i_10_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.266 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.266    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]_i_5_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.383 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.383    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    23.562 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]_i_1/CO[1]
                         net (fo=17, routed)          0.644    24.206    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]_i_1_n_2
    SLICE_X31Y28         LUT2 (Prop_lut2_I1_O)        0.332    24.538 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[2]_i_18/O
                         net (fo=1, routed)           0.000    24.538    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[2]_i_18_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.088 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.088    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[2]_i_10_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.202 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.202    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[2]_i_5_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.316 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.316    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[2]_i_2_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.494 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[2]_i_1/CO[1]
                         net (fo=17, routed)          0.801    26.296    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[2]_i_1_n_2
    SLICE_X32Y30         LUT2 (Prop_lut2_I1_O)        0.329    26.625 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[1]_i_18/O
                         net (fo=1, routed)           0.000    26.625    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[1]_i_18_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.158 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.158    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[1]_i_10_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.275 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.275    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[1]_i_5_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.392 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.392    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[1]_i_2_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    27.571 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[1]_i_1/CO[1]
                         net (fo=17, routed)          0.000    27.571    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[1]_i_1_n_2
    SLICE_X32Y33         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.493    12.405    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X32Y33         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[1]/C
                         clock pessimism              0.364    12.769    
                         clock uncertainty           -0.035    12.734    
    SLICE_X32Y33         FDRE (Setup_fdre_C_D)        0.066    12.800    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[1]
  -------------------------------------------------------------------
                         required time                         12.800    
                         arrival time                         -27.571    
  -------------------------------------------------------------------
                         slack                                -14.771    

Slack (VIOLATED) :        -12.748ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/lock_in/multiplicador/ref/M_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        20.679ns  (logic 13.149ns (63.585%)  route 7.530ns (36.415%))
  Logic Levels:           49  (CARRY4=40 LUT2=9)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.815ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.654     4.815    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X35Y25         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/M_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.456     5.271 r  system_i/lock_in/inst/lock_in/multiplicador/ref/M_reg[0]_replica/Q
                         net (fo=4, routed)           0.436     5.707    system_i/lock_in/inst/lock_in/multiplicador/ref/M[0]_repN
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.344 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.344    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_12_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.461 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.461    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_3_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.578 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.578    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_2_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.832 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_1/CO[0]
                         net (fo=16, routed)          0.919     7.751    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_1_n_3
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.367     8.118 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[10]_i_18/O
                         net (fo=1, routed)           0.000     8.118    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[10]_i_18_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.651 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.651    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_10_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.768 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.768    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_5_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.885 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.894    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.073 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_1/CO[1]
                         net (fo=17, routed)          0.673     9.746    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_1_n_2
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.332    10.078 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[9]_i_18/O
                         net (fo=1, routed)           0.000    10.078    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[9]_i_18_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.628 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.009    10.637    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_10_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.751 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.751    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_5_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.865 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.865    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_2_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.043 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_1/CO[1]
                         net (fo=17, routed)          0.906    11.949    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_1_n_2
    SLICE_X34Y23         LUT2 (Prop_lut2_I1_O)        0.329    12.278 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[8]_i_18/O
                         net (fo=1, routed)           0.000    12.278    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[8]_i_18_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.811 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.811    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_10_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.928 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.009    12.937    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_5_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.054 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.054    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    13.233 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_1/CO[1]
                         net (fo=17, routed)          0.663    13.896    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_1_n_2
    SLICE_X34Y27         LUT2 (Prop_lut2_I1_O)        0.332    14.228 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[7]_i_18/O
                         net (fo=1, routed)           0.000    14.228    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[7]_i_18_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.761 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.761    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_10_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.878 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.878    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_5_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.995 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.995    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_2_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    15.174 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_1/CO[1]
                         net (fo=17, routed)          0.873    16.047    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_1_n_2
    SLICE_X28Y26         LUT2 (Prop_lut2_I1_O)        0.332    16.379 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[6]_i_18/O
                         net (fo=1, routed)           0.000    16.379    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[6]_i_18_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.912 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.912    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_10_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.029 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.029    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_5_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.146 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.146    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_2_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.325 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_1/CO[1]
                         net (fo=17, routed)          0.797    18.122    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_1_n_2
    SLICE_X27Y25         LUT2 (Prop_lut2_I1_O)        0.332    18.454 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[5]_i_18/O
                         net (fo=1, routed)           0.000    18.454    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[5]_i_18_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.004 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.004    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_10_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.118 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.118    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_5_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.232 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.232    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_2_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.410 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_1/CO[1]
                         net (fo=17, routed)          0.799    20.209    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_1_n_2
    SLICE_X29Y26         LUT2 (Prop_lut2_I1_O)        0.329    20.538 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[4]_i_18/O
                         net (fo=1, routed)           0.000    20.538    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[4]_i_18_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.088 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.088    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_10_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.202 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.202    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_5_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.316 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.316    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_2_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.494 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_1/CO[1]
                         net (fo=17, routed)          0.794    22.287    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_1_n_2
    SLICE_X30Y27         LUT2 (Prop_lut2_I1_O)        0.329    22.616 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[3]_i_18/O
                         net (fo=1, routed)           0.000    22.616    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[3]_i_18_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.149 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.149    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]_i_10_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.266 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.266    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]_i_5_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.383 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.383    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    23.562 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]_i_1/CO[1]
                         net (fo=17, routed)          0.644    24.206    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]_i_1_n_2
    SLICE_X31Y28         LUT2 (Prop_lut2_I1_O)        0.332    24.538 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[2]_i_18/O
                         net (fo=1, routed)           0.000    24.538    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[2]_i_18_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.088 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.088    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[2]_i_10_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.202 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.202    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[2]_i_5_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.316 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.316    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[2]_i_2_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.494 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[2]_i_1/CO[1]
                         net (fo=17, routed)          0.000    25.494    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[2]_i_1_n_2
    SLICE_X31Y31         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.489    12.401    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X31Y31         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[2]/C
                         clock pessimism              0.364    12.765    
                         clock uncertainty           -0.035    12.730    
    SLICE_X31Y31         FDRE (Setup_fdre_C_D)        0.017    12.747    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[2]
  -------------------------------------------------------------------
                         required time                         12.747    
                         arrival time                         -25.494    
  -------------------------------------------------------------------
                         slack                                -12.748    

Slack (VIOLATED) :        -10.768ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/lock_in/multiplicador/ref/M_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        18.747ns  (logic 11.861ns (63.268%)  route 6.886ns (36.732%))
  Logic Levels:           44  (CARRY4=36 LUT2=8)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    4.815ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.654     4.815    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X35Y25         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/M_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.456     5.271 r  system_i/lock_in/inst/lock_in/multiplicador/ref/M_reg[0]_replica/Q
                         net (fo=4, routed)           0.436     5.707    system_i/lock_in/inst/lock_in/multiplicador/ref/M[0]_repN
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.344 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.344    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_12_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.461 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.461    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_3_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.578 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.578    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_2_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.832 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_1/CO[0]
                         net (fo=16, routed)          0.919     7.751    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_1_n_3
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.367     8.118 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[10]_i_18/O
                         net (fo=1, routed)           0.000     8.118    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[10]_i_18_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.651 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.651    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_10_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.768 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.768    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_5_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.885 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.894    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.073 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_1/CO[1]
                         net (fo=17, routed)          0.673     9.746    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_1_n_2
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.332    10.078 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[9]_i_18/O
                         net (fo=1, routed)           0.000    10.078    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[9]_i_18_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.628 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.009    10.637    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_10_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.751 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.751    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_5_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.865 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.865    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_2_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.043 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_1/CO[1]
                         net (fo=17, routed)          0.906    11.949    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_1_n_2
    SLICE_X34Y23         LUT2 (Prop_lut2_I1_O)        0.329    12.278 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[8]_i_18/O
                         net (fo=1, routed)           0.000    12.278    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[8]_i_18_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.811 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.811    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_10_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.928 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.009    12.937    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_5_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.054 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.054    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    13.233 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_1/CO[1]
                         net (fo=17, routed)          0.663    13.896    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_1_n_2
    SLICE_X34Y27         LUT2 (Prop_lut2_I1_O)        0.332    14.228 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[7]_i_18/O
                         net (fo=1, routed)           0.000    14.228    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[7]_i_18_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.761 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.761    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_10_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.878 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.878    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_5_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.995 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.995    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_2_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    15.174 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_1/CO[1]
                         net (fo=17, routed)          0.873    16.047    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_1_n_2
    SLICE_X28Y26         LUT2 (Prop_lut2_I1_O)        0.332    16.379 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[6]_i_18/O
                         net (fo=1, routed)           0.000    16.379    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[6]_i_18_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.912 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.912    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_10_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.029 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.029    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_5_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.146 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.146    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_2_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.325 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_1/CO[1]
                         net (fo=17, routed)          0.797    18.122    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_1_n_2
    SLICE_X27Y25         LUT2 (Prop_lut2_I1_O)        0.332    18.454 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[5]_i_18/O
                         net (fo=1, routed)           0.000    18.454    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[5]_i_18_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.004 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.004    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_10_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.118 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.118    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_5_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.232 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.232    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_2_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.410 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_1/CO[1]
                         net (fo=17, routed)          0.799    20.209    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_1_n_2
    SLICE_X29Y26         LUT2 (Prop_lut2_I1_O)        0.329    20.538 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[4]_i_18/O
                         net (fo=1, routed)           0.000    20.538    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[4]_i_18_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.088 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.088    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_10_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.202 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.202    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_5_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.316 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.316    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_2_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.494 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_1/CO[1]
                         net (fo=17, routed)          0.794    22.287    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_1_n_2
    SLICE_X30Y27         LUT2 (Prop_lut2_I1_O)        0.329    22.616 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[3]_i_18/O
                         net (fo=1, routed)           0.000    22.616    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[3]_i_18_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.149 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.149    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]_i_10_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.266 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.266    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]_i_5_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.383 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.383    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]_i_2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    23.562 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]_i_1/CO[1]
                         net (fo=17, routed)          0.000    23.562    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]_i_1_n_2
    SLICE_X30Y30         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.488    12.400    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X30Y30         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]/C
                         clock pessimism              0.364    12.764    
                         clock uncertainty           -0.035    12.729    
    SLICE_X30Y30         FDRE (Setup_fdre_C_D)        0.066    12.795    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[3]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                         -23.562    
  -------------------------------------------------------------------
                         slack                                -10.768    

Slack (VIOLATED) :        -8.748ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/lock_in/multiplicador/ref/M_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        16.679ns  (logic 10.586ns (63.471%)  route 6.093ns (36.529%))
  Logic Levels:           39  (CARRY4=32 LUT2=7)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    4.815ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.654     4.815    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X35Y25         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/M_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.456     5.271 r  system_i/lock_in/inst/lock_in/multiplicador/ref/M_reg[0]_replica/Q
                         net (fo=4, routed)           0.436     5.707    system_i/lock_in/inst/lock_in/multiplicador/ref/M[0]_repN
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.344 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.344    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_12_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.461 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.461    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_3_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.578 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.578    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_2_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.832 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_1/CO[0]
                         net (fo=16, routed)          0.919     7.751    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_1_n_3
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.367     8.118 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[10]_i_18/O
                         net (fo=1, routed)           0.000     8.118    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[10]_i_18_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.651 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.651    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_10_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.768 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.768    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_5_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.885 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.894    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.073 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_1/CO[1]
                         net (fo=17, routed)          0.673     9.746    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_1_n_2
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.332    10.078 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[9]_i_18/O
                         net (fo=1, routed)           0.000    10.078    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[9]_i_18_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.628 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.009    10.637    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_10_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.751 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.751    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_5_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.865 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.865    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_2_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.043 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_1/CO[1]
                         net (fo=17, routed)          0.906    11.949    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_1_n_2
    SLICE_X34Y23         LUT2 (Prop_lut2_I1_O)        0.329    12.278 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[8]_i_18/O
                         net (fo=1, routed)           0.000    12.278    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[8]_i_18_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.811 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.811    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_10_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.928 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.009    12.937    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_5_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.054 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.054    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    13.233 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_1/CO[1]
                         net (fo=17, routed)          0.663    13.896    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_1_n_2
    SLICE_X34Y27         LUT2 (Prop_lut2_I1_O)        0.332    14.228 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[7]_i_18/O
                         net (fo=1, routed)           0.000    14.228    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[7]_i_18_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.761 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.761    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_10_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.878 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.878    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_5_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.995 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.995    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_2_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    15.174 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_1/CO[1]
                         net (fo=17, routed)          0.873    16.047    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_1_n_2
    SLICE_X28Y26         LUT2 (Prop_lut2_I1_O)        0.332    16.379 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[6]_i_18/O
                         net (fo=1, routed)           0.000    16.379    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[6]_i_18_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.912 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.912    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_10_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.029 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.029    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_5_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.146 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.146    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_2_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.325 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_1/CO[1]
                         net (fo=17, routed)          0.797    18.122    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_1_n_2
    SLICE_X27Y25         LUT2 (Prop_lut2_I1_O)        0.332    18.454 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[5]_i_18/O
                         net (fo=1, routed)           0.000    18.454    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[5]_i_18_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.004 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.004    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_10_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.118 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.118    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_5_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.232 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.232    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_2_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.410 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_1/CO[1]
                         net (fo=17, routed)          0.799    20.209    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_1_n_2
    SLICE_X29Y26         LUT2 (Prop_lut2_I1_O)        0.329    20.538 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[4]_i_18/O
                         net (fo=1, routed)           0.000    20.538    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[4]_i_18_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.088 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.088    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_10_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.202 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.202    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_5_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.316 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.316    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_2_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.494 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_1/CO[1]
                         net (fo=17, routed)          0.000    21.494    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]_i_1_n_2
    SLICE_X29Y29         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.488    12.400    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X29Y29         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]/C
                         clock pessimism              0.364    12.764    
                         clock uncertainty           -0.035    12.729    
    SLICE_X29Y29         FDRE (Setup_fdre_C_D)        0.017    12.746    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[4]
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                         -21.494    
  -------------------------------------------------------------------
                         slack                                 -8.748    

Slack (VIOLATED) :        -6.932ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        14.804ns  (logic 5.337ns (36.051%)  route 9.467ns (63.949%))
  Logic Levels:           6  (DSP48E1=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.828ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.667     4.828    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X34Y34         FDCE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDCE (Prop_fdce_C_Q)         0.518     5.346 r  system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[6]/Q
                         net (fo=3, routed)           0.832     6.178    system_i/lock_in/inst/lock_in/multiplicador/ref/index[6]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[3])
                                                      3.841    10.019 r  system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1/P[3]
                         net (fo=410, routed)         7.601    17.620    system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1_n_102
    SLICE_X19Y38         LUT6 (Prop_lut6_I1_O)        0.124    17.744 r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg[6]_i_51/O
                         net (fo=1, routed)           0.000    17.744    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg[6]_i_51_n_0
    SLICE_X19Y38         MUXF7 (Prop_muxf7_I1_O)      0.245    17.989 r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[6]_i_21/O
                         net (fo=2, routed)           1.035    19.023    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[6]_i_21_n_0
    SLICE_X21Y38         LUT6 (Prop_lut6_I1_O)        0.298    19.321 r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg[6]_i_7/O
                         net (fo=1, routed)           0.000    19.321    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg[6]_i_7_n_0
    SLICE_X21Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    19.538 r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[6]_i_3/O
                         net (fo=1, routed)           0.000    19.538    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[6]_i_3_n_0
    SLICE_X21Y38         MUXF8 (Prop_muxf8_I1_O)      0.094    19.632 r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    19.632    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[6]_i_1_n_0
    SLICE_X21Y38         FDPE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.496    12.408    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X21Y38         FDPE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[6]/C
                         clock pessimism              0.263    12.672    
                         clock uncertainty           -0.035    12.636    
    SLICE_X21Y38         FDPE (Setup_fdpe_C_D)        0.064    12.700    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.700    
                         arrival time                         -19.632    
  -------------------------------------------------------------------
                         slack                                 -6.932    

Slack (VIOLATED) :        -6.665ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/lock_in/multiplicador/ref/M_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        14.595ns  (logic 9.301ns (63.727%)  route 5.294ns (36.273%))
  Logic Levels:           34  (CARRY4=28 LUT2=6)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 12.399 - 8.000 ) 
    Source Clock Delay      (SCD):    4.815ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.654     4.815    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X35Y25         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/M_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.456     5.271 r  system_i/lock_in/inst/lock_in/multiplicador/ref/M_reg[0]_replica/Q
                         net (fo=4, routed)           0.436     5.707    system_i/lock_in/inst/lock_in/multiplicador/ref/M[0]_repN
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.344 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.344    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_12_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.461 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.461    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_3_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.578 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.578    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_2_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.832 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_1/CO[0]
                         net (fo=16, routed)          0.919     7.751    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[11]_i_1_n_3
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.367     8.118 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[10]_i_18/O
                         net (fo=1, routed)           0.000     8.118    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[10]_i_18_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.651 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.651    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_10_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.768 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.768    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_5_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.885 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.894    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     9.073 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_1/CO[1]
                         net (fo=17, routed)          0.673     9.746    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[10]_i_1_n_2
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.332    10.078 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[9]_i_18/O
                         net (fo=1, routed)           0.000    10.078    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[9]_i_18_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.628 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.009    10.637    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_10_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.751 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.751    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_5_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.865 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.865    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_2_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.043 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_1/CO[1]
                         net (fo=17, routed)          0.906    11.949    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[9]_i_1_n_2
    SLICE_X34Y23         LUT2 (Prop_lut2_I1_O)        0.329    12.278 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[8]_i_18/O
                         net (fo=1, routed)           0.000    12.278    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[8]_i_18_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.811 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.811    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_10_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.928 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.009    12.937    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_5_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.054 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.054    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    13.233 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_1/CO[1]
                         net (fo=17, routed)          0.663    13.896    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[8]_i_1_n_2
    SLICE_X34Y27         LUT2 (Prop_lut2_I1_O)        0.332    14.228 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[7]_i_18/O
                         net (fo=1, routed)           0.000    14.228    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[7]_i_18_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.761 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.761    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_10_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.878 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.878    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_5_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.995 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.995    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_2_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    15.174 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_1/CO[1]
                         net (fo=17, routed)          0.873    16.047    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[7]_i_1_n_2
    SLICE_X28Y26         LUT2 (Prop_lut2_I1_O)        0.332    16.379 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[6]_i_18/O
                         net (fo=1, routed)           0.000    16.379    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[6]_i_18_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.912 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.912    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_10_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.029 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.029    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_5_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.146 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.146    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_2_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    17.325 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_1/CO[1]
                         net (fo=17, routed)          0.797    18.122    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[6]_i_1_n_2
    SLICE_X27Y25         LUT2 (Prop_lut2_I1_O)        0.332    18.454 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval[5]_i_18/O
                         net (fo=1, routed)           0.000    18.454    system_i/lock_in/inst/lock_in/multiplicador/ref/interval[5]_i_18_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.004 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.004    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_10_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.118 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.118    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_5_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.232 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.232    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_2_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.410 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_1/CO[1]
                         net (fo=17, routed)          0.000    19.410    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]_i_1_n_2
    SLICE_X27Y28         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.487    12.399    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X27Y28         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]/C
                         clock pessimism              0.364    12.763    
                         clock uncertainty           -0.035    12.728    
    SLICE_X27Y28         FDRE (Setup_fdre_C_D)        0.017    12.745    system_i/lock_in/inst/lock_in/multiplicador/ref/interval_reg[5]
  -------------------------------------------------------------------
                         required time                         12.745    
                         arrival time                         -19.410    
  -------------------------------------------------------------------
                         slack                                 -6.665    

Slack (VIOLATED) :        -6.555ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        14.429ns  (logic 5.330ns (36.939%)  route 9.099ns (63.061%))
  Logic Levels:           6  (DSP48E1=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.828ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.667     4.828    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X34Y34         FDCE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDCE (Prop_fdce_C_Q)         0.518     5.346 r  system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[6]/Q
                         net (fo=3, routed)           0.832     6.178    system_i/lock_in/inst/lock_in/multiplicador/ref/index[6]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[3])
                                                      3.841    10.019 r  system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1/P[3]
                         net (fo=410, routed)         7.620    17.639    system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1_n_102
    SLICE_X17Y39         LUT6 (Prop_lut6_I2_O)        0.124    17.763 r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg[9]_i_48/O
                         net (fo=1, routed)           0.000    17.763    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg[9]_i_48_n_0
    SLICE_X17Y39         MUXF7 (Prop_muxf7_I0_O)      0.238    18.001 r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[9]_i_20/O
                         net (fo=2, routed)           0.648    18.648    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[9]_i_20_n_0
    SLICE_X17Y40         LUT6 (Prop_lut6_I0_O)        0.298    18.946 r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg[9]_i_7/O
                         net (fo=1, routed)           0.000    18.946    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg[9]_i_7_n_0
    SLICE_X17Y40         MUXF7 (Prop_muxf7_I1_O)      0.217    19.163 r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[9]_i_3/O
                         net (fo=1, routed)           0.000    19.163    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[9]_i_3_n_0
    SLICE_X17Y40         MUXF8 (Prop_muxf8_I1_O)      0.094    19.257 r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    19.257    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[9]_i_1_n_0
    SLICE_X17Y40         FDPE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.498    12.410    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X17Y40         FDPE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[9]/C
                         clock pessimism              0.263    12.674    
                         clock uncertainty           -0.035    12.638    
    SLICE_X17Y40         FDPE (Setup_fdpe_C_D)        0.064    12.702    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         12.702    
                         arrival time                         -19.257    
  -------------------------------------------------------------------
                         slack                                 -6.555    

Slack (VIOLATED) :        -6.550ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        14.420ns  (logic 5.343ns (37.053%)  route 9.077ns (62.947%))
  Logic Levels:           6  (DSP48E1=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    4.828ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.667     4.828    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X34Y34         FDCE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDCE (Prop_fdce_C_Q)         0.518     5.346 r  system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[6]/Q
                         net (fo=3, routed)           0.832     6.178    system_i/lock_in/inst/lock_in/multiplicador/ref/index[6]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841    10.019 r  system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1/P[0]
                         net (fo=377, routed)         7.276    17.295    system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1_n_105
    SLICE_X19Y33         LUT6 (Prop_lut6_I3_O)        0.124    17.419 r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg[3]_i_32/O
                         net (fo=1, routed)           0.000    17.419    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg[3]_i_32_n_0
    SLICE_X19Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    17.631 r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[3]_i_12/O
                         net (fo=2, routed)           0.969    18.600    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[3]_i_12_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I3_O)        0.299    18.899 r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[3]_i_5/O
                         net (fo=1, routed)           0.000    18.899    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[3]_i_5_n_0
    SLICE_X18Y34         MUXF7 (Prop_muxf7_I1_O)      0.245    19.144 r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    19.144    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[3]_i_2_n_0
    SLICE_X18Y34         MUXF8 (Prop_muxf8_I0_O)      0.104    19.248 r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    19.248    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[3]_i_1_n_0
    SLICE_X18Y34         FDPE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.494    12.406    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X18Y34         FDPE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[3]/C
                         clock pessimism              0.263    12.670    
                         clock uncertainty           -0.035    12.634    
    SLICE_X18Y34         FDPE (Setup_fdpe_C_D)        0.064    12.698    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                         -19.248    
  -------------------------------------------------------------------
                         slack                                 -6.550    

Slack (VIOLATED) :        -6.545ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        14.415ns  (logic 5.341ns (37.052%)  route 9.074ns (62.948%))
  Logic Levels:           6  (DSP48E1=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    4.828ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.667     4.828    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X34Y34         FDCE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDCE (Prop_fdce_C_Q)         0.518     5.346 r  system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[6]/Q
                         net (fo=3, routed)           0.832     6.178    system_i/lock_in/inst/lock_in/multiplicador/ref/index[6]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841    10.019 r  system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1/P[0]
                         net (fo=377, routed)         7.347    17.366    system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1_n_105
    SLICE_X21Y34         LUT6 (Prop_lut6_I4_O)        0.124    17.490 r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg[3]_i_31/O
                         net (fo=1, routed)           0.000    17.490    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg[3]_i_31_n_0
    SLICE_X21Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    17.707 r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[3]_i_11/O
                         net (fo=2, routed)           0.895    18.602    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[3]_i_11_n_0
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.299    18.901 r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg[3]_i_4/O
                         net (fo=1, routed)           0.000    18.901    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg[3]_i_4_n_0
    SLICE_X19Y34         MUXF7 (Prop_muxf7_I0_O)      0.238    19.139 r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    19.139    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[3]_i_2_n_0
    SLICE_X19Y34         MUXF8 (Prop_muxf8_I0_O)      0.104    19.243 r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    19.243    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[3]_i_1_n_0
    SLICE_X19Y34         FDPE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.494    12.406    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X19Y34         FDPE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[3]/C
                         clock pessimism              0.263    12.670    
                         clock uncertainty           -0.035    12.634    
    SLICE_X19Y34         FDPE (Setup_fdpe_C_D)        0.064    12.698    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                         -19.243    
  -------------------------------------------------------------------
                         slack                                 -6.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.637%)  route 0.206ns (59.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.564     1.619    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X29Y2          FDRE                                         r  system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.141     1.760 r  system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg[8]/Q
                         net (fo=1, routed)           0.206     1.966    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg_n_0_[8]
    RAMB18_X1Y0          RAMB18E1                                     r  system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.874     2.020    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X1Y0          RAMB18E1                                     r  system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                         clock pessimism             -0.324     1.697    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.880    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.328%)  route 0.209ns (59.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.564     1.619    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X29Y2          FDRE                                         r  system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.141     1.760 r  system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/Q
                         net (fo=1, routed)           0.209     1.969    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[8]
    RAMB18_X1Y0          RAMB18E1                                     r  system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.873     2.019    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X1Y0          RAMB18E1                                     r  system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.324     1.696    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.879    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_b/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.564     1.619    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_b/aclk
    SLICE_X31Y1          FDRE                                         r  system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_b/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.141     1.760 r  system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_b/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=1, routed)           0.054     1.814    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/out[5]
    SLICE_X30Y1          LUT3 (Prop_lut3_I2_O)        0.045     1.859 r  system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.859    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms/i_rtl.i_quarter_table.i_piped_map.asyn_cos_ms1[5]
    SLICE_X30Y1          FDRE                                         r  system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.832     1.978    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms/aclk
    SLICE_X30Y1          FDRE                                         r  system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism             -0.346     1.632    
    SLICE_X30Y1          FDRE (Hold_fdre_C_D)         0.121     1.753    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.224%)  route 0.238ns (62.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.564     1.619    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X33Y2          FDRE                                         r  system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.760 r  system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[0]/Q
                         net (fo=1, routed)           0.238     1.998    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[0]
    RAMB18_X1Y0          RAMB18E1                                     r  system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.873     2.019    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X1Y0          RAMB18E1                                     r  system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.324     1.696    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.879    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.985%)  route 0.227ns (58.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.563     1.618    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X30Y6          FDRE                                         r  system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.164     1.782 r  system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg[2]/Q
                         net (fo=1, routed)           0.227     2.009    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg_n_0_[2]
    RAMB18_X1Y0          RAMB18E1                                     r  system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.874     2.020    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X1Y0          RAMB18E1                                     r  system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                         clock pessimism             -0.324     1.697    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.880    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.758%)  route 0.238ns (59.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.563     1.618    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X28Y4          FDRE                                         r  system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.164     1.782 r  system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[6]/Q
                         net (fo=1, routed)           0.238     2.021    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[6]
    RAMB18_X1Y0          RAMB18E1                                     r  system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.873     2.019    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X1Y0          RAMB18E1                                     r  system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.324     1.696    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.879    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_dither.i_dither/i_medium_lfsr.lfsr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_dither.i_dither/i_medium_lfsr.lfsr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.564     1.619    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_dither.i_dither/CLK
    SLICE_X34Y1          FDRE                                         r  system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_dither.i_dither/i_medium_lfsr.lfsr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.164     1.783 r  system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_dither.i_dither/i_medium_lfsr.lfsr_reg[12]/Q
                         net (fo=1, routed)           0.049     1.832    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_dither.i_dither/i_medium_lfsr.lfsr_reg_n_0_[12]
    SLICE_X35Y1          LUT2 (Prop_lut2_I1_O)        0.045     1.877 r  system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_dither.i_dither/i_medium_lfsr.lfsr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.877    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_dither.i_dither/lfsr[3]
    SLICE_X35Y1          FDRE                                         r  system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_dither.i_dither/i_medium_lfsr.lfsr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.833     1.979    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_dither.i_dither/CLK
    SLICE_X35Y1          FDRE                                         r  system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_dither.i_dither/i_medium_lfsr.lfsr_reg[4]/C
                         clock pessimism             -0.347     1.632    
    SLICE_X35Y1          FDRE (Hold_fdre_C_D)         0.092     1.724    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_dither.i_dither/i_medium_lfsr.lfsr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 system_i/lock_in/inst/lock_in/multiplicador/prod_cuadratura/producto_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.556     1.611    system_i/lock_in/inst/lock_in/multiplicador/prod_cuadratura/clk
    SLICE_X10Y28         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/prod_cuadratura/producto_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.164     1.775 r  system_i/lock_in/inst/lock_in/multiplicador/prod_cuadratura/producto_reg[25]/Q
                         net (fo=1, routed)           0.049     1.824    system_i/lock_in/inst/lock_in/filtro_cuadratura/Q[25]
    SLICE_X11Y28         FDRE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.822     1.968    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X11Y28         FDRE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[25]/C
                         clock pessimism             -0.344     1.624    
    SLICE_X11Y28         FDRE (Hold_fdre_C_D)         0.047     1.671    system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.556%)  route 0.251ns (60.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.563     1.618    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X30Y5          FDRE                                         r  system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.164     1.782 r  system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg[9]/Q
                         net (fo=1, routed)           0.251     2.033    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_cos.i_addr_mod_stage1.mod_cos_addr_reg_n_0_[9]
    RAMB18_X1Y0          RAMB18E1                                     r  system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.874     2.020    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X1Y0          RAMB18E1                                     r  system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                         clock pessimism             -0.324     1.697    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.880    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 system_i/lock_in/inst/lock_in/multiplicador/prod_cuadratura/producto_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.164ns (76.598%)  route 0.050ns (23.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.562     1.617    system_i/lock_in/inst/lock_in/multiplicador/prod_cuadratura/clk
    SLICE_X10Y36         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/prod_cuadratura/producto_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.164     1.781 r  system_i/lock_in/inst/lock_in/multiplicador/prod_cuadratura/producto_reg[58]/Q
                         net (fo=1, routed)           0.050     1.831    system_i/lock_in/inst/lock_in/filtro_cuadratura/Q[58]
    SLICE_X11Y36         FDRE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.829     1.975    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X11Y36         FDRE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[58]/C
                         clock pessimism             -0.345     1.630    
    SLICE_X11Y36         FDRE (Hold_fdre_C_D)         0.047     1.677    system_i/lock_in/inst/lock_in/filtro_cuadratura/data_in_reg_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y0    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y0    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X1Y8     system_i/data_source_0/inst/index_20/CLK
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y35   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y39   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y30   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y32   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y14   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y13   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y7    system_i/DAC/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y7    system_i/DAC/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y34   system_i/data_source_0/inst/ruido_lfsr/r_LFSR_reg[31]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y34   system_i/data_source_0/inst/ruido_lfsr/r_LFSR_reg[31]_srl7/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y55   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y55   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y57   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y57   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y47   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y47   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y7    system_i/DAC/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y7    system_i/DAC/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y34   system_i/data_source_0/inst/ruido_lfsr/r_LFSR_reg[31]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y34   system_i/data_source_0/inst/ruido_lfsr/r_LFSR_reg[31]_srl7/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y55   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y55   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y57   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y57   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y47   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y47   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.615ns  (logic 1.946ns (29.417%)  route 4.669ns (70.583%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.765     3.073    system_i/uP/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.523 f  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=25, routed)          2.545     7.068    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X30Y11         LUT4 (Prop_lut4_I1_O)        0.124     7.192 f  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_rx_channel_reset_i_5/O
                         net (fo=3, routed)           0.464     7.656    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[0][0]_i_3_0
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.780 f  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[0][0]_i_5/O
                         net (fo=6, routed)           0.487     8.267    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[0][0]_i_5_n_0
    SLICE_X28Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.391 r  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[0][1]_i_3/O
                         net (fo=7, routed)           0.356     8.748    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2
    SLICE_X28Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.872 r  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[1][0]_i_1/O
                         net (fo=13, routed)          0.816     9.688    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/E[0]
    SLICE_X25Y10         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.493    10.685    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X25Y10         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][10]/C
                         clock pessimism              0.130    10.815    
                         clock uncertainty           -0.125    10.690    
    SLICE_X25Y10         FDRE (Setup_fdre_C_CE)      -0.205    10.485    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][10]
  -------------------------------------------------------------------
                         required time                         10.485    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.615ns  (logic 1.946ns (29.417%)  route 4.669ns (70.583%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.765     3.073    system_i/uP/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.523 f  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=25, routed)          2.545     7.068    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X30Y11         LUT4 (Prop_lut4_I1_O)        0.124     7.192 f  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_rx_channel_reset_i_5/O
                         net (fo=3, routed)           0.464     7.656    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[0][0]_i_3_0
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.780 f  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[0][0]_i_5/O
                         net (fo=6, routed)           0.487     8.267    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[0][0]_i_5_n_0
    SLICE_X28Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.391 r  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[0][1]_i_3/O
                         net (fo=7, routed)           0.356     8.748    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2
    SLICE_X28Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.872 r  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[1][0]_i_1/O
                         net (fo=13, routed)          0.816     9.688    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/E[0]
    SLICE_X25Y10         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.493    10.685    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X25Y10         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][12]/C
                         clock pessimism              0.130    10.815    
                         clock uncertainty           -0.125    10.690    
    SLICE_X25Y10         FDRE (Setup_fdre_C_CE)      -0.205    10.485    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][12]
  -------------------------------------------------------------------
                         required time                         10.485    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.615ns  (logic 1.946ns (29.417%)  route 4.669ns (70.583%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.765     3.073    system_i/uP/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.523 f  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=25, routed)          2.545     7.068    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X30Y11         LUT4 (Prop_lut4_I1_O)        0.124     7.192 f  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_rx_channel_reset_i_5/O
                         net (fo=3, routed)           0.464     7.656    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[0][0]_i_3_0
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.780 f  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[0][0]_i_5/O
                         net (fo=6, routed)           0.487     8.267    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[0][0]_i_5_n_0
    SLICE_X28Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.391 r  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[0][1]_i_3/O
                         net (fo=7, routed)           0.356     8.748    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2
    SLICE_X28Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.872 r  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[1][0]_i_1/O
                         net (fo=13, routed)          0.816     9.688    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/E[0]
    SLICE_X25Y10         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.493    10.685    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X25Y10         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][7]/C
                         clock pessimism              0.130    10.815    
                         clock uncertainty           -0.125    10.690    
    SLICE_X25Y10         FDRE (Setup_fdre_C_CE)      -0.205    10.485    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][7]
  -------------------------------------------------------------------
                         required time                         10.485    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.615ns  (logic 1.946ns (29.417%)  route 4.669ns (70.583%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.765     3.073    system_i/uP/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.523 f  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=25, routed)          2.545     7.068    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X30Y11         LUT4 (Prop_lut4_I1_O)        0.124     7.192 f  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_rx_channel_reset_i_5/O
                         net (fo=3, routed)           0.464     7.656    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[0][0]_i_3_0
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.780 f  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[0][0]_i_5/O
                         net (fo=6, routed)           0.487     8.267    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[0][0]_i_5_n_0
    SLICE_X28Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.391 r  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[0][1]_i_3/O
                         net (fo=7, routed)           0.356     8.748    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2
    SLICE_X28Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.872 r  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[1][0]_i_1/O
                         net (fo=13, routed)          0.816     9.688    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/E[0]
    SLICE_X25Y10         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.493    10.685    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X25Y10         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][8]/C
                         clock pessimism              0.130    10.815    
                         clock uncertainty           -0.125    10.690    
    SLICE_X25Y10         FDRE (Setup_fdre_C_CE)      -0.205    10.485    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][8]
  -------------------------------------------------------------------
                         required time                         10.485    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 1.946ns (30.048%)  route 4.530ns (69.952%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.765     3.073    system_i/uP/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.523 f  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=25, routed)          2.545     7.068    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X30Y11         LUT4 (Prop_lut4_I1_O)        0.124     7.192 f  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_rx_channel_reset_i_5/O
                         net (fo=3, routed)           0.464     7.656    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[0][0]_i_3_0
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.780 f  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[0][0]_i_5/O
                         net (fo=6, routed)           0.487     8.267    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[0][0]_i_5_n_0
    SLICE_X28Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.391 r  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[0][1]_i_3/O
                         net (fo=7, routed)           0.356     8.748    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2
    SLICE_X28Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.872 r  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[1][0]_i_1/O
                         net (fo=13, routed)          0.678     9.549    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/E[0]
    SLICE_X29Y11         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.496    10.688    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X29Y11         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][2]/C
                         clock pessimism              0.130    10.818    
                         clock uncertainty           -0.125    10.693    
    SLICE_X29Y11         FDRE (Setup_fdre_C_CE)      -0.205    10.488    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][2]
  -------------------------------------------------------------------
                         required time                         10.488    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.470ns  (logic 1.946ns (30.079%)  route 4.524ns (69.921%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.765     3.073    system_i/uP/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.523 f  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=25, routed)          2.545     7.068    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X30Y11         LUT4 (Prop_lut4_I1_O)        0.124     7.192 f  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_rx_channel_reset_i_5/O
                         net (fo=3, routed)           0.464     7.656    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[0][0]_i_3_0
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.780 f  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[0][0]_i_5/O
                         net (fo=6, routed)           0.487     8.267    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[0][0]_i_5_n_0
    SLICE_X28Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.391 r  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[0][1]_i_3/O
                         net (fo=7, routed)           0.356     8.748    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2
    SLICE_X28Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.872 r  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[1][0]_i_1/O
                         net (fo=13, routed)          0.671     9.542    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/E[0]
    SLICE_X27Y10         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.497    10.689    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X27Y10         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][0]/C
                         clock pessimism              0.130    10.819    
                         clock uncertainty           -0.125    10.694    
    SLICE_X27Y10         FDRE (Setup_fdre_C_CE)      -0.205    10.489    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][0]
  -------------------------------------------------------------------
                         required time                         10.489    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.470ns  (logic 1.946ns (30.079%)  route 4.524ns (69.921%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.765     3.073    system_i/uP/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.523 f  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=25, routed)          2.545     7.068    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X30Y11         LUT4 (Prop_lut4_I1_O)        0.124     7.192 f  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_rx_channel_reset_i_5/O
                         net (fo=3, routed)           0.464     7.656    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[0][0]_i_3_0
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.780 f  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[0][0]_i_5/O
                         net (fo=6, routed)           0.487     8.267    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[0][0]_i_5_n_0
    SLICE_X28Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.391 r  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[0][1]_i_3/O
                         net (fo=7, routed)           0.356     8.748    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2
    SLICE_X28Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.872 r  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[1][0]_i_1/O
                         net (fo=13, routed)          0.671     9.542    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/E[0]
    SLICE_X27Y10         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.497    10.689    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X27Y10         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][1]/C
                         clock pessimism              0.130    10.819    
                         clock uncertainty           -0.125    10.694    
    SLICE_X27Y10         FDRE (Setup_fdre_C_CE)      -0.205    10.489    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][1]
  -------------------------------------------------------------------
                         required time                         10.489    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.470ns  (logic 1.946ns (30.079%)  route 4.524ns (69.921%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.765     3.073    system_i/uP/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.523 f  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=25, routed)          2.545     7.068    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X30Y11         LUT4 (Prop_lut4_I1_O)        0.124     7.192 f  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_rx_channel_reset_i_5/O
                         net (fo=3, routed)           0.464     7.656    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[0][0]_i_3_0
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.780 f  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[0][0]_i_5/O
                         net (fo=6, routed)           0.487     8.267    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[0][0]_i_5_n_0
    SLICE_X28Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.391 r  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[0][1]_i_3/O
                         net (fo=7, routed)           0.356     8.748    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2
    SLICE_X28Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.872 r  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[1][0]_i_1/O
                         net (fo=13, routed)          0.671     9.542    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/E[0]
    SLICE_X27Y10         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.497    10.689    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X27Y10         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][3]/C
                         clock pessimism              0.130    10.819    
                         clock uncertainty           -0.125    10.694    
    SLICE_X27Y10         FDRE (Setup_fdre_C_CE)      -0.205    10.489    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][3]
  -------------------------------------------------------------------
                         required time                         10.489    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.470ns  (logic 1.946ns (30.079%)  route 4.524ns (69.921%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.765     3.073    system_i/uP/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.523 f  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=25, routed)          2.545     7.068    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X30Y11         LUT4 (Prop_lut4_I1_O)        0.124     7.192 f  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_rx_channel_reset_i_5/O
                         net (fo=3, routed)           0.464     7.656    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[0][0]_i_3_0
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.780 f  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[0][0]_i_5/O
                         net (fo=6, routed)           0.487     8.267    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[0][0]_i_5_n_0
    SLICE_X28Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.391 r  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[0][1]_i_3/O
                         net (fo=7, routed)           0.356     8.748    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2
    SLICE_X28Y12         LUT5 (Prop_lut5_I4_O)        0.124     8.872 r  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_register_array[1][0]_i_1/O
                         net (fo=13, routed)          0.671     9.542    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/E[0]
    SLICE_X27Y10         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.497    10.689    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X27Y10         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][9]/C
                         clock pessimism              0.130    10.819    
                         clock uncertainty           -0.125    10.694    
    SLICE_X27Y10         FDRE (Setup_fdre_C_CE)      -0.205    10.489    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][9]
  -------------------------------------------------------------------
                         required time                         10.489    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_OE_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 1.450ns (21.996%)  route 5.142ns (78.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.765     3.073    system_i/uP/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[14])
                                                      1.450     4.523 r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[14]
                         net (fo=24, routed)          5.142     9.665    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_wdata[14]
    SLICE_X35Y13         FDSE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_OE_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.495    10.687    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y13         FDSE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_OE_reg[17]/C
                         clock pessimism              0.130    10.817    
                         clock uncertainty           -0.125    10.692    
    SLICE_X35Y13         FDSE (Setup_fdse_C_D)       -0.061    10.631    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_OE_reg[17]
  -------------------------------------------------------------------
                         required time                         10.631    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                  0.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio_Data_In_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.645%)  route 0.159ns (55.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.547     0.888    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y25         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.159     1.174    system_i/uP_control/result_fase/U0/gpio_core_1/gpio_io_i_d2[4]
    SLICE_X20Y26         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio_Data_In_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.815     1.185    system_i/uP_control/result_fase/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y26         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio_Data_In_reg[4]/C
                         clock pessimism             -0.034     1.151    
    SLICE_X20Y26         FDRE (Hold_fdre_C_D)         0.006     1.157    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio_Data_In_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 system_i/uP_control/noise_bits_and_data_select/U0/ip2bus_data_i_D1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/noise_bits_and_data_select/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.849%)  route 0.222ns (61.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.557     0.898    system_i/uP_control/noise_bits_and_data_select/U0/s_axi_aclk
    SLICE_X22Y12         FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/ip2bus_data_i_D1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/uP_control/noise_bits_and_data_select/U0/ip2bus_data_i_D1_reg[22]/Q
                         net (fo=1, routed)           0.222     1.260    system_i/uP_control/noise_bits_and_data_select/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[9]
    SLICE_X17Y13         FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.826     1.196    system_i/uP_control/noise_bits_and_data_select/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X17Y13         FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X17Y13         FDRE (Hold_fdre_C_D)         0.075     1.237    system_i/uP_control/noise_bits_and_data_select/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio_Data_In_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.283%)  route 0.182ns (58.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.547     0.888    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y24         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.182     1.198    system_i/uP_control/result_fase/U0/gpio_core_1/gpio_io_i_d2[18]
    SLICE_X18Y24         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio_Data_In_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.815     1.185    system_i/uP_control/result_fase/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y24         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio_Data_In_reg[18]/C
                         clock pessimism             -0.034     1.151    
    SLICE_X18Y24         FDRE (Hold_fdre_C_D)         0.017     1.168    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio_Data_In_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio_Data_In_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.809%)  route 0.168ns (53.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.552     0.893    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X24Y19         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y19         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.168     1.209    system_i/uP_control/result_fase/U0/gpio_core_1/gpio_io_i_d2[25]
    SLICE_X21Y19         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio_Data_In_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.820     1.190    system_i/uP_control/result_fase/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y19         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio_Data_In_reg[25]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X21Y19         FDRE (Hold_fdre_C_D)         0.016     1.172    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio_Data_In_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio_OE_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[22].reg1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.453%)  route 0.206ns (52.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.556     0.896    system_i/uP_control/result_fase/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y18         FDSE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio_OE_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDSE (Prop_fdse_C_Q)         0.141     1.038 r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio_OE_reg[22]/Q
                         net (fo=2, routed)           0.206     1.243    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio_OE_reg_n_0_[22]
    SLICE_X23Y17         LUT5 (Prop_lut5_I1_O)        0.045     1.288 r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[22].reg1[22]_i_1/O
                         net (fo=1, routed)           0.000     1.288    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[22].reg1[22]_i_1_n_0
    SLICE_X23Y17         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[22].reg1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.820     1.190    system_i/uP_control/result_fase/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y17         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[22].reg1_reg[22]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X23Y17         FDRE (Hold_fdre_C_D)         0.091     1.247    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[22].reg1_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.208%)  route 0.191ns (53.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.584     0.925    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.191     1.280    system_i/uP/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.893     1.263    system_i/uP/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    system_i/uP/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.208%)  route 0.191ns (53.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.584     0.925    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.191     1.280    system_i/uP/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.893     1.263    system_i/uP/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.234    system_i/uP/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.109%)  route 0.239ns (62.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.584     0.925    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.239     1.305    system_i/uP/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.893     1.263    system_i/uP/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_i/uP/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    system_i/uP/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.022%)  route 0.246ns (56.978%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.567     0.908    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X7Y49          FDRE                                         r  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=9, routed)           0.246     1.295    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]_0[12]
    SLICE_X13Y50         LUT5 (Prop_lut5_I2_O)        0.045     1.340 r  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.340    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[0]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.834     1.204    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X13Y50         FDRE                                         r  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.091     1.266    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[31].reg1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.226ns (52.702%)  route 0.203ns (47.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.553     0.894    system_i/uP_control/result_fase/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y18         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=1, routed)           0.203     1.224    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.gpio_Data_Out_reg_n_0_[31]
    SLICE_X21Y18         LUT5 (Prop_lut5_I0_O)        0.098     1.322 r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[31].reg1[31]_i_2/O
                         net (fo=1, routed)           0.000     1.322    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[31].reg1[31]_i_2_n_0
    SLICE_X21Y18         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[31].reg1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.821     1.191    system_i/uP_control/result_fase/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y18         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[31].reg1_reg[31]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X21Y18         FDRE (Hold_fdre_C_D)         0.091     1.248    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[31].reg1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y1    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y1    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X27Y13   system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/IP2Bus_Error_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X25Y13   system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X24Y14   system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/IP2Bus_WrAck_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X25Y13   system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/IPIC_STATE_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X28Y9    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.sig_rxd_prog_empty_d1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X28Y9    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.sig_rxd_prog_full_d1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X27Y11   system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y40    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y40    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y39    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y39    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y40    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y40    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y39    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y39    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/DAC/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/DAC/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/DAC/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/DAC/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/DAC/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/DAC/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Max Delay          1292 Endpoints
Min Delay          1292 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/interval_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        31.581ns  (logic 15.070ns (47.719%)  route 16.511ns (52.281%))
  Logic Levels:           56  (CARRY4=44 LUT1=1 LUT2=7 LUT3=4)
  Clock Path Skew:        1.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.751     3.059    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y7          FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456     3.515 f  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=20, routed)          2.802     6.317    system_i/data_source_0/inst/ptos_x_ciclo[1]
    SLICE_X34Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.441 r  system_i/data_source_0/inst/interval[11]_i_27/O
                         net (fo=1, routed)           0.000     6.441    system_i/data_source_0/inst/interval[11]_i_27_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.974 r  system_i/data_source_0/inst/interval_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.974    system_i/data_source_0/inst/interval_reg[11]_i_12_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  system_i/data_source_0/inst/interval_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.091    system_i/data_source_0/inst/interval_reg[11]_i_3_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.208 r  system_i/data_source_0/inst/interval_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.208    system_i/data_source_0/inst/interval_reg[11]_i_2_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     7.489 r  system_i/data_source_0/inst/interval_reg[11]_i_1/CO[0]
                         net (fo=17, routed)          1.036     8.525    system_i/data_source_0/inst/interval_reg[11]_i_1_n_3
    SLICE_X35Y20         LUT2 (Prop_lut2_I1_O)        0.367     8.892 r  system_i/data_source_0/inst/interval[10]_i_18/O
                         net (fo=1, routed)           0.000     8.892    system_i/data_source_0/inst/interval[10]_i_18_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.442 r  system_i/data_source_0/inst/interval_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.442    system_i/data_source_0/inst/interval_reg[10]_i_10_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.556 r  system_i/data_source_0/inst/interval_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.556    system_i/data_source_0/inst/interval_reg[10]_i_5_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  system_i/data_source_0/inst/interval_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.670    system_i/data_source_0/inst/interval_reg[10]_i_2_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.848 r  system_i/data_source_0/inst/interval_reg[10]_i_1/CO[1]
                         net (fo=17, routed)          1.522    11.370    system_i/data_source_0/inst/interval_reg[10]_i_1_n_2
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.329    11.699 r  system_i/data_source_0/inst/interval[9]_i_18/O
                         net (fo=1, routed)           0.000    11.699    system_i/data_source_0/inst/interval[9]_i_18_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.232 r  system_i/data_source_0/inst/interval_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.232    system_i/data_source_0/inst/interval_reg[9]_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.349 r  system_i/data_source_0/inst/interval_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.349    system_i/data_source_0/inst/interval_reg[9]_i_5_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.466 r  system_i/data_source_0/inst/interval_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.466    system_i/data_source_0/inst/interval_reg[9]_i_2_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.645 r  system_i/data_source_0/inst/interval_reg[9]_i_1/CO[1]
                         net (fo=17, routed)          1.220    13.865    system_i/data_source_0/inst/interval_reg[9]_i_1_n_2
    SLICE_X31Y20         LUT3 (Prop_lut3_I0_O)        0.332    14.197 r  system_i/data_source_0/inst/interval[8]_i_16/O
                         net (fo=1, routed)           0.000    14.197    system_i/data_source_0/inst/interval[8]_i_16_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.598 r  system_i/data_source_0/inst/interval_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.598    system_i/data_source_0/inst/interval_reg[8]_i_10_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.712 r  system_i/data_source_0/inst/interval_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.712    system_i/data_source_0/inst/interval_reg[8]_i_5_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.826 r  system_i/data_source_0/inst/interval_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.826    system_i/data_source_0/inst/interval_reg[8]_i_2_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.004 r  system_i/data_source_0/inst/interval_reg[8]_i_1/CO[1]
                         net (fo=17, routed)          1.030    16.034    system_i/data_source_0/inst/interval_reg[8]_i_1_n_2
    SLICE_X29Y21         LUT2 (Prop_lut2_I1_O)        0.329    16.363 r  system_i/data_source_0/inst/interval[7]_i_18/O
                         net (fo=1, routed)           0.000    16.363    system_i/data_source_0/inst/interval[7]_i_18_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.913 r  system_i/data_source_0/inst/interval_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.913    system_i/data_source_0/inst/interval_reg[7]_i_10_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.027 r  system_i/data_source_0/inst/interval_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.027    system_i/data_source_0/inst/interval_reg[7]_i_5_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.141 r  system_i/data_source_0/inst/interval_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.141    system_i/data_source_0/inst/interval_reg[7]_i_2_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.319 r  system_i/data_source_0/inst/interval_reg[7]_i_1/CO[1]
                         net (fo=17, routed)          1.235    18.554    system_i/data_source_0/inst/interval_reg[7]_i_1_n_2
    SLICE_X27Y18         LUT2 (Prop_lut2_I1_O)        0.329    18.883 r  system_i/data_source_0/inst/interval[6]_i_18/O
                         net (fo=1, routed)           0.000    18.883    system_i/data_source_0/inst/interval[6]_i_18_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.433 r  system_i/data_source_0/inst/interval_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.433    system_i/data_source_0/inst/interval_reg[6]_i_10_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.547 r  system_i/data_source_0/inst/interval_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.547    system_i/data_source_0/inst/interval_reg[6]_i_5_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.661 r  system_i/data_source_0/inst/interval_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.661    system_i/data_source_0/inst/interval_reg[6]_i_2_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.839 r  system_i/data_source_0/inst/interval_reg[6]_i_1/CO[1]
                         net (fo=17, routed)          1.033    20.872    system_i/data_source_0/inst/interval_reg[6]_i_1_n_2
    SLICE_X26Y18         LUT2 (Prop_lut2_I1_O)        0.329    21.201 r  system_i/data_source_0/inst/interval[5]_i_18/O
                         net (fo=1, routed)           0.000    21.201    system_i/data_source_0/inst/interval[5]_i_18_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.751 r  system_i/data_source_0/inst/interval_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.751    system_i/data_source_0/inst/interval_reg[5]_i_10_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.865 r  system_i/data_source_0/inst/interval_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.865    system_i/data_source_0/inst/interval_reg[5]_i_5_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.979 r  system_i/data_source_0/inst/interval_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.979    system_i/data_source_0/inst/interval_reg[5]_i_2_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.157 r  system_i/data_source_0/inst/interval_reg[5]_i_1/CO[1]
                         net (fo=17, routed)          1.215    23.373    system_i/data_source_0/inst/interval_reg[5]_i_1_n_2
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.329    23.702 r  system_i/data_source_0/inst/interval[4]_i_18/O
                         net (fo=1, routed)           0.000    23.702    system_i/data_source_0/inst/interval[4]_i_18_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.235 r  system_i/data_source_0/inst/interval_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.235    system_i/data_source_0/inst/interval_reg[4]_i_10_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.352 r  system_i/data_source_0/inst/interval_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.352    system_i/data_source_0/inst/interval_reg[4]_i_5_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.469 r  system_i/data_source_0/inst/interval_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.469    system_i/data_source_0/inst/interval_reg[4]_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.648 r  system_i/data_source_0/inst/interval_reg[4]_i_1/CO[1]
                         net (fo=17, routed)          1.152    25.800    system_i/data_source_0/inst/interval_reg[4]_i_1_n_2
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.332    26.132 r  system_i/data_source_0/inst/interval[3]_i_13/O
                         net (fo=1, routed)           0.000    26.132    system_i/data_source_0/inst/interval[3]_i_13_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.682 r  system_i/data_source_0/inst/interval_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.682    system_i/data_source_0/inst/interval_reg[3]_i_5_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.796 r  system_i/data_source_0/inst/interval_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.796    system_i/data_source_0/inst/interval_reg[3]_i_2_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.974 r  system_i/data_source_0/inst/interval_reg[3]_i_1/CO[1]
                         net (fo=17, routed)          1.351    28.325    system_i/data_source_0/inst/interval_reg[3]_i_1_n_2
    SLICE_X31Y16         LUT2 (Prop_lut2_I1_O)        0.329    28.654 r  system_i/data_source_0/inst/interval[2]_i_18/O
                         net (fo=1, routed)           0.000    28.654    system_i/data_source_0/inst/interval[2]_i_18_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.204 r  system_i/data_source_0/inst/interval_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.204    system_i/data_source_0/inst/interval_reg[2]_i_10_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.318 r  system_i/data_source_0/inst/interval_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.318    system_i/data_source_0/inst/interval_reg[2]_i_5_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.432 r  system_i/data_source_0/inst/interval_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.432    system_i/data_source_0/inst/interval_reg[2]_i_2_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    29.610 r  system_i/data_source_0/inst/interval_reg[2]_i_1/CO[1]
                         net (fo=17, routed)          1.686    31.296    system_i/data_source_0/inst/interval_reg[2]_i_1_n_2
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.329    31.625 r  system_i/data_source_0/inst/interval[1]_i_16/O
                         net (fo=1, routed)           0.000    31.625    system_i/data_source_0/inst/interval[1]_i_16_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.001 r  system_i/data_source_0/inst/interval_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.001    system_i/data_source_0/inst/interval_reg[1]_i_10_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.118 r  system_i/data_source_0/inst/interval_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.118    system_i/data_source_0/inst/interval_reg[1]_i_5_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.433 r  system_i/data_source_0/inst/interval_reg[1]_i_2/O[3]
                         net (fo=2, routed)           1.227    33.661    system_i/data_source_0/inst/interval_reg[1]_i_2_n_4
    SLICE_X33Y19         LUT3 (Prop_lut3_I2_O)        0.307    33.968 r  system_i/data_source_0/inst/interval[0]_i_5/O
                         net (fo=1, routed)           0.000    33.968    system_i/data_source_0/inst/interval[0]_i_5_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.369 r  system_i/data_source_0/inst/interval_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.369    system_i/data_source_0/inst/interval_reg[0]_i_2_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.640 r  system_i/data_source_0/inst/interval_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.000    34.640    system_i/data_source_0/inst/interval_reg[0]_i_1_n_3
    SLICE_X33Y20         FDRE                                         r  system_i/data_source_0/inst/interval_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.489     4.401    system_i/data_source_0/inst/clock
    SLICE_X33Y20         FDRE                                         r  system_i/data_source_0/inst/interval_reg[0]/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/interval_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        29.355ns  (logic 14.072ns (47.937%)  route 15.283ns (52.063%))
  Logic Levels:           54  (CARRY4=43 LUT1=1 LUT2=7 LUT3=3)
  Clock Path Skew:        1.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.751     3.059    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y7          FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456     3.515 f  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=20, routed)          2.802     6.317    system_i/data_source_0/inst/ptos_x_ciclo[1]
    SLICE_X34Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.441 r  system_i/data_source_0/inst/interval[11]_i_27/O
                         net (fo=1, routed)           0.000     6.441    system_i/data_source_0/inst/interval[11]_i_27_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.974 r  system_i/data_source_0/inst/interval_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.974    system_i/data_source_0/inst/interval_reg[11]_i_12_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  system_i/data_source_0/inst/interval_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.091    system_i/data_source_0/inst/interval_reg[11]_i_3_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.208 r  system_i/data_source_0/inst/interval_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.208    system_i/data_source_0/inst/interval_reg[11]_i_2_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     7.489 r  system_i/data_source_0/inst/interval_reg[11]_i_1/CO[0]
                         net (fo=17, routed)          1.036     8.525    system_i/data_source_0/inst/interval_reg[11]_i_1_n_3
    SLICE_X35Y20         LUT2 (Prop_lut2_I1_O)        0.367     8.892 r  system_i/data_source_0/inst/interval[10]_i_18/O
                         net (fo=1, routed)           0.000     8.892    system_i/data_source_0/inst/interval[10]_i_18_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.442 r  system_i/data_source_0/inst/interval_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.442    system_i/data_source_0/inst/interval_reg[10]_i_10_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.556 r  system_i/data_source_0/inst/interval_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.556    system_i/data_source_0/inst/interval_reg[10]_i_5_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  system_i/data_source_0/inst/interval_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.670    system_i/data_source_0/inst/interval_reg[10]_i_2_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.848 r  system_i/data_source_0/inst/interval_reg[10]_i_1/CO[1]
                         net (fo=17, routed)          1.522    11.370    system_i/data_source_0/inst/interval_reg[10]_i_1_n_2
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.329    11.699 r  system_i/data_source_0/inst/interval[9]_i_18/O
                         net (fo=1, routed)           0.000    11.699    system_i/data_source_0/inst/interval[9]_i_18_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.232 r  system_i/data_source_0/inst/interval_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.232    system_i/data_source_0/inst/interval_reg[9]_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.349 r  system_i/data_source_0/inst/interval_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.349    system_i/data_source_0/inst/interval_reg[9]_i_5_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.466 r  system_i/data_source_0/inst/interval_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.466    system_i/data_source_0/inst/interval_reg[9]_i_2_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.645 r  system_i/data_source_0/inst/interval_reg[9]_i_1/CO[1]
                         net (fo=17, routed)          1.220    13.865    system_i/data_source_0/inst/interval_reg[9]_i_1_n_2
    SLICE_X31Y20         LUT3 (Prop_lut3_I0_O)        0.332    14.197 r  system_i/data_source_0/inst/interval[8]_i_16/O
                         net (fo=1, routed)           0.000    14.197    system_i/data_source_0/inst/interval[8]_i_16_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.598 r  system_i/data_source_0/inst/interval_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.598    system_i/data_source_0/inst/interval_reg[8]_i_10_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.712 r  system_i/data_source_0/inst/interval_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.712    system_i/data_source_0/inst/interval_reg[8]_i_5_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.826 r  system_i/data_source_0/inst/interval_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.826    system_i/data_source_0/inst/interval_reg[8]_i_2_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.004 r  system_i/data_source_0/inst/interval_reg[8]_i_1/CO[1]
                         net (fo=17, routed)          1.030    16.034    system_i/data_source_0/inst/interval_reg[8]_i_1_n_2
    SLICE_X29Y21         LUT2 (Prop_lut2_I1_O)        0.329    16.363 r  system_i/data_source_0/inst/interval[7]_i_18/O
                         net (fo=1, routed)           0.000    16.363    system_i/data_source_0/inst/interval[7]_i_18_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.913 r  system_i/data_source_0/inst/interval_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.913    system_i/data_source_0/inst/interval_reg[7]_i_10_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.027 r  system_i/data_source_0/inst/interval_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.027    system_i/data_source_0/inst/interval_reg[7]_i_5_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.141 r  system_i/data_source_0/inst/interval_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.141    system_i/data_source_0/inst/interval_reg[7]_i_2_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.319 r  system_i/data_source_0/inst/interval_reg[7]_i_1/CO[1]
                         net (fo=17, routed)          1.235    18.554    system_i/data_source_0/inst/interval_reg[7]_i_1_n_2
    SLICE_X27Y18         LUT2 (Prop_lut2_I1_O)        0.329    18.883 r  system_i/data_source_0/inst/interval[6]_i_18/O
                         net (fo=1, routed)           0.000    18.883    system_i/data_source_0/inst/interval[6]_i_18_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.433 r  system_i/data_source_0/inst/interval_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.433    system_i/data_source_0/inst/interval_reg[6]_i_10_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.547 r  system_i/data_source_0/inst/interval_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.547    system_i/data_source_0/inst/interval_reg[6]_i_5_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.661 r  system_i/data_source_0/inst/interval_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.661    system_i/data_source_0/inst/interval_reg[6]_i_2_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.839 r  system_i/data_source_0/inst/interval_reg[6]_i_1/CO[1]
                         net (fo=17, routed)          1.033    20.872    system_i/data_source_0/inst/interval_reg[6]_i_1_n_2
    SLICE_X26Y18         LUT2 (Prop_lut2_I1_O)        0.329    21.201 r  system_i/data_source_0/inst/interval[5]_i_18/O
                         net (fo=1, routed)           0.000    21.201    system_i/data_source_0/inst/interval[5]_i_18_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.751 r  system_i/data_source_0/inst/interval_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.751    system_i/data_source_0/inst/interval_reg[5]_i_10_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.865 r  system_i/data_source_0/inst/interval_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.865    system_i/data_source_0/inst/interval_reg[5]_i_5_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.979 r  system_i/data_source_0/inst/interval_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.979    system_i/data_source_0/inst/interval_reg[5]_i_2_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.157 r  system_i/data_source_0/inst/interval_reg[5]_i_1/CO[1]
                         net (fo=17, routed)          1.215    23.373    system_i/data_source_0/inst/interval_reg[5]_i_1_n_2
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.329    23.702 r  system_i/data_source_0/inst/interval[4]_i_18/O
                         net (fo=1, routed)           0.000    23.702    system_i/data_source_0/inst/interval[4]_i_18_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.235 r  system_i/data_source_0/inst/interval_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.235    system_i/data_source_0/inst/interval_reg[4]_i_10_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.352 r  system_i/data_source_0/inst/interval_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.352    system_i/data_source_0/inst/interval_reg[4]_i_5_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.469 r  system_i/data_source_0/inst/interval_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.469    system_i/data_source_0/inst/interval_reg[4]_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.648 r  system_i/data_source_0/inst/interval_reg[4]_i_1/CO[1]
                         net (fo=17, routed)          1.152    25.800    system_i/data_source_0/inst/interval_reg[4]_i_1_n_2
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.332    26.132 r  system_i/data_source_0/inst/interval[3]_i_13/O
                         net (fo=1, routed)           0.000    26.132    system_i/data_source_0/inst/interval[3]_i_13_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.682 r  system_i/data_source_0/inst/interval_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.682    system_i/data_source_0/inst/interval_reg[3]_i_5_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.796 r  system_i/data_source_0/inst/interval_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.796    system_i/data_source_0/inst/interval_reg[3]_i_2_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.974 r  system_i/data_source_0/inst/interval_reg[3]_i_1/CO[1]
                         net (fo=17, routed)          1.351    28.325    system_i/data_source_0/inst/interval_reg[3]_i_1_n_2
    SLICE_X31Y16         LUT2 (Prop_lut2_I1_O)        0.329    28.654 r  system_i/data_source_0/inst/interval[2]_i_18/O
                         net (fo=1, routed)           0.000    28.654    system_i/data_source_0/inst/interval[2]_i_18_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.204 r  system_i/data_source_0/inst/interval_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.204    system_i/data_source_0/inst/interval_reg[2]_i_10_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.318 r  system_i/data_source_0/inst/interval_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.318    system_i/data_source_0/inst/interval_reg[2]_i_5_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.432 r  system_i/data_source_0/inst/interval_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.432    system_i/data_source_0/inst/interval_reg[2]_i_2_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    29.610 r  system_i/data_source_0/inst/interval_reg[2]_i_1/CO[1]
                         net (fo=17, routed)          1.686    31.296    system_i/data_source_0/inst/interval_reg[2]_i_1_n_2
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.329    31.625 r  system_i/data_source_0/inst/interval[1]_i_16/O
                         net (fo=1, routed)           0.000    31.625    system_i/data_source_0/inst/interval[1]_i_16_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.001 r  system_i/data_source_0/inst/interval_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    32.001    system_i/data_source_0/inst/interval_reg[1]_i_10_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.118 r  system_i/data_source_0/inst/interval_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.118    system_i/data_source_0/inst/interval_reg[1]_i_5_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.235 r  system_i/data_source_0/inst/interval_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.235    system_i/data_source_0/inst/interval_reg[1]_i_2_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    32.414 r  system_i/data_source_0/inst/interval_reg[1]_i_1/CO[1]
                         net (fo=17, routed)          0.000    32.414    system_i/data_source_0/inst/interval_reg[1]_i_1_n_2
    SLICE_X32Y17         FDRE                                         r  system_i/data_source_0/inst/interval_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.492     4.404    system_i/data_source_0/inst/clock
    SLICE_X32Y17         FDRE                                         r  system_i/data_source_0/inst/interval_reg[1]/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/interval_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.551ns  (logic 12.954ns (48.789%)  route 13.597ns (51.211%))
  Logic Levels:           49  (CARRY4=39 LUT1=1 LUT2=7 LUT3=2)
  Clock Path Skew:        1.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.751     3.059    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y7          FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456     3.515 f  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=20, routed)          2.802     6.317    system_i/data_source_0/inst/ptos_x_ciclo[1]
    SLICE_X34Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.441 r  system_i/data_source_0/inst/interval[11]_i_27/O
                         net (fo=1, routed)           0.000     6.441    system_i/data_source_0/inst/interval[11]_i_27_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.974 r  system_i/data_source_0/inst/interval_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.974    system_i/data_source_0/inst/interval_reg[11]_i_12_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  system_i/data_source_0/inst/interval_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.091    system_i/data_source_0/inst/interval_reg[11]_i_3_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.208 r  system_i/data_source_0/inst/interval_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.208    system_i/data_source_0/inst/interval_reg[11]_i_2_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     7.489 r  system_i/data_source_0/inst/interval_reg[11]_i_1/CO[0]
                         net (fo=17, routed)          1.036     8.525    system_i/data_source_0/inst/interval_reg[11]_i_1_n_3
    SLICE_X35Y20         LUT2 (Prop_lut2_I1_O)        0.367     8.892 r  system_i/data_source_0/inst/interval[10]_i_18/O
                         net (fo=1, routed)           0.000     8.892    system_i/data_source_0/inst/interval[10]_i_18_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.442 r  system_i/data_source_0/inst/interval_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.442    system_i/data_source_0/inst/interval_reg[10]_i_10_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.556 r  system_i/data_source_0/inst/interval_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.556    system_i/data_source_0/inst/interval_reg[10]_i_5_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  system_i/data_source_0/inst/interval_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.670    system_i/data_source_0/inst/interval_reg[10]_i_2_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.848 r  system_i/data_source_0/inst/interval_reg[10]_i_1/CO[1]
                         net (fo=17, routed)          1.522    11.370    system_i/data_source_0/inst/interval_reg[10]_i_1_n_2
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.329    11.699 r  system_i/data_source_0/inst/interval[9]_i_18/O
                         net (fo=1, routed)           0.000    11.699    system_i/data_source_0/inst/interval[9]_i_18_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.232 r  system_i/data_source_0/inst/interval_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.232    system_i/data_source_0/inst/interval_reg[9]_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.349 r  system_i/data_source_0/inst/interval_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.349    system_i/data_source_0/inst/interval_reg[9]_i_5_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.466 r  system_i/data_source_0/inst/interval_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.466    system_i/data_source_0/inst/interval_reg[9]_i_2_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.645 r  system_i/data_source_0/inst/interval_reg[9]_i_1/CO[1]
                         net (fo=17, routed)          1.220    13.865    system_i/data_source_0/inst/interval_reg[9]_i_1_n_2
    SLICE_X31Y20         LUT3 (Prop_lut3_I0_O)        0.332    14.197 r  system_i/data_source_0/inst/interval[8]_i_16/O
                         net (fo=1, routed)           0.000    14.197    system_i/data_source_0/inst/interval[8]_i_16_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.598 r  system_i/data_source_0/inst/interval_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.598    system_i/data_source_0/inst/interval_reg[8]_i_10_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.712 r  system_i/data_source_0/inst/interval_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.712    system_i/data_source_0/inst/interval_reg[8]_i_5_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.826 r  system_i/data_source_0/inst/interval_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.826    system_i/data_source_0/inst/interval_reg[8]_i_2_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.004 r  system_i/data_source_0/inst/interval_reg[8]_i_1/CO[1]
                         net (fo=17, routed)          1.030    16.034    system_i/data_source_0/inst/interval_reg[8]_i_1_n_2
    SLICE_X29Y21         LUT2 (Prop_lut2_I1_O)        0.329    16.363 r  system_i/data_source_0/inst/interval[7]_i_18/O
                         net (fo=1, routed)           0.000    16.363    system_i/data_source_0/inst/interval[7]_i_18_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.913 r  system_i/data_source_0/inst/interval_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.913    system_i/data_source_0/inst/interval_reg[7]_i_10_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.027 r  system_i/data_source_0/inst/interval_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.027    system_i/data_source_0/inst/interval_reg[7]_i_5_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.141 r  system_i/data_source_0/inst/interval_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.141    system_i/data_source_0/inst/interval_reg[7]_i_2_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.319 r  system_i/data_source_0/inst/interval_reg[7]_i_1/CO[1]
                         net (fo=17, routed)          1.235    18.554    system_i/data_source_0/inst/interval_reg[7]_i_1_n_2
    SLICE_X27Y18         LUT2 (Prop_lut2_I1_O)        0.329    18.883 r  system_i/data_source_0/inst/interval[6]_i_18/O
                         net (fo=1, routed)           0.000    18.883    system_i/data_source_0/inst/interval[6]_i_18_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.433 r  system_i/data_source_0/inst/interval_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.433    system_i/data_source_0/inst/interval_reg[6]_i_10_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.547 r  system_i/data_source_0/inst/interval_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.547    system_i/data_source_0/inst/interval_reg[6]_i_5_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.661 r  system_i/data_source_0/inst/interval_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.661    system_i/data_source_0/inst/interval_reg[6]_i_2_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.839 r  system_i/data_source_0/inst/interval_reg[6]_i_1/CO[1]
                         net (fo=17, routed)          1.033    20.872    system_i/data_source_0/inst/interval_reg[6]_i_1_n_2
    SLICE_X26Y18         LUT2 (Prop_lut2_I1_O)        0.329    21.201 r  system_i/data_source_0/inst/interval[5]_i_18/O
                         net (fo=1, routed)           0.000    21.201    system_i/data_source_0/inst/interval[5]_i_18_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.751 r  system_i/data_source_0/inst/interval_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.751    system_i/data_source_0/inst/interval_reg[5]_i_10_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.865 r  system_i/data_source_0/inst/interval_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.865    system_i/data_source_0/inst/interval_reg[5]_i_5_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.979 r  system_i/data_source_0/inst/interval_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.979    system_i/data_source_0/inst/interval_reg[5]_i_2_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.157 r  system_i/data_source_0/inst/interval_reg[5]_i_1/CO[1]
                         net (fo=17, routed)          1.215    23.373    system_i/data_source_0/inst/interval_reg[5]_i_1_n_2
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.329    23.702 r  system_i/data_source_0/inst/interval[4]_i_18/O
                         net (fo=1, routed)           0.000    23.702    system_i/data_source_0/inst/interval[4]_i_18_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.235 r  system_i/data_source_0/inst/interval_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.235    system_i/data_source_0/inst/interval_reg[4]_i_10_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.352 r  system_i/data_source_0/inst/interval_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.352    system_i/data_source_0/inst/interval_reg[4]_i_5_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.469 r  system_i/data_source_0/inst/interval_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.469    system_i/data_source_0/inst/interval_reg[4]_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.648 r  system_i/data_source_0/inst/interval_reg[4]_i_1/CO[1]
                         net (fo=17, routed)          1.152    25.800    system_i/data_source_0/inst/interval_reg[4]_i_1_n_2
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.332    26.132 r  system_i/data_source_0/inst/interval[3]_i_13/O
                         net (fo=1, routed)           0.000    26.132    system_i/data_source_0/inst/interval[3]_i_13_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.682 r  system_i/data_source_0/inst/interval_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.682    system_i/data_source_0/inst/interval_reg[3]_i_5_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.796 r  system_i/data_source_0/inst/interval_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.796    system_i/data_source_0/inst/interval_reg[3]_i_2_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.974 r  system_i/data_source_0/inst/interval_reg[3]_i_1/CO[1]
                         net (fo=17, routed)          1.351    28.325    system_i/data_source_0/inst/interval_reg[3]_i_1_n_2
    SLICE_X31Y16         LUT2 (Prop_lut2_I1_O)        0.329    28.654 r  system_i/data_source_0/inst/interval[2]_i_18/O
                         net (fo=1, routed)           0.000    28.654    system_i/data_source_0/inst/interval[2]_i_18_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.204 r  system_i/data_source_0/inst/interval_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.204    system_i/data_source_0/inst/interval_reg[2]_i_10_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.318 r  system_i/data_source_0/inst/interval_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.318    system_i/data_source_0/inst/interval_reg[2]_i_5_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.432 r  system_i/data_source_0/inst/interval_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.432    system_i/data_source_0/inst/interval_reg[2]_i_2_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    29.610 r  system_i/data_source_0/inst/interval_reg[2]_i_1/CO[1]
                         net (fo=17, routed)          0.000    29.610    system_i/data_source_0/inst/interval_reg[2]_i_1_n_2
    SLICE_X31Y19         FDRE                                         r  system_i/data_source_0/inst/interval_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.488     4.400    system_i/data_source_0/inst/clock
    SLICE_X31Y19         FDRE                                         r  system_i/data_source_0/inst/interval_reg[2]/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/interval_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.915ns  (logic 11.669ns (48.794%)  route 12.246ns (51.206%))
  Logic Levels:           44  (CARRY4=35 LUT1=1 LUT2=6 LUT3=2)
  Clock Path Skew:        1.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.751     3.059    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y7          FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456     3.515 f  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=20, routed)          2.802     6.317    system_i/data_source_0/inst/ptos_x_ciclo[1]
    SLICE_X34Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.441 r  system_i/data_source_0/inst/interval[11]_i_27/O
                         net (fo=1, routed)           0.000     6.441    system_i/data_source_0/inst/interval[11]_i_27_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.974 r  system_i/data_source_0/inst/interval_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.974    system_i/data_source_0/inst/interval_reg[11]_i_12_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  system_i/data_source_0/inst/interval_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.091    system_i/data_source_0/inst/interval_reg[11]_i_3_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.208 r  system_i/data_source_0/inst/interval_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.208    system_i/data_source_0/inst/interval_reg[11]_i_2_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     7.489 r  system_i/data_source_0/inst/interval_reg[11]_i_1/CO[0]
                         net (fo=17, routed)          1.036     8.525    system_i/data_source_0/inst/interval_reg[11]_i_1_n_3
    SLICE_X35Y20         LUT2 (Prop_lut2_I1_O)        0.367     8.892 r  system_i/data_source_0/inst/interval[10]_i_18/O
                         net (fo=1, routed)           0.000     8.892    system_i/data_source_0/inst/interval[10]_i_18_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.442 r  system_i/data_source_0/inst/interval_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.442    system_i/data_source_0/inst/interval_reg[10]_i_10_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.556 r  system_i/data_source_0/inst/interval_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.556    system_i/data_source_0/inst/interval_reg[10]_i_5_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  system_i/data_source_0/inst/interval_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.670    system_i/data_source_0/inst/interval_reg[10]_i_2_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.848 r  system_i/data_source_0/inst/interval_reg[10]_i_1/CO[1]
                         net (fo=17, routed)          1.522    11.370    system_i/data_source_0/inst/interval_reg[10]_i_1_n_2
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.329    11.699 r  system_i/data_source_0/inst/interval[9]_i_18/O
                         net (fo=1, routed)           0.000    11.699    system_i/data_source_0/inst/interval[9]_i_18_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.232 r  system_i/data_source_0/inst/interval_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.232    system_i/data_source_0/inst/interval_reg[9]_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.349 r  system_i/data_source_0/inst/interval_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.349    system_i/data_source_0/inst/interval_reg[9]_i_5_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.466 r  system_i/data_source_0/inst/interval_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.466    system_i/data_source_0/inst/interval_reg[9]_i_2_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.645 r  system_i/data_source_0/inst/interval_reg[9]_i_1/CO[1]
                         net (fo=17, routed)          1.220    13.865    system_i/data_source_0/inst/interval_reg[9]_i_1_n_2
    SLICE_X31Y20         LUT3 (Prop_lut3_I0_O)        0.332    14.197 r  system_i/data_source_0/inst/interval[8]_i_16/O
                         net (fo=1, routed)           0.000    14.197    system_i/data_source_0/inst/interval[8]_i_16_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.598 r  system_i/data_source_0/inst/interval_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.598    system_i/data_source_0/inst/interval_reg[8]_i_10_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.712 r  system_i/data_source_0/inst/interval_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.712    system_i/data_source_0/inst/interval_reg[8]_i_5_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.826 r  system_i/data_source_0/inst/interval_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.826    system_i/data_source_0/inst/interval_reg[8]_i_2_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.004 r  system_i/data_source_0/inst/interval_reg[8]_i_1/CO[1]
                         net (fo=17, routed)          1.030    16.034    system_i/data_source_0/inst/interval_reg[8]_i_1_n_2
    SLICE_X29Y21         LUT2 (Prop_lut2_I1_O)        0.329    16.363 r  system_i/data_source_0/inst/interval[7]_i_18/O
                         net (fo=1, routed)           0.000    16.363    system_i/data_source_0/inst/interval[7]_i_18_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.913 r  system_i/data_source_0/inst/interval_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.913    system_i/data_source_0/inst/interval_reg[7]_i_10_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.027 r  system_i/data_source_0/inst/interval_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.027    system_i/data_source_0/inst/interval_reg[7]_i_5_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.141 r  system_i/data_source_0/inst/interval_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.141    system_i/data_source_0/inst/interval_reg[7]_i_2_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.319 r  system_i/data_source_0/inst/interval_reg[7]_i_1/CO[1]
                         net (fo=17, routed)          1.235    18.554    system_i/data_source_0/inst/interval_reg[7]_i_1_n_2
    SLICE_X27Y18         LUT2 (Prop_lut2_I1_O)        0.329    18.883 r  system_i/data_source_0/inst/interval[6]_i_18/O
                         net (fo=1, routed)           0.000    18.883    system_i/data_source_0/inst/interval[6]_i_18_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.433 r  system_i/data_source_0/inst/interval_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.433    system_i/data_source_0/inst/interval_reg[6]_i_10_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.547 r  system_i/data_source_0/inst/interval_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.547    system_i/data_source_0/inst/interval_reg[6]_i_5_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.661 r  system_i/data_source_0/inst/interval_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.661    system_i/data_source_0/inst/interval_reg[6]_i_2_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.839 r  system_i/data_source_0/inst/interval_reg[6]_i_1/CO[1]
                         net (fo=17, routed)          1.033    20.872    system_i/data_source_0/inst/interval_reg[6]_i_1_n_2
    SLICE_X26Y18         LUT2 (Prop_lut2_I1_O)        0.329    21.201 r  system_i/data_source_0/inst/interval[5]_i_18/O
                         net (fo=1, routed)           0.000    21.201    system_i/data_source_0/inst/interval[5]_i_18_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.751 r  system_i/data_source_0/inst/interval_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.751    system_i/data_source_0/inst/interval_reg[5]_i_10_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.865 r  system_i/data_source_0/inst/interval_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.865    system_i/data_source_0/inst/interval_reg[5]_i_5_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.979 r  system_i/data_source_0/inst/interval_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.979    system_i/data_source_0/inst/interval_reg[5]_i_2_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.157 r  system_i/data_source_0/inst/interval_reg[5]_i_1/CO[1]
                         net (fo=17, routed)          1.215    23.373    system_i/data_source_0/inst/interval_reg[5]_i_1_n_2
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.329    23.702 r  system_i/data_source_0/inst/interval[4]_i_18/O
                         net (fo=1, routed)           0.000    23.702    system_i/data_source_0/inst/interval[4]_i_18_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.235 r  system_i/data_source_0/inst/interval_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.235    system_i/data_source_0/inst/interval_reg[4]_i_10_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.352 r  system_i/data_source_0/inst/interval_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.352    system_i/data_source_0/inst/interval_reg[4]_i_5_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.469 r  system_i/data_source_0/inst/interval_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.469    system_i/data_source_0/inst/interval_reg[4]_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.648 r  system_i/data_source_0/inst/interval_reg[4]_i_1/CO[1]
                         net (fo=17, routed)          1.152    25.800    system_i/data_source_0/inst/interval_reg[4]_i_1_n_2
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.332    26.132 r  system_i/data_source_0/inst/interval[3]_i_13/O
                         net (fo=1, routed)           0.000    26.132    system_i/data_source_0/inst/interval[3]_i_13_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.682 r  system_i/data_source_0/inst/interval_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.682    system_i/data_source_0/inst/interval_reg[3]_i_5_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.796 r  system_i/data_source_0/inst/interval_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.796    system_i/data_source_0/inst/interval_reg[3]_i_2_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.974 r  system_i/data_source_0/inst/interval_reg[3]_i_1/CO[1]
                         net (fo=17, routed)          0.000    26.974    system_i/data_source_0/inst/interval_reg[3]_i_1_n_2
    SLICE_X29Y20         FDRE                                         r  system_i/data_source_0/inst/interval_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.488     4.400    system_i/data_source_0/inst/clock
    SLICE_X29Y20         FDRE                                         r  system_i/data_source_0/inst/interval_reg[3]/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/interval_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.589ns  (logic 10.495ns (48.614%)  route 11.094ns (51.386%))
  Logic Levels:           40  (CARRY4=32 LUT1=1 LUT2=6 LUT3=1)
  Clock Path Skew:        1.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.751     3.059    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y7          FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456     3.515 f  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=20, routed)          2.802     6.317    system_i/data_source_0/inst/ptos_x_ciclo[1]
    SLICE_X34Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.441 r  system_i/data_source_0/inst/interval[11]_i_27/O
                         net (fo=1, routed)           0.000     6.441    system_i/data_source_0/inst/interval[11]_i_27_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.974 r  system_i/data_source_0/inst/interval_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.974    system_i/data_source_0/inst/interval_reg[11]_i_12_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  system_i/data_source_0/inst/interval_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.091    system_i/data_source_0/inst/interval_reg[11]_i_3_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.208 r  system_i/data_source_0/inst/interval_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.208    system_i/data_source_0/inst/interval_reg[11]_i_2_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     7.489 r  system_i/data_source_0/inst/interval_reg[11]_i_1/CO[0]
                         net (fo=17, routed)          1.036     8.525    system_i/data_source_0/inst/interval_reg[11]_i_1_n_3
    SLICE_X35Y20         LUT2 (Prop_lut2_I1_O)        0.367     8.892 r  system_i/data_source_0/inst/interval[10]_i_18/O
                         net (fo=1, routed)           0.000     8.892    system_i/data_source_0/inst/interval[10]_i_18_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.442 r  system_i/data_source_0/inst/interval_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.442    system_i/data_source_0/inst/interval_reg[10]_i_10_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.556 r  system_i/data_source_0/inst/interval_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.556    system_i/data_source_0/inst/interval_reg[10]_i_5_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  system_i/data_source_0/inst/interval_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.670    system_i/data_source_0/inst/interval_reg[10]_i_2_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.848 r  system_i/data_source_0/inst/interval_reg[10]_i_1/CO[1]
                         net (fo=17, routed)          1.522    11.370    system_i/data_source_0/inst/interval_reg[10]_i_1_n_2
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.329    11.699 r  system_i/data_source_0/inst/interval[9]_i_18/O
                         net (fo=1, routed)           0.000    11.699    system_i/data_source_0/inst/interval[9]_i_18_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.232 r  system_i/data_source_0/inst/interval_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.232    system_i/data_source_0/inst/interval_reg[9]_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.349 r  system_i/data_source_0/inst/interval_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.349    system_i/data_source_0/inst/interval_reg[9]_i_5_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.466 r  system_i/data_source_0/inst/interval_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.466    system_i/data_source_0/inst/interval_reg[9]_i_2_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.645 r  system_i/data_source_0/inst/interval_reg[9]_i_1/CO[1]
                         net (fo=17, routed)          1.220    13.865    system_i/data_source_0/inst/interval_reg[9]_i_1_n_2
    SLICE_X31Y20         LUT3 (Prop_lut3_I0_O)        0.332    14.197 r  system_i/data_source_0/inst/interval[8]_i_16/O
                         net (fo=1, routed)           0.000    14.197    system_i/data_source_0/inst/interval[8]_i_16_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.598 r  system_i/data_source_0/inst/interval_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.598    system_i/data_source_0/inst/interval_reg[8]_i_10_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.712 r  system_i/data_source_0/inst/interval_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.712    system_i/data_source_0/inst/interval_reg[8]_i_5_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.826 r  system_i/data_source_0/inst/interval_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.826    system_i/data_source_0/inst/interval_reg[8]_i_2_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.004 r  system_i/data_source_0/inst/interval_reg[8]_i_1/CO[1]
                         net (fo=17, routed)          1.030    16.034    system_i/data_source_0/inst/interval_reg[8]_i_1_n_2
    SLICE_X29Y21         LUT2 (Prop_lut2_I1_O)        0.329    16.363 r  system_i/data_source_0/inst/interval[7]_i_18/O
                         net (fo=1, routed)           0.000    16.363    system_i/data_source_0/inst/interval[7]_i_18_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.913 r  system_i/data_source_0/inst/interval_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.913    system_i/data_source_0/inst/interval_reg[7]_i_10_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.027 r  system_i/data_source_0/inst/interval_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.027    system_i/data_source_0/inst/interval_reg[7]_i_5_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.141 r  system_i/data_source_0/inst/interval_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.141    system_i/data_source_0/inst/interval_reg[7]_i_2_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.319 r  system_i/data_source_0/inst/interval_reg[7]_i_1/CO[1]
                         net (fo=17, routed)          1.235    18.554    system_i/data_source_0/inst/interval_reg[7]_i_1_n_2
    SLICE_X27Y18         LUT2 (Prop_lut2_I1_O)        0.329    18.883 r  system_i/data_source_0/inst/interval[6]_i_18/O
                         net (fo=1, routed)           0.000    18.883    system_i/data_source_0/inst/interval[6]_i_18_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.433 r  system_i/data_source_0/inst/interval_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.433    system_i/data_source_0/inst/interval_reg[6]_i_10_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.547 r  system_i/data_source_0/inst/interval_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.547    system_i/data_source_0/inst/interval_reg[6]_i_5_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.661 r  system_i/data_source_0/inst/interval_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.661    system_i/data_source_0/inst/interval_reg[6]_i_2_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.839 r  system_i/data_source_0/inst/interval_reg[6]_i_1/CO[1]
                         net (fo=17, routed)          1.033    20.872    system_i/data_source_0/inst/interval_reg[6]_i_1_n_2
    SLICE_X26Y18         LUT2 (Prop_lut2_I1_O)        0.329    21.201 r  system_i/data_source_0/inst/interval[5]_i_18/O
                         net (fo=1, routed)           0.000    21.201    system_i/data_source_0/inst/interval[5]_i_18_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.751 r  system_i/data_source_0/inst/interval_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.751    system_i/data_source_0/inst/interval_reg[5]_i_10_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.865 r  system_i/data_source_0/inst/interval_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.865    system_i/data_source_0/inst/interval_reg[5]_i_5_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.979 r  system_i/data_source_0/inst/interval_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.979    system_i/data_source_0/inst/interval_reg[5]_i_2_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.157 r  system_i/data_source_0/inst/interval_reg[5]_i_1/CO[1]
                         net (fo=17, routed)          1.215    23.373    system_i/data_source_0/inst/interval_reg[5]_i_1_n_2
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.329    23.702 r  system_i/data_source_0/inst/interval[4]_i_18/O
                         net (fo=1, routed)           0.000    23.702    system_i/data_source_0/inst/interval[4]_i_18_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.235 r  system_i/data_source_0/inst/interval_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.235    system_i/data_source_0/inst/interval_reg[4]_i_10_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.352 r  system_i/data_source_0/inst/interval_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.352    system_i/data_source_0/inst/interval_reg[4]_i_5_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.469 r  system_i/data_source_0/inst/interval_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.469    system_i/data_source_0/inst/interval_reg[4]_i_2_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.648 r  system_i/data_source_0/inst/interval_reg[4]_i_1/CO[1]
                         net (fo=17, routed)          0.000    24.648    system_i/data_source_0/inst/interval_reg[4]_i_1_n_2
    SLICE_X28Y21         FDRE                                         r  system_i/data_source_0/inst/interval_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.487     4.399    system_i/data_source_0/inst/clock
    SLICE_X28Y21         FDRE                                         r  system_i/data_source_0/inst/interval_reg[4]/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/interval_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.098ns  (logic 9.220ns (48.277%)  route 9.878ns (51.723%))
  Logic Levels:           35  (CARRY4=28 LUT1=1 LUT2=5 LUT3=1)
  Clock Path Skew:        1.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.751     3.059    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y7          FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456     3.515 f  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=20, routed)          2.802     6.317    system_i/data_source_0/inst/ptos_x_ciclo[1]
    SLICE_X34Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.441 r  system_i/data_source_0/inst/interval[11]_i_27/O
                         net (fo=1, routed)           0.000     6.441    system_i/data_source_0/inst/interval[11]_i_27_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.974 r  system_i/data_source_0/inst/interval_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.974    system_i/data_source_0/inst/interval_reg[11]_i_12_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  system_i/data_source_0/inst/interval_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.091    system_i/data_source_0/inst/interval_reg[11]_i_3_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.208 r  system_i/data_source_0/inst/interval_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.208    system_i/data_source_0/inst/interval_reg[11]_i_2_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     7.489 r  system_i/data_source_0/inst/interval_reg[11]_i_1/CO[0]
                         net (fo=17, routed)          1.036     8.525    system_i/data_source_0/inst/interval_reg[11]_i_1_n_3
    SLICE_X35Y20         LUT2 (Prop_lut2_I1_O)        0.367     8.892 r  system_i/data_source_0/inst/interval[10]_i_18/O
                         net (fo=1, routed)           0.000     8.892    system_i/data_source_0/inst/interval[10]_i_18_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.442 r  system_i/data_source_0/inst/interval_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.442    system_i/data_source_0/inst/interval_reg[10]_i_10_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.556 r  system_i/data_source_0/inst/interval_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.556    system_i/data_source_0/inst/interval_reg[10]_i_5_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  system_i/data_source_0/inst/interval_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.670    system_i/data_source_0/inst/interval_reg[10]_i_2_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.848 r  system_i/data_source_0/inst/interval_reg[10]_i_1/CO[1]
                         net (fo=17, routed)          1.522    11.370    system_i/data_source_0/inst/interval_reg[10]_i_1_n_2
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.329    11.699 r  system_i/data_source_0/inst/interval[9]_i_18/O
                         net (fo=1, routed)           0.000    11.699    system_i/data_source_0/inst/interval[9]_i_18_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.232 r  system_i/data_source_0/inst/interval_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.232    system_i/data_source_0/inst/interval_reg[9]_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.349 r  system_i/data_source_0/inst/interval_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.349    system_i/data_source_0/inst/interval_reg[9]_i_5_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.466 r  system_i/data_source_0/inst/interval_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.466    system_i/data_source_0/inst/interval_reg[9]_i_2_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.645 r  system_i/data_source_0/inst/interval_reg[9]_i_1/CO[1]
                         net (fo=17, routed)          1.220    13.865    system_i/data_source_0/inst/interval_reg[9]_i_1_n_2
    SLICE_X31Y20         LUT3 (Prop_lut3_I0_O)        0.332    14.197 r  system_i/data_source_0/inst/interval[8]_i_16/O
                         net (fo=1, routed)           0.000    14.197    system_i/data_source_0/inst/interval[8]_i_16_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.598 r  system_i/data_source_0/inst/interval_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.598    system_i/data_source_0/inst/interval_reg[8]_i_10_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.712 r  system_i/data_source_0/inst/interval_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.712    system_i/data_source_0/inst/interval_reg[8]_i_5_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.826 r  system_i/data_source_0/inst/interval_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.826    system_i/data_source_0/inst/interval_reg[8]_i_2_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.004 r  system_i/data_source_0/inst/interval_reg[8]_i_1/CO[1]
                         net (fo=17, routed)          1.030    16.034    system_i/data_source_0/inst/interval_reg[8]_i_1_n_2
    SLICE_X29Y21         LUT2 (Prop_lut2_I1_O)        0.329    16.363 r  system_i/data_source_0/inst/interval[7]_i_18/O
                         net (fo=1, routed)           0.000    16.363    system_i/data_source_0/inst/interval[7]_i_18_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.913 r  system_i/data_source_0/inst/interval_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.913    system_i/data_source_0/inst/interval_reg[7]_i_10_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.027 r  system_i/data_source_0/inst/interval_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.027    system_i/data_source_0/inst/interval_reg[7]_i_5_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.141 r  system_i/data_source_0/inst/interval_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.141    system_i/data_source_0/inst/interval_reg[7]_i_2_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.319 r  system_i/data_source_0/inst/interval_reg[7]_i_1/CO[1]
                         net (fo=17, routed)          1.235    18.554    system_i/data_source_0/inst/interval_reg[7]_i_1_n_2
    SLICE_X27Y18         LUT2 (Prop_lut2_I1_O)        0.329    18.883 r  system_i/data_source_0/inst/interval[6]_i_18/O
                         net (fo=1, routed)           0.000    18.883    system_i/data_source_0/inst/interval[6]_i_18_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.433 r  system_i/data_source_0/inst/interval_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.433    system_i/data_source_0/inst/interval_reg[6]_i_10_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.547 r  system_i/data_source_0/inst/interval_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.547    system_i/data_source_0/inst/interval_reg[6]_i_5_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.661 r  system_i/data_source_0/inst/interval_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.661    system_i/data_source_0/inst/interval_reg[6]_i_2_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.839 r  system_i/data_source_0/inst/interval_reg[6]_i_1/CO[1]
                         net (fo=17, routed)          1.033    20.872    system_i/data_source_0/inst/interval_reg[6]_i_1_n_2
    SLICE_X26Y18         LUT2 (Prop_lut2_I1_O)        0.329    21.201 r  system_i/data_source_0/inst/interval[5]_i_18/O
                         net (fo=1, routed)           0.000    21.201    system_i/data_source_0/inst/interval[5]_i_18_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.751 r  system_i/data_source_0/inst/interval_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.751    system_i/data_source_0/inst/interval_reg[5]_i_10_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.865 r  system_i/data_source_0/inst/interval_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.865    system_i/data_source_0/inst/interval_reg[5]_i_5_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.979 r  system_i/data_source_0/inst/interval_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.979    system_i/data_source_0/inst/interval_reg[5]_i_2_n_0
    SLICE_X26Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.157 r  system_i/data_source_0/inst/interval_reg[5]_i_1/CO[1]
                         net (fo=17, routed)          0.000    22.157    system_i/data_source_0/inst/interval_reg[5]_i_1_n_2
    SLICE_X26Y21         FDRE                                         r  system_i/data_source_0/inst/interval_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.487     4.399    system_i/data_source_0/inst/clock
    SLICE_X26Y21         FDRE                                         r  system_i/data_source_0/inst/interval_reg[5]/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/interval_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.780ns  (logic 7.935ns (47.289%)  route 8.845ns (52.711%))
  Logic Levels:           30  (CARRY4=24 LUT1=1 LUT2=4 LUT3=1)
  Clock Path Skew:        1.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.751     3.059    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y7          FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456     3.515 f  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=20, routed)          2.802     6.317    system_i/data_source_0/inst/ptos_x_ciclo[1]
    SLICE_X34Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.441 r  system_i/data_source_0/inst/interval[11]_i_27/O
                         net (fo=1, routed)           0.000     6.441    system_i/data_source_0/inst/interval[11]_i_27_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.974 r  system_i/data_source_0/inst/interval_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.974    system_i/data_source_0/inst/interval_reg[11]_i_12_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  system_i/data_source_0/inst/interval_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.091    system_i/data_source_0/inst/interval_reg[11]_i_3_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.208 r  system_i/data_source_0/inst/interval_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.208    system_i/data_source_0/inst/interval_reg[11]_i_2_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     7.489 r  system_i/data_source_0/inst/interval_reg[11]_i_1/CO[0]
                         net (fo=17, routed)          1.036     8.525    system_i/data_source_0/inst/interval_reg[11]_i_1_n_3
    SLICE_X35Y20         LUT2 (Prop_lut2_I1_O)        0.367     8.892 r  system_i/data_source_0/inst/interval[10]_i_18/O
                         net (fo=1, routed)           0.000     8.892    system_i/data_source_0/inst/interval[10]_i_18_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.442 r  system_i/data_source_0/inst/interval_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.442    system_i/data_source_0/inst/interval_reg[10]_i_10_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.556 r  system_i/data_source_0/inst/interval_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.556    system_i/data_source_0/inst/interval_reg[10]_i_5_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  system_i/data_source_0/inst/interval_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.670    system_i/data_source_0/inst/interval_reg[10]_i_2_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.848 r  system_i/data_source_0/inst/interval_reg[10]_i_1/CO[1]
                         net (fo=17, routed)          1.522    11.370    system_i/data_source_0/inst/interval_reg[10]_i_1_n_2
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.329    11.699 r  system_i/data_source_0/inst/interval[9]_i_18/O
                         net (fo=1, routed)           0.000    11.699    system_i/data_source_0/inst/interval[9]_i_18_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.232 r  system_i/data_source_0/inst/interval_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.232    system_i/data_source_0/inst/interval_reg[9]_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.349 r  system_i/data_source_0/inst/interval_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.349    system_i/data_source_0/inst/interval_reg[9]_i_5_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.466 r  system_i/data_source_0/inst/interval_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.466    system_i/data_source_0/inst/interval_reg[9]_i_2_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.645 r  system_i/data_source_0/inst/interval_reg[9]_i_1/CO[1]
                         net (fo=17, routed)          1.220    13.865    system_i/data_source_0/inst/interval_reg[9]_i_1_n_2
    SLICE_X31Y20         LUT3 (Prop_lut3_I0_O)        0.332    14.197 r  system_i/data_source_0/inst/interval[8]_i_16/O
                         net (fo=1, routed)           0.000    14.197    system_i/data_source_0/inst/interval[8]_i_16_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.598 r  system_i/data_source_0/inst/interval_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.598    system_i/data_source_0/inst/interval_reg[8]_i_10_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.712 r  system_i/data_source_0/inst/interval_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.712    system_i/data_source_0/inst/interval_reg[8]_i_5_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.826 r  system_i/data_source_0/inst/interval_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.826    system_i/data_source_0/inst/interval_reg[8]_i_2_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.004 r  system_i/data_source_0/inst/interval_reg[8]_i_1/CO[1]
                         net (fo=17, routed)          1.030    16.034    system_i/data_source_0/inst/interval_reg[8]_i_1_n_2
    SLICE_X29Y21         LUT2 (Prop_lut2_I1_O)        0.329    16.363 r  system_i/data_source_0/inst/interval[7]_i_18/O
                         net (fo=1, routed)           0.000    16.363    system_i/data_source_0/inst/interval[7]_i_18_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.913 r  system_i/data_source_0/inst/interval_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.913    system_i/data_source_0/inst/interval_reg[7]_i_10_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.027 r  system_i/data_source_0/inst/interval_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.027    system_i/data_source_0/inst/interval_reg[7]_i_5_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.141 r  system_i/data_source_0/inst/interval_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.141    system_i/data_source_0/inst/interval_reg[7]_i_2_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.319 r  system_i/data_source_0/inst/interval_reg[7]_i_1/CO[1]
                         net (fo=17, routed)          1.235    18.554    system_i/data_source_0/inst/interval_reg[7]_i_1_n_2
    SLICE_X27Y18         LUT2 (Prop_lut2_I1_O)        0.329    18.883 r  system_i/data_source_0/inst/interval[6]_i_18/O
                         net (fo=1, routed)           0.000    18.883    system_i/data_source_0/inst/interval[6]_i_18_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.433 r  system_i/data_source_0/inst/interval_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.433    system_i/data_source_0/inst/interval_reg[6]_i_10_n_0
    SLICE_X27Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.547 r  system_i/data_source_0/inst/interval_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.547    system_i/data_source_0/inst/interval_reg[6]_i_5_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.661 r  system_i/data_source_0/inst/interval_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.661    system_i/data_source_0/inst/interval_reg[6]_i_2_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.839 r  system_i/data_source_0/inst/interval_reg[6]_i_1/CO[1]
                         net (fo=17, routed)          0.000    19.839    system_i/data_source_0/inst/interval_reg[6]_i_1_n_2
    SLICE_X27Y21         FDRE                                         r  system_i/data_source_0/inst/interval_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.487     4.399    system_i/data_source_0/inst/clock
    SLICE_X27Y21         FDRE                                         r  system_i/data_source_0/inst/interval_reg[6]/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/interval_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.260ns  (logic 6.650ns (46.634%)  route 7.610ns (53.366%))
  Logic Levels:           25  (CARRY4=20 LUT1=1 LUT2=3 LUT3=1)
  Clock Path Skew:        1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.751     3.059    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y7          FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456     3.515 f  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=20, routed)          2.802     6.317    system_i/data_source_0/inst/ptos_x_ciclo[1]
    SLICE_X34Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.441 r  system_i/data_source_0/inst/interval[11]_i_27/O
                         net (fo=1, routed)           0.000     6.441    system_i/data_source_0/inst/interval[11]_i_27_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.974 r  system_i/data_source_0/inst/interval_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.974    system_i/data_source_0/inst/interval_reg[11]_i_12_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  system_i/data_source_0/inst/interval_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.091    system_i/data_source_0/inst/interval_reg[11]_i_3_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.208 r  system_i/data_source_0/inst/interval_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.208    system_i/data_source_0/inst/interval_reg[11]_i_2_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     7.489 r  system_i/data_source_0/inst/interval_reg[11]_i_1/CO[0]
                         net (fo=17, routed)          1.036     8.525    system_i/data_source_0/inst/interval_reg[11]_i_1_n_3
    SLICE_X35Y20         LUT2 (Prop_lut2_I1_O)        0.367     8.892 r  system_i/data_source_0/inst/interval[10]_i_18/O
                         net (fo=1, routed)           0.000     8.892    system_i/data_source_0/inst/interval[10]_i_18_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.442 r  system_i/data_source_0/inst/interval_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.442    system_i/data_source_0/inst/interval_reg[10]_i_10_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.556 r  system_i/data_source_0/inst/interval_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.556    system_i/data_source_0/inst/interval_reg[10]_i_5_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  system_i/data_source_0/inst/interval_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.670    system_i/data_source_0/inst/interval_reg[10]_i_2_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.848 r  system_i/data_source_0/inst/interval_reg[10]_i_1/CO[1]
                         net (fo=17, routed)          1.522    11.370    system_i/data_source_0/inst/interval_reg[10]_i_1_n_2
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.329    11.699 r  system_i/data_source_0/inst/interval[9]_i_18/O
                         net (fo=1, routed)           0.000    11.699    system_i/data_source_0/inst/interval[9]_i_18_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.232 r  system_i/data_source_0/inst/interval_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.232    system_i/data_source_0/inst/interval_reg[9]_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.349 r  system_i/data_source_0/inst/interval_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.349    system_i/data_source_0/inst/interval_reg[9]_i_5_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.466 r  system_i/data_source_0/inst/interval_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.466    system_i/data_source_0/inst/interval_reg[9]_i_2_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.645 r  system_i/data_source_0/inst/interval_reg[9]_i_1/CO[1]
                         net (fo=17, routed)          1.220    13.865    system_i/data_source_0/inst/interval_reg[9]_i_1_n_2
    SLICE_X31Y20         LUT3 (Prop_lut3_I0_O)        0.332    14.197 r  system_i/data_source_0/inst/interval[8]_i_16/O
                         net (fo=1, routed)           0.000    14.197    system_i/data_source_0/inst/interval[8]_i_16_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.598 r  system_i/data_source_0/inst/interval_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.598    system_i/data_source_0/inst/interval_reg[8]_i_10_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.712 r  system_i/data_source_0/inst/interval_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.712    system_i/data_source_0/inst/interval_reg[8]_i_5_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.826 r  system_i/data_source_0/inst/interval_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.826    system_i/data_source_0/inst/interval_reg[8]_i_2_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.004 r  system_i/data_source_0/inst/interval_reg[8]_i_1/CO[1]
                         net (fo=17, routed)          1.030    16.034    system_i/data_source_0/inst/interval_reg[8]_i_1_n_2
    SLICE_X29Y21         LUT2 (Prop_lut2_I1_O)        0.329    16.363 r  system_i/data_source_0/inst/interval[7]_i_18/O
                         net (fo=1, routed)           0.000    16.363    system_i/data_source_0/inst/interval[7]_i_18_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.913 r  system_i/data_source_0/inst/interval_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.913    system_i/data_source_0/inst/interval_reg[7]_i_10_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.027 r  system_i/data_source_0/inst/interval_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.027    system_i/data_source_0/inst/interval_reg[7]_i_5_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.141 r  system_i/data_source_0/inst/interval_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.141    system_i/data_source_0/inst/interval_reg[7]_i_2_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.319 r  system_i/data_source_0/inst/interval_reg[7]_i_1/CO[1]
                         net (fo=17, routed)          0.000    17.319    system_i/data_source_0/inst/interval_reg[7]_i_1_n_2
    SLICE_X29Y24         FDRE                                         r  system_i/data_source_0/inst/interval_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.482     4.394    system_i/data_source_0/inst/clock
    SLICE_X29Y24         FDRE                                         r  system_i/data_source_0/inst/interval_reg[7]/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/interval_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.945ns  (logic 5.365ns (44.916%)  route 6.580ns (55.084%))
  Logic Levels:           20  (CARRY4=16 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.751     3.059    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y7          FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456     3.515 f  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=20, routed)          2.802     6.317    system_i/data_source_0/inst/ptos_x_ciclo[1]
    SLICE_X34Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.441 r  system_i/data_source_0/inst/interval[11]_i_27/O
                         net (fo=1, routed)           0.000     6.441    system_i/data_source_0/inst/interval[11]_i_27_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.974 r  system_i/data_source_0/inst/interval_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.974    system_i/data_source_0/inst/interval_reg[11]_i_12_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  system_i/data_source_0/inst/interval_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.091    system_i/data_source_0/inst/interval_reg[11]_i_3_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.208 r  system_i/data_source_0/inst/interval_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.208    system_i/data_source_0/inst/interval_reg[11]_i_2_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     7.489 r  system_i/data_source_0/inst/interval_reg[11]_i_1/CO[0]
                         net (fo=17, routed)          1.036     8.525    system_i/data_source_0/inst/interval_reg[11]_i_1_n_3
    SLICE_X35Y20         LUT2 (Prop_lut2_I1_O)        0.367     8.892 r  system_i/data_source_0/inst/interval[10]_i_18/O
                         net (fo=1, routed)           0.000     8.892    system_i/data_source_0/inst/interval[10]_i_18_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.442 r  system_i/data_source_0/inst/interval_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.442    system_i/data_source_0/inst/interval_reg[10]_i_10_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.556 r  system_i/data_source_0/inst/interval_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.556    system_i/data_source_0/inst/interval_reg[10]_i_5_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  system_i/data_source_0/inst/interval_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.670    system_i/data_source_0/inst/interval_reg[10]_i_2_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     9.848 r  system_i/data_source_0/inst/interval_reg[10]_i_1/CO[1]
                         net (fo=17, routed)          1.522    11.370    system_i/data_source_0/inst/interval_reg[10]_i_1_n_2
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.329    11.699 r  system_i/data_source_0/inst/interval[9]_i_18/O
                         net (fo=1, routed)           0.000    11.699    system_i/data_source_0/inst/interval[9]_i_18_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.232 r  system_i/data_source_0/inst/interval_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.232    system_i/data_source_0/inst/interval_reg[9]_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.349 r  system_i/data_source_0/inst/interval_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.349    system_i/data_source_0/inst/interval_reg[9]_i_5_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.466 r  system_i/data_source_0/inst/interval_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.466    system_i/data_source_0/inst/interval_reg[9]_i_2_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    12.645 r  system_i/data_source_0/inst/interval_reg[9]_i_1/CO[1]
                         net (fo=17, routed)          1.220    13.865    system_i/data_source_0/inst/interval_reg[9]_i_1_n_2
    SLICE_X31Y20         LUT3 (Prop_lut3_I0_O)        0.332    14.197 r  system_i/data_source_0/inst/interval[8]_i_16/O
                         net (fo=1, routed)           0.000    14.197    system_i/data_source_0/inst/interval[8]_i_16_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.598 r  system_i/data_source_0/inst/interval_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.598    system_i/data_source_0/inst/interval_reg[8]_i_10_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.712 r  system_i/data_source_0/inst/interval_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.712    system_i/data_source_0/inst/interval_reg[8]_i_5_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.826 r  system_i/data_source_0/inst/interval_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.826    system_i/data_source_0/inst/interval_reg[8]_i_2_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.004 r  system_i/data_source_0/inst/interval_reg[8]_i_1/CO[1]
                         net (fo=17, routed)          0.000    15.004    system_i/data_source_0/inst/interval_reg[8]_i_1_n_2
    SLICE_X31Y23         FDRE                                         r  system_i/data_source_0/inst/interval_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.484     4.396    system_i/data_source_0/inst/clock
    SLICE_X31Y23         FDRE                                         r  system_i/data_source_0/inst/interval_reg[8]/C

Slack:                    inf
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_fase/index_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.929ns  (logic 0.716ns (6.552%)  route 10.213ns (93.448%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.679     2.987    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y9          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.419     3.406 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=80, routed)          4.208     7.614    system_i/lock_in/inst/lock_in/filtro_cuadratura/reset_n
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.297     7.911 f  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador[63]_i_3/O
                         net (fo=372, routed)         6.005    13.916    system_i/lock_in/inst/lock_in/filtro_fase/SR[0]
    SLICE_X33Y3          FDCE                                         f  system_i/lock_in/inst/lock_in/filtro_fase/index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.500     4.412    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X33Y3          FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/index_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_fase/MxN0__1/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.281%)  route 0.198ns (54.719%))
  Logic Levels:           0  
  Clock Path Skew:        1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.559     0.900    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y14         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=3, routed)           0.198     1.262    system_i/lock_in/inst/lock_in/filtro_fase/parameter_in_1[29]
    DSP48_X1Y4           DSP48E1                                      r  system_i/lock_in/inst/lock_in/filtro_fase/MxN0__1/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.919     2.064    system_i/lock_in/inst/lock_in/filtro_fase/clk
    DSP48_X1Y4           DSP48E1                                      r  system_i/lock_in/inst/lock_in/filtro_fase/MxN0__1/CLK

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_fase/MxN0/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.931%)  route 0.221ns (61.069%))
  Logic Levels:           0  
  Clock Path Skew:        1.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.562     0.903    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y8          FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=3, routed)           0.221     1.265    system_i/lock_in/inst/lock_in/filtro_fase/parameter_in_0[26]
    DSP48_X1Y2           DSP48E1                                      r  system_i/lock_in/inst/lock_in/filtro_fase/MxN0/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.921     2.066    system_i/lock_in/inst/lock_in/filtro_fase/clk
    DSP48_X1Y2           DSP48E1                                      r  system_i/lock_in/inst/lock_in/filtro_fase/MxN0/CLK

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_fase/MxN0__1/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.733%)  route 0.223ns (61.267%))
  Logic Levels:           0  
  Clock Path Skew:        1.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.561     0.901    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y11         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.223     1.266    system_i/lock_in/inst/lock_in/filtro_fase/parameter_in_1[28]
    DSP48_X1Y4           DSP48E1                                      r  system_i/lock_in/inst/lock_in/filtro_fase/MxN0__1/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.919     2.064    system_i/lock_in/inst/lock_in/filtro_fase/clk
    DSP48_X1Y4           DSP48E1                                      r  system_i/lock_in/inst/lock_in/filtro_fase/MxN0__1/CLK

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_fase/MxN0__0/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.148ns (40.268%)  route 0.220ns (59.732%))
  Logic Levels:           0  
  Clock Path Skew:        1.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.562     0.903    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y8          FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.148     1.051 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/Q
                         net (fo=4, routed)           0.220     1.270    system_i/lock_in/inst/lock_in/filtro_fase/parameter_in_0[13]
    DSP48_X1Y3           DSP48E1                                      r  system_i/lock_in/inst/lock_in/filtro_fase/MxN0__0/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.920     2.065    system_i/lock_in/inst/lock_in/filtro_fase/clk
    DSP48_X1Y3           DSP48E1                                      r  system_i/lock_in/inst/lock_in/filtro_fase/MxN0__0/CLK

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_fase/MxN0__1/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.477%)  route 0.235ns (62.523%))
  Logic Levels:           0  
  Clock Path Skew:        1.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.561     0.901    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y11         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=3, routed)           0.235     1.278    system_i/lock_in/inst/lock_in/filtro_fase/parameter_in_1[26]
    DSP48_X1Y4           DSP48E1                                      r  system_i/lock_in/inst/lock_in/filtro_fase/MxN0__1/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.919     2.064    system_i/lock_in/inst/lock_in/filtro_fase/clk
    DSP48_X1Y4           DSP48E1                                      r  system_i/lock_in/inst/lock_in/filtro_fase/MxN0__1/CLK

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_fase/MxN0/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.467%)  route 0.235ns (62.533%))
  Logic Levels:           0  
  Clock Path Skew:        1.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.562     0.903    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y8          FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.235     1.279    system_i/lock_in/inst/lock_in/filtro_fase/parameter_in_0[28]
    DSP48_X1Y2           DSP48E1                                      r  system_i/lock_in/inst/lock_in/filtro_fase/MxN0/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.921     2.066    system_i/lock_in/inst/lock_in/filtro_fase/clk
    DSP48_X1Y2           DSP48E1                                      r  system_i/lock_in/inst/lock_in/filtro_fase/MxN0/CLK

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_fase/MxN0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.947%)  route 0.218ns (57.053%))
  Logic Levels:           0  
  Clock Path Skew:        1.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.562     0.903    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y8          FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.218     1.284    system_i/lock_in/inst/lock_in/filtro_fase/parameter_in_0[31]
    DSP48_X1Y2           DSP48E1                                      r  system_i/lock_in/inst/lock_in/filtro_fase/MxN0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.921     2.066    system_i/lock_in/inst/lock_in/filtro_fase/clk
    DSP48_X1Y2           DSP48E1                                      r  system_i/lock_in/inst/lock_in/filtro_fase/MxN0/CLK

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_fase/MxN0__1/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.447%)  route 0.257ns (64.553%))
  Logic Levels:           0  
  Clock Path Skew:        1.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.561     0.901    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y11         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/Q
                         net (fo=3, routed)           0.257     1.299    system_i/lock_in/inst/lock_in/filtro_fase/parameter_in_1[22]
    DSP48_X1Y4           DSP48E1                                      r  system_i/lock_in/inst/lock_in/filtro_fase/MxN0__1/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.919     2.064    system_i/lock_in/inst/lock_in/filtro_fase/clk
    DSP48_X1Y4           DSP48E1                                      r  system_i/lock_in/inst/lock_in/filtro_fase/MxN0__1/CLK

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_fase/MxN0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.844%)  route 0.264ns (65.156%))
  Logic Levels:           0  
  Clock Path Skew:        1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.561     0.901    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y11         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/Q
                         net (fo=4, routed)           0.264     1.306    system_i/lock_in/inst/lock_in/filtro_fase/parameter_in_1[16]
    DSP48_X1Y2           DSP48E1                                      r  system_i/lock_in/inst/lock_in/filtro_fase/MxN0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.921     2.066    system_i/lock_in/inst/lock_in/filtro_fase/clk
    DSP48_X1Y2           DSP48E1                                      r  system_i/lock_in/inst/lock_in/filtro_fase/MxN0/CLK

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_fase/MxN0__0/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.409ns  (logic 0.148ns (36.201%)  route 0.261ns (63.799%))
  Logic Levels:           0  
  Clock Path Skew:        1.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.562     0.903    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y8          FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.148     1.051 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/Q
                         net (fo=20, routed)          0.261     1.311    system_i/lock_in/inst/lock_in/filtro_fase/parameter_in_0[10]
    DSP48_X1Y3           DSP48E1                                      r  system_i/lock_in/inst/lock_in/filtro_fase/MxN0__0/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.920     2.065    system_i/lock_in/inst/lock_in/filtro_fase/clk
    DSP48_X1Y3           DSP48E1                                      r  system_i/lock_in/inst/lock_in/filtro_fase/MxN0__0/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/uP/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.154ns  (logic 0.124ns (2.985%)  route 4.030ns (97.015%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/uP/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           3.724     3.724    system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y1          LUT1 (Prop_lut1_I0_O)        0.124     3.848 r  system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.306     4.154    system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y0          FDRE                                         r  system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.576     2.768    system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y0          FDRE                                         r  system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/uP/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.891ns  (logic 0.045ns (2.380%)  route 1.846ns (97.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/uP/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.727     1.727    system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y1          LUT1 (Prop_lut1_I0_O)        0.045     1.772 r  system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.119     1.891    system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y0          FDRE                                         r  system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.860     1.230    system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y0          FDRE                                         r  system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  clk_fpga_0

Max Delay           252 Endpoints
Min Delay           252 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.564ns  (logic 0.642ns (11.538%)  route 4.922ns (88.462%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.673     4.834    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X28Y7          FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y7          FDCE (Prop_fdce_C_Q)         0.518     5.352 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/Q
                         net (fo=2, routed)           0.825     6.177    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_cuad
    SLICE_X27Y7          LUT2 (Prop_lut2_I1_O)        0.124     6.301 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          4.098    10.398    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X1Y4           FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.547     2.740    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X1Y4           FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.424ns  (logic 0.642ns (11.836%)  route 4.782ns (88.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.673     4.834    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X28Y7          FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y7          FDCE (Prop_fdce_C_Q)         0.518     5.352 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/Q
                         net (fo=2, routed)           0.825     6.177    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_cuad
    SLICE_X27Y7          LUT2 (Prop_lut2_I1_O)        0.124     6.301 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          3.958    10.258    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X1Y3           FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.547     2.740    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X1Y3           FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.285ns  (logic 0.642ns (12.147%)  route 4.643ns (87.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.673     4.834    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X28Y7          FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y7          FDCE (Prop_fdce_C_Q)         0.518     5.352 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/Q
                         net (fo=2, routed)           0.825     6.177    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_cuad
    SLICE_X27Y7          LUT2 (Prop_lut2_I1_O)        0.124     6.301 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          3.819    10.119    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X0Y2           FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.548     2.740    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X0Y2           FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.035ns  (logic 0.642ns (12.751%)  route 4.393ns (87.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.673     4.834    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X28Y7          FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y7          FDCE (Prop_fdce_C_Q)         0.518     5.352 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/Q
                         net (fo=2, routed)           0.825     6.177    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_cuad
    SLICE_X27Y7          LUT2 (Prop_lut2_I1_O)        0.124     6.301 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          3.568     9.869    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X7Y1           FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.507     2.700    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X7Y1           FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.969ns  (logic 0.642ns (12.921%)  route 4.327ns (87.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.673     4.834    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X28Y7          FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y7          FDCE (Prop_fdce_C_Q)         0.518     5.352 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/Q
                         net (fo=2, routed)           0.825     6.177    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_cuad
    SLICE_X27Y7          LUT2 (Prop_lut2_I1_O)        0.124     6.301 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          3.502     9.803    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X5Y0           FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.552     2.744    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X5Y0           FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.758ns  (logic 0.642ns (13.494%)  route 4.116ns (86.506%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.673     4.834    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X28Y7          FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y7          FDCE (Prop_fdce_C_Q)         0.518     5.352 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/Q
                         net (fo=2, routed)           0.825     6.177    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_cuad
    SLICE_X27Y7          LUT2 (Prop_lut2_I1_O)        0.124     6.301 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          3.291     9.592    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X7Y0           FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.507     2.700    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X7Y0           FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.607ns  (logic 0.642ns (13.936%)  route 3.965ns (86.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.673     4.834    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X28Y7          FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y7          FDCE (Prop_fdce_C_Q)         0.518     5.352 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/Q
                         net (fo=2, routed)           0.825     6.177    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_cuad
    SLICE_X27Y7          LUT2 (Prop_lut2_I1_O)        0.124     6.301 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          3.140     9.441    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X6Y0           FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.507     2.700    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X6Y0           FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.603ns  (logic 0.642ns (13.947%)  route 3.961ns (86.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.673     4.834    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X28Y7          FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y7          FDCE (Prop_fdce_C_Q)         0.518     5.352 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/Q
                         net (fo=2, routed)           0.825     6.177    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_cuad
    SLICE_X27Y7          LUT2 (Prop_lut2_I1_O)        0.124     6.301 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          3.137     9.437    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X7Y0           FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.507     2.700    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X7Y0           FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.469ns  (logic 0.642ns (14.365%)  route 3.827ns (85.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.673     4.834    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X28Y7          FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y7          FDCE (Prop_fdce_C_Q)         0.518     5.352 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/Q
                         net (fo=2, routed)           0.825     6.177    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_cuad
    SLICE_X27Y7          LUT2 (Prop_lut2_I1_O)        0.124     6.301 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          3.003     9.303    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X8Y1           FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.508     2.701    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X8Y1           FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.458ns  (logic 0.642ns (14.401%)  route 3.816ns (85.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.673     4.834    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X28Y7          FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y7          FDCE (Prop_fdce_C_Q)         0.518     5.352 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/finish_reg/Q
                         net (fo=2, routed)           0.825     6.177    system_i/lock_in/inst/lock_in/filtro_fase/calculo_finalizado_cuad
    SLICE_X27Y7          LUT2 (Prop_lut2_I1_O)        0.124     6.301 r  system_i/lock_in/inst/lock_in/filtro_fase/processing_finished_INST_0/O
                         net (fo=32, routed)          2.992     9.292    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X9Y1           FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.508     2.701    system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X9Y1           FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.141ns (63.949%)  route 0.079ns (36.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.547     1.602    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X23Y25         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDCE (Prop_fdce_C_Q)         0.141     1.743 r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[22]/Q
                         net (fo=3, routed)           0.079     1.823    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[22]
    SLICE_X22Y25         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.812     1.182    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y25         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.141ns (63.949%)  route 0.079ns (36.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.553     1.608    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X23Y31         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDCE (Prop_fdce_C_Q)         0.141     1.749 r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[46]/Q
                         net (fo=3, routed)           0.079     1.829    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[14]
    SLICE_X22Y31         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.819     1.189    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X22Y31         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.141ns (63.949%)  route 0.079ns (36.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.555     1.610    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X23Y33         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDCE (Prop_fdce_C_Q)         0.141     1.751 r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[54]/Q
                         net (fo=3, routed)           0.079     1.831    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[22]
    SLICE_X22Y33         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.821     1.191    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X22Y33         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.577%)  route 0.122ns (46.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.548     1.603    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X23Y23         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y23         FDCE (Prop_fdce_C_Q)         0.141     1.744 r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[12]/Q
                         net (fo=3, routed)           0.122     1.866    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[12]
    SLICE_X24Y23         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.813     1.183    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X24Y23         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.781%)  route 0.121ns (46.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.550     1.605    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X23Y27         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDCE (Prop_fdce_C_Q)         0.141     1.746 r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[31]/Q
                         net (fo=3, routed)           0.121     1.867    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[31]
    SLICE_X24Y27         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.815     1.185    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X24Y27         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.256%)  route 0.110ns (43.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.563     1.618    system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X26Y6          FDRE                                         r  system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y6          FDRE (Prop_fdre_C_Q)         0.141     1.759 r  system_i/DAC/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.110     1.869    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[26]
    RAMB36_X1Y1          RAMB36E1                                     r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.873     1.243    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y1          RAMB36E1                                     r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.249%)  route 0.129ns (47.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.550     1.605    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X23Y27         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDCE (Prop_fdce_C_Q)         0.141     1.746 r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[28]/Q
                         net (fo=3, routed)           0.129     1.875    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[28]
    SLICE_X22Y27         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.815     1.185    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y27         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.825%)  route 0.136ns (49.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.548     1.603    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X23Y26         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDCE (Prop_fdce_C_Q)         0.141     1.744 r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[26]/Q
                         net (fo=3, routed)           0.136     1.881    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[26]
    SLICE_X21Y26         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.815     1.185    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X21Y26         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.911%)  route 0.125ns (47.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.562     1.617    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X9Y35          FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDCE (Prop_fdce_C_Q)         0.141     1.758 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[56]/Q
                         net (fo=3, routed)           0.125     1.884    system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[24]
    SLICE_X8Y35          FDRE                                         r  system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.829     1.199    system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X8Y35          FDRE                                         r  system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.703%)  route 0.132ns (48.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.556     1.611    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X9Y22          FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.141     1.752 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[7]/Q
                         net (fo=3, routed)           0.132     1.884    system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[7]
    SLICE_X7Y22          FDRE                                         r  system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.821     1.191    system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X7Y22          FDRE                                         r  system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           129 Endpoints
Min Delay           129 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/uP/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.611ns  (logic 0.580ns (22.212%)  route 2.031ns (77.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.752     3.060    system_i/uP/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X36Y3          FDRE                                         r  system_i/uP/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.456     3.516 f  system_i/uP/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          1.493     5.009    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axi_aresetn
    SLICE_X28Y8          LUT3 (Prop_lut3_I2_O)        0.124     5.133 r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_i_1/O
                         net (fo=1, routed)           0.539     5.671    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X25Y8          FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.494     2.686    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X25Y8          FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.331ns  (logic 0.456ns (19.565%)  route 1.875ns (80.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.672     2.980    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y10         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/Q
                         net (fo=20, routed)          1.875     5.311    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_o[11]
    SLICE_X43Y15         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.570     2.762    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X43Y15         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.181ns  (logic 0.478ns (21.916%)  route 1.703ns (78.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.673     2.981    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y8          FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.478     3.459 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/Q
                         net (fo=20, routed)          1.703     5.162    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_o[10]
    SLICE_X39Y17         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.567     2.760    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X39Y17         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.057ns  (logic 0.456ns (22.171%)  route 1.601ns (77.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.751     3.059    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y8          FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.456     3.515 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=20, routed)          1.601     5.116    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_o[4]
    SLICE_X41Y17         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.568     2.760    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X41Y17         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.982ns  (logic 0.518ns (26.139%)  route 1.464ns (73.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.667     2.975    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y15         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.518     3.493 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/Q
                         net (fo=20, routed)          1.464     4.957    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_o[8]
    SLICE_X42Y13         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.571     2.763    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X42Y13         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.855ns  (logic 0.478ns (25.771%)  route 1.377ns (74.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.673     2.981    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y8          FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.478     3.459 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/Q
                         net (fo=4, routed)           1.377     4.836    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_o[13]
    SLICE_X37Y14         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.570     2.762    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X37Y14         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.846ns  (logic 0.518ns (28.067%)  route 1.328ns (71.933%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.673     2.981    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y8          FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.518     3.499 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/Q
                         net (fo=4, routed)           1.328     4.827    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_o[14]
    SLICE_X36Y17         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.567     2.760    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X36Y17         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.642ns  (logic 0.456ns (27.776%)  route 1.186ns (72.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.665     2.973    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y17         FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y17         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=62, routed)          1.186     4.615    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/Q[1]
    SLICE_X13Y16         FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.500     2.693    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X13Y16         FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.632ns  (logic 0.518ns (31.738%)  route 1.114ns (68.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.673     2.981    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y8          FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.518     3.499 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/Q
                         net (fo=4, routed)           1.114     4.613    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_o[15]
    SLICE_X38Y17         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.567     2.760    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X38Y17         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.567ns  (logic 0.456ns (29.100%)  route 1.111ns (70.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.672     2.980    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y10         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=20, routed)          1.111     4.547    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_o[9]
    SLICE_X40Y17         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        1.568     2.760    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X40Y17         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.664%)  route 0.112ns (44.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.556     0.897    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y13         FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=2, routed)           0.112     1.150    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/Q[17]
    SLICE_X24Y13         FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.823     1.193    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X24Y13         FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.562     0.903    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y14         FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=2, routed)           0.116     1.160    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/Q[19]
    SLICE_X11Y13         FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.829     1.199    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X11Y13         FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.312%)  route 0.123ns (46.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.557     0.898    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y17         FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y17         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/Q
                         net (fo=2, routed)           0.123     1.162    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/Q[10]
    SLICE_X18Y16         FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.824     1.194    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X18Y16         FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.525%)  route 0.122ns (46.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.561     0.901    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y11         FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y11         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/Q
                         net (fo=2, routed)           0.122     1.165    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/Q[14]
    SLICE_X21Y10         FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.828     1.198    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X21Y10         FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.557%)  route 0.108ns (43.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.582     0.923    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y12          FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[16]/Q
                         net (fo=2, routed)           0.108     1.172    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/Q[15]
    SLICE_X5Y12          FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.849     1.219    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X5Y12          FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.507%)  route 0.116ns (41.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.556     0.897    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y15         FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y15         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/Q
                         net (fo=2, routed)           0.116     1.177    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/Q[17]
    SLICE_X21Y15         FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.824     1.194    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X21Y15         FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.766%)  route 0.137ns (49.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.561     0.901    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y11         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=3, routed)           0.137     1.179    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_o[26]
    SLICE_X30Y9          FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.830     1.200    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X30Y9          FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.268%)  route 0.122ns (42.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.558     0.899    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y19          FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164     1.062 r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.122     1.185    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/Q[4]
    SLICE_X8Y18          FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.825     1.195    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X8Y18          FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.302%)  route 0.161ns (55.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.556     0.897    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y13         FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=2, routed)           0.161     1.185    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/Q[9]
    SLICE_X25Y11         FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.826     1.196    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X25Y11         FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.933%)  route 0.131ns (48.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.579     0.920    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/s_axi_aclk
    SLICE_X1Y14          FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.061 r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.131     1.191    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/Q[28]
    SLICE_X2Y14          FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4553, routed)        0.848     1.218    system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X2Y14          FDRE                                         r  system_i/uP_control/noise_bits_and_data_select/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.054ns  (logic 2.875ns (56.894%)  route 2.178ns (43.106%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.178     3.151    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     3.153 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.153    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     1.901     5.054 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     5.054    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.044ns  (logic 2.867ns (56.834%)  route 2.177ns (43.166%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 f  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.177     3.150    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     1.895     5.044 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     5.044    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.965ns  (logic 2.861ns (57.623%)  route 2.104ns (42.377%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     3.051    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     4.965 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     4.965    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.961ns  (logic 2.856ns (57.570%)  route 2.105ns (42.430%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     3.052    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     3.054 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.054    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     4.961 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     4.961    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.594ns  (logic 1.134ns (71.142%)  route 0.460ns (28.858%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.826    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.828 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.828    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.594 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.594    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.598ns  (logic 1.139ns (71.272%)  route 0.459ns (28.728%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.825    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.598 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.598    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.603ns  (logic 1.143ns (71.279%)  route 0.460ns (28.721%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.849    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     0.754     1.603 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.603    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.612ns  (logic 1.151ns (71.382%)  route 0.461ns (28.618%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 f  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.461     0.850    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     0.852 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.852    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     0.760     1.612 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.612    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.730ns  (logic 3.729ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.759     8.921    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y86         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         3.257    12.650 r  dac_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.650    dac_dat_o[0]
    M19                                                               r  dac_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.720ns  (logic 3.719ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.759     8.921    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y85         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[1]
    M20                  OBUF (Prop_obuf_I_O)         3.247    12.641 r  dac_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.641    dac_dat_o[1]
    M20                                                               r  dac_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.695ns  (logic 3.694ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.755     8.917    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y81         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[3]
    L20                  OBUF (Prop_obuf_I_O)         3.222    12.611 r  dac_dat_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.611    dac_dat_o[3]
    L20                                                               r  dac_dat_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.693ns  (logic 3.692ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.755     8.917    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y82         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[2]
    L19                  OBUF (Prop_obuf_I_O)         3.220    12.610 r  dac_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.610    dac_dat_o[2]
    L19                                                               r  dac_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.675ns  (logic 3.674ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.751     8.913    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y79         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[5]
    J19                  OBUF (Prop_obuf_I_O)         3.202    12.587 r  dac_dat_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.587    dac_dat_o[5]
    J19                                                               r  dac_dat_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.763     8.925    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y92         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.585    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.763     8.925    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     9.398    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.585    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.672ns  (logic 3.671ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.751     8.913    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y80         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[4]
    K19                  OBUF (Prop_obuf_I_O)         3.199    12.584 r  dac_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.584    dac_dat_o[4]
    K19                                                               r  dac_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.659ns  (logic 3.658ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.763     8.925    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y91         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         3.186    12.583 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.583    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_sel/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.658ns  (logic 3.657ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.763     8.925    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y57         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     9.398    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.185    12.583 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.583    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.515ns  (logic 1.514ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.578     1.633    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y65         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y65         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[7]
    H20                  OBUF (Prop_obuf_I_O)         1.337     3.148 r  dac_dat_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.148    dac_dat_o[7]
    H20                                                               r  dac_dat_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.574     1.629    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y69         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y69         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[11]
    F20                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[11]
    F20                                                               r  dac_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.574     1.629    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y70         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y70         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[10]
    F19                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[10]
    F19                                                               r  dac_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.517ns  (logic 1.516ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.578     1.633    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y66         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y66         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[6]
    J20                  OBUF (Prop_obuf_I_O)         1.339     3.150 r  dac_dat_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.150    dac_dat_o[6]
    J20                                                               r  dac_dat_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.518ns  (logic 1.517ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.578     1.633    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y63         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y63         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[9]
    G20                  OBUF (Prop_obuf_I_O)         1.340     3.151 r  dac_dat_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.151    dac_dat_o[9]
    G20                                                               r  dac_dat_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.521ns  (logic 1.520ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.578     1.633    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y64         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y64         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         1.343     3.154 r  dac_dat_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.154    dac_dat_o[8]
    G19                                                               r  dac_dat_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_sel/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.527ns  (logic 1.526ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.580     1.635    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y57         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     1.813    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.349     3.162 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.162    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.528ns  (logic 1.527ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.580     1.635    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y91         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         1.350     3.163 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.163    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.529ns  (logic 1.528ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.580     1.635    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     1.813    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.351     3.165 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.165    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.530ns  (logic 1.529ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.580     1.635    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y92         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         1.352     3.165 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.165    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.725ns  (logic 3.724ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.677     3.677    system_i/DAC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    system_i/DAC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  system_i/DAC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    system_i/DAC/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     4.231    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.252     7.483 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.483    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_clk/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.718ns  (logic 3.717ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.677     3.677    system_i/DAC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    system_i/DAC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  system_i/DAC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    system_i/DAC/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     4.231    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     7.477 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.477    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_clk/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.587ns  (logic 1.586ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.546     0.546    system_i/DAC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    system_i/DAC/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     0.756    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.409     2.164 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.164    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.593ns  (logic 1.592ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.546     0.546    system_i/DAC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    system_i/DAC/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     0.756    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.415     2.171 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.171    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         1.677     5.677    system_i/DAC/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     2.139 f  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     3.899    system_i/DAC/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.000 f  system_i/DAC/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     5.677    system_i/DAC/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=997, routed)         0.546     0.546    system_i/DAC/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    system_i/DAC/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rx_clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.963ns  (logic 2.859ns (57.606%)  route 2.104ns (42.394%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     5.049    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     6.963 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     6.963    daisy_p_o[1]
    U14                                                               f  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.959ns  (logic 2.854ns (57.553%)  route 2.105ns (42.447%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     5.050    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     5.052 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     5.052    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     6.959 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     6.959    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.592ns  (logic 1.132ns (71.105%)  route 0.460ns (28.895%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.824    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.826 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.826    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.592 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.592    daisy_n_o[1]
    U15                                                               f  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.596ns  (logic 1.137ns (71.236%)  route 0.459ns (28.764%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.823    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.596 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.596    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





