.model blinker
.inputs clock reset sel[0] sel[1]
.outputs led[2] led[1] led[0] led_static[2] led_static[1] led_static[0]
.names shift[2] led_static[2]
1 1
.names shift[1] led_static[1]
1 1
.names shift[0] led_static[0]
1 1
.names _LOGIC1
1
.names _LOGIC0
0
.names shift[2] _ivl_16[0]
0 1
.names shift[1] _ivl_16[1]
0 1
.names shift[0] _ivl_16[2]
0 1
.names div[24] _ivl_6 # src/test/resources/xsynth/convert/blinker.v:9
1 1
.names sel[0] sel[1] shift[2] _ivl_16[0] _ivl_18[0] _ivl_20[0] _ivl_14[0]
001--- 1
10-1-- 1
01--1- 1
11---1 1
.names sel[0] sel[1] shift[1] _ivl_16[1] _ivl_18[1] _ivl_20[1] _ivl_14[1]
001--- 1
10-1-- 1
01--1- 1
11---1 1
.names sel[0] sel[1] shift[0] _ivl_16[2] _ivl_18[2] _ivl_20[2] _ivl_14[2]
001--- 1
10-1-- 1
01--1- 1
11---1 1
# IVL_LPM_FF: width=3, Q=led, D=_ivl_14, C=clock, CE=_LOGIC1
.names _LOGIC1 _ivl_14[0] led[2] _ivl_14[0]/EN
0-1 1
11- 1
.latch _ivl_14[0]/EN led[2] re clock 3
.names _LOGIC1 _ivl_14[1] led[1] _ivl_14[1]/EN
0-1 1
11- 1
.latch _ivl_14[1]/EN led[1] re clock 3
.names _LOGIC1 _ivl_14[2] led[0] _ivl_14[2]/EN
0-1 1
11- 1
.latch _ivl_14[2]/EN led[0] re clock 3
.names shift[2] _ivl_27 # src/test/resources/xsynth/convert/blinker.v:10
1 1
.names _ivl_27 _ivl_29
0 1
.names shift[1] _ivl_31[0] # src/test/resources/xsynth/convert/blinker.v:10
1 1
.names shift[0] _ivl_31[1] # src/test/resources/xsynth/convert/blinker.v:10
1 1
# src/test/resources/xsynth/convert/blinker.v:25: IVL_LPM_CONCAT: width=3
.names _ivl_31[0] _ivl_32[0]
1 1
.names _ivl_31[1] _ivl_32[1]
1 1
.names _ivl_29 _ivl_32[2]
1 1
# IVL_LPM_MUX ivl_lpm_width(net)=3, Q=_ivl_35, D0=_ivl_32, D1=_ivl_24
.names reset _ivl_32[0] _ivl_24[0] _ivl_35[0]
01- 1
1-1 1
.names reset _ivl_32[1] _ivl_24[1] _ivl_35[1]
01- 1
1-1 1
.names reset _ivl_32[2] _ivl_24[2] _ivl_35[2]
01- 1
1-1 1
# IVL_LPM_FF: width=3, Q=shift, D=_ivl_35, C=_ivl_6, CE=_LOGIC1
.names _LOGIC1 _ivl_35[0] shift[2] _ivl_35[0]/EN
0-1 1
11- 1
.latch _ivl_35[0]/EN shift[2] re _ivl_6 3
.names _LOGIC1 _ivl_35[1] shift[1] _ivl_35[1]/EN
0-1 1
11- 1
.latch _ivl_35[1]/EN shift[1] re _ivl_6 3
.names _LOGIC1 _ivl_35[2] shift[0] _ivl_35[2]/EN
0-1 1
11- 1
.latch _ivl_35[2]/EN shift[0] re _ivl_6 3
# src/test/resources/xsynth/convert/blinker.v:18: IVL_LPM_ADD: width=34
.names div[0] _ivl_40[0] _ivl_42[0]
10 1
01 1
.names div[0] _ivl_40[0] _ivl_42[0]/cout
11 1
.names div[1] _ivl_40[1] _ivl_42[0]/cout _ivl_42[1]
001 1
010 1
100 1
111 1
.names div[1] _ivl_40[1] _ivl_42[0]/cout _ivl_42[1]/cout
011 1
101 1
11- 1
.names div[2] _ivl_40[2] _ivl_42[1]/cout _ivl_42[2]
001 1
010 1
100 1
111 1
.names div[2] _ivl_40[2] _ivl_42[1]/cout _ivl_42[2]/cout
011 1
101 1
11- 1
.names div[3] _ivl_40[3] _ivl_42[2]/cout _ivl_42[3]
001 1
010 1
100 1
111 1
.names div[3] _ivl_40[3] _ivl_42[2]/cout _ivl_42[3]/cout
011 1
101 1
11- 1
.names div[4] _ivl_40[4] _ivl_42[3]/cout _ivl_42[4]
001 1
010 1
100 1
111 1
.names div[4] _ivl_40[4] _ivl_42[3]/cout _ivl_42[4]/cout
011 1
101 1
11- 1
.names div[5] _ivl_40[5] _ivl_42[4]/cout _ivl_42[5]
001 1
010 1
100 1
111 1
.names div[5] _ivl_40[5] _ivl_42[4]/cout _ivl_42[5]/cout
011 1
101 1
11- 1
.names div[6] _ivl_40[6] _ivl_42[5]/cout _ivl_42[6]
001 1
010 1
100 1
111 1
.names div[6] _ivl_40[6] _ivl_42[5]/cout _ivl_42[6]/cout
011 1
101 1
11- 1
.names div[7] _ivl_40[7] _ivl_42[6]/cout _ivl_42[7]
001 1
010 1
100 1
111 1
.names div[7] _ivl_40[7] _ivl_42[6]/cout _ivl_42[7]/cout
011 1
101 1
11- 1
.names div[8] _ivl_40[8] _ivl_42[7]/cout _ivl_42[8]
001 1
010 1
100 1
111 1
.names div[8] _ivl_40[8] _ivl_42[7]/cout _ivl_42[8]/cout
011 1
101 1
11- 1
.names div[9] _ivl_40[9] _ivl_42[8]/cout _ivl_42[9]
001 1
010 1
100 1
111 1
.names div[9] _ivl_40[9] _ivl_42[8]/cout _ivl_42[9]/cout
011 1
101 1
11- 1
.names div[10] _ivl_40[10] _ivl_42[9]/cout _ivl_42[10]
001 1
010 1
100 1
111 1
.names div[10] _ivl_40[10] _ivl_42[9]/cout _ivl_42[10]/cout
011 1
101 1
11- 1
.names div[11] _ivl_40[11] _ivl_42[10]/cout _ivl_42[11]
001 1
010 1
100 1
111 1
.names div[11] _ivl_40[11] _ivl_42[10]/cout _ivl_42[11]/cout
011 1
101 1
11- 1
.names div[12] _ivl_40[12] _ivl_42[11]/cout _ivl_42[12]
001 1
010 1
100 1
111 1
.names div[12] _ivl_40[12] _ivl_42[11]/cout _ivl_42[12]/cout
011 1
101 1
11- 1
.names div[13] _ivl_40[13] _ivl_42[12]/cout _ivl_42[13]
001 1
010 1
100 1
111 1
.names div[13] _ivl_40[13] _ivl_42[12]/cout _ivl_42[13]/cout
011 1
101 1
11- 1
.names div[14] _ivl_40[14] _ivl_42[13]/cout _ivl_42[14]
001 1
010 1
100 1
111 1
.names div[14] _ivl_40[14] _ivl_42[13]/cout _ivl_42[14]/cout
011 1
101 1
11- 1
.names div[15] _ivl_40[15] _ivl_42[14]/cout _ivl_42[15]
001 1
010 1
100 1
111 1
.names div[15] _ivl_40[15] _ivl_42[14]/cout _ivl_42[15]/cout
011 1
101 1
11- 1
.names div[16] _ivl_40[16] _ivl_42[15]/cout _ivl_42[16]
001 1
010 1
100 1
111 1
.names div[16] _ivl_40[16] _ivl_42[15]/cout _ivl_42[16]/cout
011 1
101 1
11- 1
.names div[17] _ivl_40[17] _ivl_42[16]/cout _ivl_42[17]
001 1
010 1
100 1
111 1
.names div[17] _ivl_40[17] _ivl_42[16]/cout _ivl_42[17]/cout
011 1
101 1
11- 1
.names div[18] _ivl_40[18] _ivl_42[17]/cout _ivl_42[18]
001 1
010 1
100 1
111 1
.names div[18] _ivl_40[18] _ivl_42[17]/cout _ivl_42[18]/cout
011 1
101 1
11- 1
.names div[19] _ivl_40[19] _ivl_42[18]/cout _ivl_42[19]
001 1
010 1
100 1
111 1
.names div[19] _ivl_40[19] _ivl_42[18]/cout _ivl_42[19]/cout
011 1
101 1
11- 1
.names div[20] _ivl_40[20] _ivl_42[19]/cout _ivl_42[20]
001 1
010 1
100 1
111 1
.names div[20] _ivl_40[20] _ivl_42[19]/cout _ivl_42[20]/cout
011 1
101 1
11- 1
.names div[21] _ivl_40[21] _ivl_42[20]/cout _ivl_42[21]
001 1
010 1
100 1
111 1
.names div[21] _ivl_40[21] _ivl_42[20]/cout _ivl_42[21]/cout
011 1
101 1
11- 1
.names div[22] _ivl_40[22] _ivl_42[21]/cout _ivl_42[22]
001 1
010 1
100 1
111 1
.names div[22] _ivl_40[22] _ivl_42[21]/cout _ivl_42[22]/cout
011 1
101 1
11- 1
.names div[23] _ivl_40[23] _ivl_42[22]/cout _ivl_42[23]
001 1
010 1
100 1
111 1
.names div[23] _ivl_40[23] _ivl_42[22]/cout _ivl_42[23]/cout
011 1
101 1
11- 1
.names div[24] _ivl_40[24] _ivl_42[23]/cout _ivl_42[24]
001 1
010 1
100 1
111 1
.names div[24] _ivl_40[24] _ivl_42[23]/cout _ivl_42[24]/cout
011 1
101 1
11- 1
.names div[25] _ivl_40[25] _ivl_42[24]/cout _ivl_42[25]
001 1
010 1
100 1
111 1
.names div[25] _ivl_40[25] _ivl_42[24]/cout _ivl_42[25]/cout
011 1
101 1
11- 1
.names div[26] _ivl_40[26] _ivl_42[25]/cout _ivl_42[26]
001 1
010 1
100 1
111 1
.names div[26] _ivl_40[26] _ivl_42[25]/cout _ivl_42[26]/cout
011 1
101 1
11- 1
.names div[27] _ivl_40[27] _ivl_42[26]/cout _ivl_42[27]
001 1
010 1
100 1
111 1
.names div[27] _ivl_40[27] _ivl_42[26]/cout _ivl_42[27]/cout
011 1
101 1
11- 1
.names div[28] _ivl_40[28] _ivl_42[27]/cout _ivl_42[28]
001 1
010 1
100 1
111 1
.names div[28] _ivl_40[28] _ivl_42[27]/cout _ivl_42[28]/cout
011 1
101 1
11- 1
.names div[29] _ivl_40[29] _ivl_42[28]/cout _ivl_42[29]
001 1
010 1
100 1
111 1
.names div[29] _ivl_40[29] _ivl_42[28]/cout _ivl_42[29]/cout
011 1
101 1
11- 1
.names div[30] _ivl_40[30] _ivl_42[29]/cout _ivl_42[30]
001 1
010 1
100 1
111 1
.names div[30] _ivl_40[30] _ivl_42[29]/cout _ivl_42[30]/cout
011 1
101 1
11- 1
.names div[31] _ivl_40[31] _ivl_42[30]/cout _ivl_42[31]
001 1
010 1
100 1
111 1
.names div[31] _ivl_40[31] _ivl_42[30]/cout _ivl_42[31]/cout
011 1
101 1
11- 1
.names div[32] _ivl_40[32] _ivl_42[31]/cout _ivl_42[32]
001 1
010 1
100 1
111 1
.names div[32] _ivl_40[32] _ivl_42[31]/cout _ivl_42[32]/cout
011 1
101 1
11- 1
.names div[33] _ivl_40[33] _ivl_42[32]/cout _ivl_42[33]
001 1
010 1
100 1
111 1
# IVL_LPM_MUX ivl_lpm_width(net)=34, Q=_ivl_45, D0=_ivl_42, D1=_ivl_38
.names reset _ivl_42[0] _ivl_38[0] _ivl_45[0]
01- 1
1-1 1
.names reset _ivl_42[1] _ivl_38[1] _ivl_45[1]
01- 1
1-1 1
.names reset _ivl_42[2] _ivl_38[2] _ivl_45[2]
01- 1
1-1 1
.names reset _ivl_42[3] _ivl_38[3] _ivl_45[3]
01- 1
1-1 1
.names reset _ivl_42[4] _ivl_38[4] _ivl_45[4]
01- 1
1-1 1
.names reset _ivl_42[5] _ivl_38[5] _ivl_45[5]
01- 1
1-1 1
.names reset _ivl_42[6] _ivl_38[6] _ivl_45[6]
01- 1
1-1 1
.names reset _ivl_42[7] _ivl_38[7] _ivl_45[7]
01- 1
1-1 1
.names reset _ivl_42[8] _ivl_38[8] _ivl_45[8]
01- 1
1-1 1
.names reset _ivl_42[9] _ivl_38[9] _ivl_45[9]
01- 1
1-1 1
.names reset _ivl_42[10] _ivl_38[10] _ivl_45[10]
01- 1
1-1 1
.names reset _ivl_42[11] _ivl_38[11] _ivl_45[11]
01- 1
1-1 1
.names reset _ivl_42[12] _ivl_38[12] _ivl_45[12]
01- 1
1-1 1
.names reset _ivl_42[13] _ivl_38[13] _ivl_45[13]
01- 1
1-1 1
.names reset _ivl_42[14] _ivl_38[14] _ivl_45[14]
01- 1
1-1 1
.names reset _ivl_42[15] _ivl_38[15] _ivl_45[15]
01- 1
1-1 1
.names reset _ivl_42[16] _ivl_38[16] _ivl_45[16]
01- 1
1-1 1
.names reset _ivl_42[17] _ivl_38[17] _ivl_45[17]
01- 1
1-1 1
.names reset _ivl_42[18] _ivl_38[18] _ivl_45[18]
01- 1
1-1 1
.names reset _ivl_42[19] _ivl_38[19] _ivl_45[19]
01- 1
1-1 1
.names reset _ivl_42[20] _ivl_38[20] _ivl_45[20]
01- 1
1-1 1
.names reset _ivl_42[21] _ivl_38[21] _ivl_45[21]
01- 1
1-1 1
.names reset _ivl_42[22] _ivl_38[22] _ivl_45[22]
01- 1
1-1 1
.names reset _ivl_42[23] _ivl_38[23] _ivl_45[23]
01- 1
1-1 1
.names reset _ivl_42[24] _ivl_38[24] _ivl_45[24]
01- 1
1-1 1
.names reset _ivl_42[25] _ivl_38[25] _ivl_45[25]
01- 1
1-1 1
.names reset _ivl_42[26] _ivl_38[26] _ivl_45[26]
01- 1
1-1 1
.names reset _ivl_42[27] _ivl_38[27] _ivl_45[27]
01- 1
1-1 1
.names reset _ivl_42[28] _ivl_38[28] _ivl_45[28]
01- 1
1-1 1
.names reset _ivl_42[29] _ivl_38[29] _ivl_45[29]
01- 1
1-1 1
.names reset _ivl_42[30] _ivl_38[30] _ivl_45[30]
01- 1
1-1 1
.names reset _ivl_42[31] _ivl_38[31] _ivl_45[31]
01- 1
1-1 1
.names reset _ivl_42[32] _ivl_38[32] _ivl_45[32]
01- 1
1-1 1
.names reset _ivl_42[33] _ivl_38[33] _ivl_45[33]
01- 1
1-1 1
# IVL_LPM_FF: width=34, Q=div, D=_ivl_45, C=clock, CE=_LOGIC1
.names _LOGIC1 _ivl_45[0] div[0] _ivl_45[0]/EN
0-1 1
11- 1
.latch _ivl_45[0]/EN div[0] re clock 3
.names _LOGIC1 _ivl_45[1] div[1] _ivl_45[1]/EN
0-1 1
11- 1
.latch _ivl_45[1]/EN div[1] re clock 3
.names _LOGIC1 _ivl_45[2] div[2] _ivl_45[2]/EN
0-1 1
11- 1
.latch _ivl_45[2]/EN div[2] re clock 3
.names _LOGIC1 _ivl_45[3] div[3] _ivl_45[3]/EN
0-1 1
11- 1
.latch _ivl_45[3]/EN div[3] re clock 3
.names _LOGIC1 _ivl_45[4] div[4] _ivl_45[4]/EN
0-1 1
11- 1
.latch _ivl_45[4]/EN div[4] re clock 3
.names _LOGIC1 _ivl_45[5] div[5] _ivl_45[5]/EN
0-1 1
11- 1
.latch _ivl_45[5]/EN div[5] re clock 3
.names _LOGIC1 _ivl_45[6] div[6] _ivl_45[6]/EN
0-1 1
11- 1
.latch _ivl_45[6]/EN div[6] re clock 3
.names _LOGIC1 _ivl_45[7] div[7] _ivl_45[7]/EN
0-1 1
11- 1
.latch _ivl_45[7]/EN div[7] re clock 3
.names _LOGIC1 _ivl_45[8] div[8] _ivl_45[8]/EN
0-1 1
11- 1
.latch _ivl_45[8]/EN div[8] re clock 3
.names _LOGIC1 _ivl_45[9] div[9] _ivl_45[9]/EN
0-1 1
11- 1
.latch _ivl_45[9]/EN div[9] re clock 3
.names _LOGIC1 _ivl_45[10] div[10] _ivl_45[10]/EN
0-1 1
11- 1
.latch _ivl_45[10]/EN div[10] re clock 3
.names _LOGIC1 _ivl_45[11] div[11] _ivl_45[11]/EN
0-1 1
11- 1
.latch _ivl_45[11]/EN div[11] re clock 3
.names _LOGIC1 _ivl_45[12] div[12] _ivl_45[12]/EN
0-1 1
11- 1
.latch _ivl_45[12]/EN div[12] re clock 3
.names _LOGIC1 _ivl_45[13] div[13] _ivl_45[13]/EN
0-1 1
11- 1
.latch _ivl_45[13]/EN div[13] re clock 3
.names _LOGIC1 _ivl_45[14] div[14] _ivl_45[14]/EN
0-1 1
11- 1
.latch _ivl_45[14]/EN div[14] re clock 3
.names _LOGIC1 _ivl_45[15] div[15] _ivl_45[15]/EN
0-1 1
11- 1
.latch _ivl_45[15]/EN div[15] re clock 3
.names _LOGIC1 _ivl_45[16] div[16] _ivl_45[16]/EN
0-1 1
11- 1
.latch _ivl_45[16]/EN div[16] re clock 3
.names _LOGIC1 _ivl_45[17] div[17] _ivl_45[17]/EN
0-1 1
11- 1
.latch _ivl_45[17]/EN div[17] re clock 3
.names _LOGIC1 _ivl_45[18] div[18] _ivl_45[18]/EN
0-1 1
11- 1
.latch _ivl_45[18]/EN div[18] re clock 3
.names _LOGIC1 _ivl_45[19] div[19] _ivl_45[19]/EN
0-1 1
11- 1
.latch _ivl_45[19]/EN div[19] re clock 3
.names _LOGIC1 _ivl_45[20] div[20] _ivl_45[20]/EN
0-1 1
11- 1
.latch _ivl_45[20]/EN div[20] re clock 3
.names _LOGIC1 _ivl_45[21] div[21] _ivl_45[21]/EN
0-1 1
11- 1
.latch _ivl_45[21]/EN div[21] re clock 3
.names _LOGIC1 _ivl_45[22] div[22] _ivl_45[22]/EN
0-1 1
11- 1
.latch _ivl_45[22]/EN div[22] re clock 3
.names _LOGIC1 _ivl_45[23] div[23] _ivl_45[23]/EN
0-1 1
11- 1
.latch _ivl_45[23]/EN div[23] re clock 3
.names _LOGIC1 _ivl_45[24] div[24] _ivl_45[24]/EN
0-1 1
11- 1
.latch _ivl_45[24]/EN div[24] re clock 3
.names _LOGIC1 _ivl_45[25] div[25] _ivl_45[25]/EN
0-1 1
11- 1
.latch _ivl_45[25]/EN div[25] re clock 3
.names _LOGIC1 _ivl_45[26] div[26] _ivl_45[26]/EN
0-1 1
11- 1
.latch _ivl_45[26]/EN div[26] re clock 3
.names _LOGIC1 _ivl_45[27] div[27] _ivl_45[27]/EN
0-1 1
11- 1
.latch _ivl_45[27]/EN div[27] re clock 3
.names _LOGIC1 _ivl_45[28] div[28] _ivl_45[28]/EN
0-1 1
11- 1
.latch _ivl_45[28]/EN div[28] re clock 3
.names _LOGIC1 _ivl_45[29] div[29] _ivl_45[29]/EN
0-1 1
11- 1
.latch _ivl_45[29]/EN div[29] re clock 3
.names _LOGIC1 _ivl_45[30] div[30] _ivl_45[30]/EN
0-1 1
11- 1
.latch _ivl_45[30]/EN div[30] re clock 3
.names _LOGIC1 _ivl_45[31] div[31] _ivl_45[31]/EN
0-1 1
11- 1
.latch _ivl_45[31]/EN div[31] re clock 3
.names _LOGIC1 _ivl_45[32] div[32] _ivl_45[32]/EN
0-1 1
11- 1
.latch _ivl_45[32]/EN div[32] re clock 3
.names _LOGIC1 _ivl_45[33] div[33] _ivl_45[33]/EN
0-1 1
11- 1
.latch _ivl_45[33]/EN div[33] re clock 3
.names _ivl_18[0] # const 0
.names _ivl_18[1] # const 0
.names _ivl_18[2] # const 0
.names _ivl_20[0] # const 1
1
.names _ivl_20[1] # const 1
1
.names _ivl_20[2] # const 1
1
.names _ivl_24[0] # const 1
1
.names _ivl_24[1] # const 0
.names _ivl_24[2] # const 0
.names _ivl_38[0] # const 0
.names _ivl_38[1] # const 0
.names _ivl_38[2] # const 0
.names _ivl_38[3] # const 0
.names _ivl_38[4] # const 0
.names _ivl_38[5] # const 0
.names _ivl_38[6] # const 0
.names _ivl_38[7] # const 0
.names _ivl_38[8] # const 0
.names _ivl_38[9] # const 0
.names _ivl_38[10] # const 0
.names _ivl_38[11] # const 0
.names _ivl_38[12] # const 0
.names _ivl_38[13] # const 0
.names _ivl_38[14] # const 0
.names _ivl_38[15] # const 0
.names _ivl_38[16] # const 0
.names _ivl_38[17] # const 0
.names _ivl_38[18] # const 0
.names _ivl_38[19] # const 0
.names _ivl_38[20] # const 0
.names _ivl_38[21] # const 0
.names _ivl_38[22] # const 0
.names _ivl_38[23] # const 0
.names _ivl_38[24] # const 0
.names _ivl_38[25] # const 0
.names _ivl_38[26] # const 0
.names _ivl_38[27] # const 0
.names _ivl_38[28] # const 0
.names _ivl_38[29] # const 0
.names _ivl_38[30] # const 0
.names _ivl_38[31] # const 0
.names _ivl_38[32] # const 0
.names _ivl_38[33] # const 0
.names _ivl_40[0] # const 1
1
.names _ivl_40[1] # const 0
.names _ivl_40[2] # const 0
.names _ivl_40[3] # const 0
.names _ivl_40[4] # const 0
.names _ivl_40[5] # const 0
.names _ivl_40[6] # const 0
.names _ivl_40[7] # const 0
.names _ivl_40[8] # const 0
.names _ivl_40[9] # const 0
.names _ivl_40[10] # const 0
.names _ivl_40[11] # const 0
.names _ivl_40[12] # const 0
.names _ivl_40[13] # const 0
.names _ivl_40[14] # const 0
.names _ivl_40[15] # const 0
.names _ivl_40[16] # const 0
.names _ivl_40[17] # const 0
.names _ivl_40[18] # const 0
.names _ivl_40[19] # const 0
.names _ivl_40[20] # const 0
.names _ivl_40[21] # const 0
.names _ivl_40[22] # const 0
.names _ivl_40[23] # const 0
.names _ivl_40[24] # const 0
.names _ivl_40[25] # const 0
.names _ivl_40[26] # const 0
.names _ivl_40[27] # const 0
.names _ivl_40[28] # const 0
.names _ivl_40[29] # const 0
.names _ivl_40[30] # const 0
.names _ivl_40[31] # const 0
.names _ivl_40[32] # const 0
.names _ivl_40[33] # const 0
.end
