Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Mon Jan 18 16:30:49 2021
| Host             : DESKTOP-5DGGSE0 running 64-bit major release  (build 9200)
| Command          : report_power -file top_top_module_power_routed.rpt -pb top_top_module_power_summary_routed.pb -rpx top_top_module_power_routed.rpx
| Design           : top_top_module
| Device           : xc7vx485tffg1761-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.474  |
| Dynamic (W)              | 0.230  |
| Device Static (W)        | 0.244  |
| Effective TJA (C/W)      | 1.1    |
| Max Ambient (C)          | 84.5   |
| Junction Temperature (C) | 25.5   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.027 |       10 |       --- |             --- |
| Slice Logic              |     0.026 |     6133 |       --- |             --- |
|   LUT as Logic           |     0.019 |     2035 |    303600 |            0.67 |
|   CARRY4                 |     0.005 |      401 |     75900 |            0.53 |
|   Register               |     0.002 |     2943 |    607200 |            0.48 |
|   LUT as Shift Register  |    <0.001 |       91 |    130800 |            0.07 |
|   LUT as Distributed RAM |    <0.001 |       24 |    130800 |            0.02 |
|   Others                 |     0.000 |      288 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |        1 |    303600 |           <0.01 |
| Signals                  |     0.046 |     6331 |       --- |             --- |
| MMCM                     |     0.098 |        1 |        14 |            7.14 |
| DSPs                     |     0.023 |       28 |      2800 |            1.00 |
| I/O                      |     0.007 |        8 |       700 |            1.14 |
| XADC                     |     0.002 |        1 |       --- |             --- |
| Static Power             |     0.244 |          |           |                 |
| Total                    |     0.474 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.261 |       0.126 |      0.135 |
| Vccaux    |       1.800 |     0.093 |       0.056 |      0.038 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.003 |       0.002 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------+---------------------------------------------------+-----------------+
| Clock                                                                   | Domain                                            | Constraint (ns) |
+-------------------------------------------------------------------------+---------------------------------------------------+-----------------+
| SYSCLK_P                                                                | SYSCLK_P                                          |             5.0 |
| clk_out1_clk_wiz_0                                                      | clk_IP/inst/clk_out1                              |            10.0 |
| clk_out1_clk_wiz_0                                                      | clk_IP/inst/clk_out1_clk_wiz_0                    |            10.0 |
| clk_out2_clk_wiz_0                                                      | clk_IP/inst/clk_out2_clk_wiz_0                    |             5.0 |
| clk_out3_clk_wiz_0                                                      | clk_IP/inst/clk_out3_clk_wiz_0                    |             2.5 |
| clkfbout_clk_wiz_0                                                      | clk_IP/inst/clkfbout_clk_wiz_0                    |             5.0 |
| dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
+-------------------------------------------------------------------------+---------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------+-----------+
| Name                                                                             | Power (W) |
+----------------------------------------------------------------------------------+-----------+
| top_top_module                                                                   |     0.230 |
|   PC_FPGA_bridge                                                                 |     0.003 |
|     inst                                                                         |     0.003 |
|       DECODER_INST                                                               |    <0.001 |
|       PROBE_IN_INST                                                              |     0.001 |
|       PROBE_IN_WIDTH_INST                                                        |    <0.001 |
|       PROBE_OUT_ALL_INST                                                         |     0.002 |
|         G_PROBE_OUT[0].PROBE_OUT0_INST                                           |    <0.001 |
|         G_PROBE_OUT[1].PROBE_OUT0_INST                                           |    <0.001 |
|         G_PROBE_OUT[2].PROBE_OUT0_INST                                           |    <0.001 |
|         G_PROBE_OUT[3].PROBE_OUT0_INST                                           |    <0.001 |
|         G_PROBE_OUT[4].PROBE_OUT0_INST                                           |    <0.001 |
|       PROBE_OUT_WIDTH_INST                                                       |    <0.001 |
|       U_XSDB_SLAVE                                                               |    <0.001 |
|   XADC_Wizard                                                                    |     0.002 |
|   clk_IP                                                                         |     0.108 |
|     inst                                                                         |     0.108 |
|   dbg_hub                                                                        |     0.003 |
|     inst                                                                         |     0.003 |
|       CORE_XSDB.UUT_MASTER                                                       |     0.003 |
|         U_ICON_INTERFACE                                                         |     0.002 |
|           U_CMD1                                                                 |    <0.001 |
|           U_CMD2                                                                 |    <0.001 |
|           U_CMD3                                                                 |    <0.001 |
|           U_CMD4                                                                 |    <0.001 |
|           U_CMD5                                                                 |    <0.001 |
|           U_CMD6_RD                                                              |    <0.001 |
|             U_RD_FIFO                                                            |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst                              |    <0.001 |
|                 inst_fifo_gen                                                    |    <0.001 |
|                   gconvfifo.rf                                                   |    <0.001 |
|                     grf.rf                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                         gr1.gr1_int.rfwft                                        |    <0.001 |
|                         gras.rsts                                                |    <0.001 |
|                         rpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                         gwas.wsts                                                |    <0.001 |
|                         wpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                                      |    <0.001 |
|                         gdm.dm_gen.dm                                            |    <0.001 |
|                           RAM_reg_0_15_0_5                                       |    <0.001 |
|                           RAM_reg_0_15_12_15                                     |    <0.001 |
|                           RAM_reg_0_15_6_11                                      |    <0.001 |
|                       rstblk                                                     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|           U_CMD6_WR                                                              |    <0.001 |
|             U_WR_FIFO                                                            |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst                              |    <0.001 |
|                 inst_fifo_gen                                                    |    <0.001 |
|                   gconvfifo.rf                                                   |    <0.001 |
|                     grf.rf                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                         gras.rsts                                                |    <0.001 |
|                         rpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                         gwas.wsts                                                |    <0.001 |
|                         wpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                                      |    <0.001 |
|                         gdm.dm_gen.dm                                            |    <0.001 |
|                           RAM_reg_0_15_0_5                                       |    <0.001 |
|                           RAM_reg_0_15_12_15                                     |    <0.001 |
|                           RAM_reg_0_15_6_11                                      |    <0.001 |
|                       rstblk                                                     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|           U_CMD7_CTL                                                             |    <0.001 |
|           U_CMD7_STAT                                                            |    <0.001 |
|           U_STATIC_STATUS                                                        |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                           |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                    |    <0.001 |
|           U_RD_ABORT_FLAG                                                        |    <0.001 |
|           U_RD_REQ_FLAG                                                          |    <0.001 |
|           U_TIMER                                                                |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |    <0.001 |
|       CORE_XSDB.U_ICON                                                           |    <0.001 |
|         U_CMD                                                                    |    <0.001 |
|         U_STAT                                                                   |    <0.001 |
|         U_SYNC                                                                   |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_inst                                              |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_switch                                            |    <0.001 |
|   pid_module                                                                     |     0.046 |
|     U0                                                                           |     0.046 |
|       Derivative                                                                 |     0.024 |
|         mult_Nk                                                                  |     0.012 |
|           U0                                                                     |     0.012 |
|             i_mult                                                               |     0.012 |
|               gDSP.gDSP_only.iDSP                                                |     0.012 |
|                 use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay  |    <0.001 |
|                 use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay  |    <0.001 |
|                 use_prim.appDSP48[2].bppDSP48[2].need_output_delay.output_delay  |    <0.001 |
|                 use_prim.iAdelx[0].iAdely[2].use_delay_line.Adelay               |    <0.001 |
|                 use_prim.iAdelx[1].iAdely[1].use_delay_line.Adelay               |    <0.001 |
|                 use_prim.iAdelx[1].iAdely[2].use_delay_line.Adelay               |    <0.001 |
|                 use_prim.iAdelx[2].iAdely[0].use_delay_line.Adelay               |    <0.001 |
|                 use_prim.iAdelx[2].iAdely[1].use_delay_line.Adelay               |    <0.001 |
|                 use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay              |     0.000 |
|                 use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay              |    <0.001 |
|                 use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay              |    <0.001 |
|                 use_prim.iBdelx[2].iBdely[2].need_delay_line.Bdelay              |    <0.001 |
|         mult_integral                                                            |     0.005 |
|           U0                                                                     |     0.005 |
|             i_mult                                                               |     0.005 |
|               gDSP.gDSP_only.iDSP                                                |     0.005 |
|                 use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay  |    <0.001 |
|                 use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay  |    <0.001 |
|                 use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay  |    <0.001 |
|                 use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay              |    <0.001 |
|                 use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay              |    <0.001 |
|         mult_kd                                                                  |     0.004 |
|           U0                                                                     |     0.004 |
|             i_mult                                                               |     0.004 |
|               gDSP.gDSP_only.iDSP                                                |     0.004 |
|                 use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay  |    <0.001 |
|                 use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay  |    <0.001 |
|       Integral                                                                   |     0.015 |
|         mult_0                                                                   |     0.003 |
|           U0                                                                     |     0.003 |
|             i_mult                                                               |     0.003 |
|               gDSP.gDSP_only.iDSP                                                |     0.003 |
|                 use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay  |    <0.001 |
|                 use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay  |    <0.001 |
|         mult_1                                                                   |     0.008 |
|           U0                                                                     |     0.008 |
|             i_mult                                                               |     0.008 |
|               gDSP.gDSP_only.iDSP                                                |     0.008 |
|                 use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay  |    <0.001 |
|                 use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay  |    <0.001 |
|                 use_prim.appDSP48[2].bppDSP48[0].need_output_delay.output_delay  |    <0.001 |
|                 use_prim.appDSP48[2].bppDSP48[1].need_output_delay.output_delay  |    <0.001 |
|                 use_prim.iAdelx[2].iAdely[0].use_delay_line.Adelay               |    <0.001 |
|                 use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay              |    <0.001 |
|                 use_prim.iBdelx[2].iBdely[0].need_delay_line.Bdelay              |    <0.001 |
|                 use_prim.iBdelx[2].iBdely[1].need_delay_line.Bdelay              |     0.000 |
|       PID_sum                                                                    |    <0.001 |
|       Proportional                                                               |     0.006 |
|         mult_0                                                                   |     0.001 |
|           U0                                                                     |     0.001 |
|             i_mult                                                               |     0.001 |
|               gDSP.gDSP_only.iDSP                                                |     0.001 |
|                 inferred_dsp.Pdelay                                              |     0.001 |
|         mult_1                                                                   |     0.005 |
|           U0                                                                     |     0.005 |
|             i_mult                                                               |     0.005 |
|               gDSP.gDSP_only.iDSP                                                |     0.005 |
|                 use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay  |    <0.001 |
|                 use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay  |    <0.001 |
|                 use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay              |    <0.001 |
|                 use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay              |    <0.001 |
|   pwm_module                                                                     |     0.061 |
|     duty_cycle_cal_i                                                             |     0.054 |
|     pwm_i                                                                        |     0.007 |
+----------------------------------------------------------------------------------+-----------+


