// Seed: 1836417666
module module_0 (
    input supply1 id_0,
    output wand id_1,
    output wor id_2,
    output tri0 id_3,
    input wire id_4
);
  logic id_6;
  ;
  assign id_6 = id_0;
endmodule
module module_1 #(
    parameter id_7 = 32'd71
) (
    input uwire id_0,
    input tri1 id_1,
    input wire id_2,
    output logic id_3,
    input supply1 id_4,
    output tri1 id_5,
    output wire id_6,
    input wire _id_7
);
  always @(id_2) id_3 <= -1 == -1;
  logic id_9;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_5,
      id_0
  );
  logic [id_7 : -1] id_10;
endmodule
