

================================================================
== Vitis HLS Report for 'feedforward_Pipeline_VITIS_LOOP_48_1'
================================================================
* Date:           Fri Jun 13 14:38:45 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bnn_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.935 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      786|      786|  7.860 us|  7.860 us|  785|  785|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_48_1  |      784|      784|         2|          1|          1|   784|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     67|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|   2693|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|      24|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      24|   2796|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-------------------------+---------+----+---+------+-----+
    |          Instance          |          Module         | BRAM_18K| DSP| FF|  LUT | URAM|
    +----------------------------+-------------------------+---------+----+---+------+-----+
    |sparsemux_1569_10_6_1_1_U9  |sparsemux_1569_10_6_1_1  |        0|   0|  0|  2693|    0|
    +----------------------------+-------------------------+---------+----+---+------+-----+
    |Total                       |                         |        0|   0|  0|  2693|    0|
    +----------------------------+-------------------------+---------+----+---+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln48_fu_1736_p2   |         +|   0|  0|  13|          10|           1|
    |icmp_ln20_fu_4904_p2  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln48_fu_1730_p2  |      icmp|   0|  0|  13|          10|           9|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  67|          53|          44|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_x       |   9|          2|   10|         20|
    |x_1_fu_1686              |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   22|         44|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln20_reg_4952       |   1|   0|    1|          0|
    |lshr_ln_reg_4947         |   9|   0|    9|          0|
    |trunc_ln48_reg_4943      |   1|   0|    1|          0|
    |x_1_fu_1686              |  10|   0|   10|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  24|   0|   24|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+--------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-------------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_48_1|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_48_1|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_48_1|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_48_1|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_48_1|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  feedforward_Pipeline_VITIS_LOOP_48_1|  return value|
|layer1_activations_2_address0  |  out|    9|   ap_memory|                  layer1_activations_2|         array|
|layer1_activations_2_ce0       |  out|    1|   ap_memory|                  layer1_activations_2|         array|
|layer1_activations_2_we0       |  out|    1|   ap_memory|                  layer1_activations_2|         array|
|layer1_activations_2_d0        |  out|   32|   ap_memory|                  layer1_activations_2|         array|
|layer1_activations_address0    |  out|    9|   ap_memory|                    layer1_activations|         array|
|layer1_activations_ce0         |  out|    1|   ap_memory|                    layer1_activations|         array|
|layer1_activations_we0         |  out|    1|   ap_memory|                    layer1_activations|         array|
|layer1_activations_d0          |  out|   32|   ap_memory|                    layer1_activations|         array|
|a_reload                       |   in|   32|     ap_none|                              a_reload|        scalar|
+-------------------------------+-----+-----+------------+--------------------------------------+--------------+

