// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="operator_int_div3,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160tfbg484-1,HLS_INPUT_CLOCK=2.500000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=1.387000,HLS_SYN_LAT=23,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=93,HLS_SYN_LUT=183,HLS_VERSION=2018_2}" *)

module operator_int_div3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r,
        ap_return
);

parameter    ap_ST_fsm_state1 = 16'd1;
parameter    ap_ST_fsm_state2 = 16'd2;
parameter    ap_ST_fsm_state3 = 16'd4;
parameter    ap_ST_fsm_state4 = 16'd8;
parameter    ap_ST_fsm_state5 = 16'd16;
parameter    ap_ST_fsm_state6 = 16'd32;
parameter    ap_ST_fsm_state7 = 16'd64;
parameter    ap_ST_fsm_state8 = 16'd128;
parameter    ap_ST_fsm_state9 = 16'd256;
parameter    ap_ST_fsm_state10 = 16'd512;
parameter    ap_ST_fsm_state11 = 16'd1024;
parameter    ap_ST_fsm_state12 = 16'd2048;
parameter    ap_ST_fsm_state13 = 16'd4096;
parameter    ap_ST_fsm_state14 = 16'd8192;
parameter    ap_ST_fsm_state15 = 16'd16384;
parameter    ap_ST_fsm_state16 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] in_r;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [1:0] reg_93;
wire    ap_CS_fsm_state2;
wire    grp_lut_div3_chunk_fu_66_ap_idle;
wire    grp_lut_div3_chunk_fu_66_ap_ready;
wire    grp_lut_div3_chunk_fu_66_ap_done;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state14;
reg   [3:0] d_chunk_V_reg_186;
reg   [3:0] d_chunk_V_1_reg_191;
reg   [3:0] d_chunk_V_2_reg_196;
reg   [3:0] d_chunk_V_3_reg_201;
reg   [3:0] d_chunk_V_4_reg_206;
reg   [3:0] d_chunk_V_5_reg_211;
reg   [3:0] d_chunk_V_6_reg_216;
wire   [3:0] d_chunk_V_7_fu_169_p1;
reg   [3:0] d_chunk_V_7_reg_221;
reg   [3:0] q_chunk_V_reg_226;
reg   [3:0] q_chunk_V_1_reg_231;
reg   [3:0] q_chunk_V_2_reg_236;
reg   [3:0] q_chunk_V_3_reg_241;
reg   [3:0] q_chunk_V_4_reg_246;
reg   [3:0] q_chunk_V_5_reg_251;
reg   [3:0] q_chunk_V_6_reg_256;
wire    grp_lut_div3_chunk_fu_66_ap_start;
reg   [3:0] grp_lut_div3_chunk_fu_66_d_V;
reg   [1:0] grp_lut_div3_chunk_fu_66_r_in_V;
wire   [3:0] grp_lut_div3_chunk_fu_66_ap_return_0;
wire   [1:0] grp_lut_div3_chunk_fu_66_ap_return_1;
reg    grp_lut_div3_chunk_fu_66_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
reg   [15:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 grp_lut_div3_chunk_fu_66_ap_start_reg = 1'b0;
end

lut_div3_chunk grp_lut_div3_chunk_fu_66(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lut_div3_chunk_fu_66_ap_start),
    .ap_done(grp_lut_div3_chunk_fu_66_ap_done),
    .ap_idle(grp_lut_div3_chunk_fu_66_ap_idle),
    .ap_ready(grp_lut_div3_chunk_fu_66_ap_ready),
    .d_V(grp_lut_div3_chunk_fu_66_d_V),
    .r_in_V(grp_lut_div3_chunk_fu_66_r_in_V),
    .ap_return_0(grp_lut_div3_chunk_fu_66_ap_return_0),
    .ap_return_1(grp_lut_div3_chunk_fu_66_ap_return_1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lut_div3_chunk_fu_66_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
            grp_lut_div3_chunk_fu_66_ap_start_reg <= 1'b1;
        end else if ((grp_lut_div3_chunk_fu_66_ap_ready == 1'b1)) begin
            grp_lut_div3_chunk_fu_66_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        d_chunk_V_1_reg_191 <= {{in_r[27:24]}};
        d_chunk_V_2_reg_196 <= {{in_r[23:20]}};
        d_chunk_V_3_reg_201 <= {{in_r[19:16]}};
        d_chunk_V_4_reg_206 <= {{in_r[15:12]}};
        d_chunk_V_5_reg_211 <= {{in_r[11:8]}};
        d_chunk_V_6_reg_216 <= {{in_r[7:4]}};
        d_chunk_V_7_reg_221 <= d_chunk_V_7_fu_169_p1;
        d_chunk_V_reg_186 <= {{in_r[31:28]}};
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div3_chunk_fu_66_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        q_chunk_V_1_reg_231 <= grp_lut_div3_chunk_fu_66_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div3_chunk_fu_66_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        q_chunk_V_2_reg_236 <= grp_lut_div3_chunk_fu_66_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div3_chunk_fu_66_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        q_chunk_V_3_reg_241 <= grp_lut_div3_chunk_fu_66_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div3_chunk_fu_66_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        q_chunk_V_4_reg_246 <= grp_lut_div3_chunk_fu_66_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div3_chunk_fu_66_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        q_chunk_V_5_reg_251 <= grp_lut_div3_chunk_fu_66_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div3_chunk_fu_66_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        q_chunk_V_6_reg_256 <= grp_lut_div3_chunk_fu_66_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div3_chunk_fu_66_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        q_chunk_V_reg_226 <= grp_lut_div3_chunk_fu_66_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_lut_div3_chunk_fu_66_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((grp_lut_div3_chunk_fu_66_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((grp_lut_div3_chunk_fu_66_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((grp_lut_div3_chunk_fu_66_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((grp_lut_div3_chunk_fu_66_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((grp_lut_div3_chunk_fu_66_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((grp_lut_div3_chunk_fu_66_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        reg_93 <= grp_lut_div3_chunk_fu_66_ap_return_1;
    end
end

always @ (*) begin
    if (((grp_lut_div3_chunk_fu_66_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_lut_div3_chunk_fu_66_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_lut_div3_chunk_fu_66_d_V = d_chunk_V_7_reg_221;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_lut_div3_chunk_fu_66_d_V = d_chunk_V_6_reg_216;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_lut_div3_chunk_fu_66_d_V = d_chunk_V_5_reg_211;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_lut_div3_chunk_fu_66_d_V = d_chunk_V_4_reg_206;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_lut_div3_chunk_fu_66_d_V = d_chunk_V_3_reg_201;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_lut_div3_chunk_fu_66_d_V = d_chunk_V_2_reg_196;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_lut_div3_chunk_fu_66_d_V = d_chunk_V_1_reg_191;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div3_chunk_fu_66_d_V = d_chunk_V_reg_186;
    end else begin
        grp_lut_div3_chunk_fu_66_d_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_lut_div3_chunk_fu_66_r_in_V = reg_93;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div3_chunk_fu_66_r_in_V = 2'd0;
    end else begin
        grp_lut_div3_chunk_fu_66_r_in_V = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_lut_div3_chunk_fu_66_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_lut_div3_chunk_fu_66_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_lut_div3_chunk_fu_66_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_lut_div3_chunk_fu_66_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_lut_div3_chunk_fu_66_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_lut_div3_chunk_fu_66_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_lut_div3_chunk_fu_66_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_lut_div3_chunk_fu_66_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_return = {{{{{{{{q_chunk_V_reg_226}, {q_chunk_V_1_reg_231}}, {q_chunk_V_2_reg_236}}, {q_chunk_V_3_reg_241}}, {q_chunk_V_4_reg_246}}, {q_chunk_V_5_reg_251}}, {q_chunk_V_6_reg_256}}, {grp_lut_div3_chunk_fu_66_ap_return_0}};

assign d_chunk_V_7_fu_169_p1 = in_r[3:0];

assign grp_lut_div3_chunk_fu_66_ap_start = grp_lut_div3_chunk_fu_66_ap_start_reg;

endmodule //operator_int_div3
