// Seed: 3782240608
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    module_0
);
  output tri0 id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wand id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = 1;
  assign id_9 = 1;
endmodule
module module_1 #(
    parameter id_5 = 32'd34,
    parameter id_6 = 32'd40
) (
    output wire  id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    output uwire id_3,
    output wire  id_4,
    input  tri1  _id_5,
    input  wor   _id_6
);
  wand [{  id_5  ==  1  ,  1  <=  -1  ,  id_6  ,  -1  } : id_6] id_8;
  assign id_8 = 1'b0;
  assign id_8 = 1'b0 == -1;
  logic id_9 = -1'd0;
  module_0 modCall_1 (
      id_9,
      id_8,
      id_9,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  assign modCall_1.id_9 = 0;
  tri id_10 = 1;
endmodule
