# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Display 7 segmentos.srcs/sources_1/new/decodificador_7segmentos.vhd" \
"../../../../Display 7 segmentos.srcs/sim_1/new/decodificador_7seg_tb.vhd" \

# Do not sort compile order
nosort
