\hypertarget{board__memories_8c}{}\section{bsps/arm/atsam/contrib/libraries/libboard/source/board\+\_\+memories.c File Reference}
\label{board__memories_8c}\index{bsps/arm/atsam/contrib/libraries/libboard/source/board\_memories.c@{bsps/arm/atsam/contrib/libraries/libboard/source/board\_memories.c}}
{\ttfamily \#include \char`\"{}board.\+h\char`\"{}}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{board__memories_8c_ab430b196cc83d9f72a7698d1bf7d0e88}\label{board__memories_8c_ab430b196cc83d9f72a7698d1bf7d0e88}} 
\#define {\bfseries S\+D\+R\+A\+M\+\_\+\+B\+A0}~(1 $<$$<$ 20)
\item 
\mbox{\Hypertarget{board__memories_8c_a5b1450f209fa3c9a2f3ab8d8137a7ec0}\label{board__memories_8c_a5b1450f209fa3c9a2f3ab8d8137a7ec0}} 
\#define {\bfseries S\+D\+R\+A\+M\+\_\+\+B\+A1}~(1 $<$$<$ 21)
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{board__memories_8c_a8ea3c52cac7c32af89caf46e1d338a14}\label{board__memories_8c_a8ea3c52cac7c32af89caf46e1d338a14}} 
uint32\+\_\+t {\bfseries B\+O\+A\+R\+D\+\_\+\+Sdram\+Validation} (uint32\+\_\+t base\+Addr, uint32\+\_\+t \mbox{\hyperlink{sun4u_2tte_8h_a245260f6f74972558f61b85227df5aae}{size}})
\item 
\mbox{\Hypertarget{board__memories_8c_a0e0e3f4ee2328faeb9f45c5fc591f8de}\label{board__memories_8c_a0e0e3f4ee2328faeb9f45c5fc591f8de}} 
void \mbox{\hyperlink{board__memories_8c_a0e0e3f4ee2328faeb9f45c5fc591f8de}{B\+O\+A\+R\+D\+\_\+\+Configure\+Sdram}} (void)
\begin{DoxyCompactList}\small\item\em Configures the E\+BI for S\+D\+R\+AM (I\+S42\+S16100\+E-\/7B) access. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Implementation of memories configuration on board. 