//! BM1366 ASIC implementation.

#![no_std]
#![macro_use]
pub(crate) mod fmt;

use bm13xx_asic::{core_register::*, register::*, Asic, CmdDelay, SequenceStep};
use bm13xx_protocol::command::{Command, Destination};

use fugit::HertzU64;
use heapless::index_map::FnvIndexMap;

pub const BM1366_CHIP_ID: u16 = 0x1366;
pub const BM1366_CORE_CNT: usize = 112;
pub const BM1366_SMALL_CORE_CNT: usize = 894;
pub const BM1366_CORE_SMALL_CORE_CNT: usize = 8;
pub const BM1366_DOMAIN_CNT: usize = 1;
pub const BM1366_PLL_CNT: usize = 2;
pub const BM1366_PLL_ID_HASH: usize = 0; // PLL0 is used for Hashing
pub const BM1366_PLL_OUT_HASH: usize = 0; // specifically PLL0_OUT0 is used for Hashing
pub const BM1366_PLL_ID_UART: usize = 1; // PLL1 can be used for UART Baudrate
pub const BM1366_PLL_OUT_UART: usize = 4; // specifically PLL1_OUT4 can be used for UART Baudrate

/// # BM1366
#[derive(Debug)]
// #[cfg_attr(feature = "defmt", derive(defmt::Format))] // FnvIndexMap doesn't implement defmt
pub struct BM1366 {
    seq_step: SequenceStep,
    pub sha: bm13xx_asic::sha::Sha<
        BM1366_CORE_CNT,
        BM1366_SMALL_CORE_CNT,
        BM1366_CORE_SMALL_CORE_CNT,
        BM1366_DOMAIN_CNT,
    >,
    pub input_clock_freq: HertzU64,
    pub plls: [bm13xx_asic::pll::Pll; BM1366_PLL_CNT],
    pub chip_addr: u8,
    pub registers: FnvIndexMap<u8, u32, 64>,
    pub core_registers: FnvIndexMap<u8, u8, 16>,
}

impl BM1366 {
    pub fn new_with_clk(clk: HertzU64) -> Self {
        BM1366 {
            input_clock_freq: clk,
            ..Default::default()
        }
    }

    /// ## Set the Chip Address
    ///
    /// ### Example
    /// ```
    /// use bm1366::BM1366;
    ///
    /// let mut bm1366 = BM1366::default();
    /// bm1366.set_chip_addr(2);
    /// assert_eq!(bm1366.chip_addr, 2);
    /// ```
    pub fn set_chip_addr(&mut self, chip_addr: u8) {
        self.chip_addr = chip_addr;
    }

    pub fn set_hash_freq(&mut self, freq: HertzU64) -> &mut Self {
        self.plls[BM1366_PLL_ID_HASH].set_frequency(
            self.input_clock_freq,
            BM1366_PLL_OUT_HASH,
            freq,
            false,
        );
        self
    }

    /*
    const BM1366_NONCE_CORES_BITS: usize = 7; // Core ID is hardcoded on Nonce[31:25] -> 7 bits
    const BM1366_NONCE_CORES_MASK: u32 = 0b111_1111;
    const BM1366_NONCE_SMALL_CORES_BITS: usize = 3; // Small Core ID is hardcoded on Nonce[24:22] -> 3 bits
    const BM1366_NONCE_SMALL_CORES_MASK: u32 = 0b111;

    /// ## Get the Core ID that produced a given Nonce
    ///
    /// Core ID is always hardcoded in Nonce\[31:25\].
    ///
    /// ### Example
    /// ```
    /// use bm1366::BM1366;
    ///
    /// let bm1366 = BM1366::default();
    /// assert_eq!(bm1366.nonce2core_id(0x12345678), 0x09);
    /// assert_eq!(bm1366.nonce2core_id(0x906732c8), 72); // first Bitaxe Block 853742
    /// ```
    pub fn nonce2core_id(&self, nonce: u32) -> usize {
        ((nonce >> (NONCE_BITS - BM1366_NONCE_CORES_BITS)) & BM1366_NONCE_CORES_MASK) as usize
    }

    /// ## Get the Small Core ID that produced a given Nonce
    ///
    /// If the Hardware Version Rolling is disabled, the Small Core ID is hardcoded in Nonce\[24:22\].
    ///
    /// ### Example
    /// ```
    /// use bm1366::BM1366;
    ///
    /// let bm1366 = BM1366::default();
    /// assert_eq!(bm1366.nonce2small_core_id(0x12045678), 0);
    /// assert_eq!(bm1366.nonce2small_core_id(0x12445678), 1);
    /// assert_eq!(bm1366.nonce2small_core_id(0x12845678), 2);
    /// assert_eq!(bm1366.nonce2small_core_id(0x12c45678), 3);
    /// assert_eq!(bm1366.nonce2small_core_id(0x13045678), 4);
    /// assert_eq!(bm1366.nonce2small_core_id(0x13445678), 5);
    /// assert_eq!(bm1366.nonce2small_core_id(0x13845678), 6);
    /// assert_eq!(bm1366.nonce2small_core_id(0x13c45678), 7);
    /// ```
    pub fn nonce2small_core_id(&self, nonce: u32) -> usize {
        ((nonce >> (NONCE_BITS - BM1366_NONCE_CORES_BITS - BM1366_NONCE_SMALL_CORES_BITS))
            & BM1366_NONCE_SMALL_CORES_MASK) as usize
    }

    /// ## Get the Small Core ID that produced a given Version
    ///
    /// If the Hardware Version Rolling is enabled, the Small Core ID is hardcoded in Version\[15:13\]
    /// (assuming the Version Mask is 0x1fffe000).
    ///
    /// ### Example
    /// ```
    /// use bm1366::BM1366;
    ///
    /// let mut bm1366 = BM1366::default();
    // bm1366.enable_version_rolling(0x1fffe000);
    // assert_eq!(bm1366.version2small_core_id(0x1fff0000), 0);
    // assert_eq!(bm1366.version2small_core_id(0x1fff2000), 1);
    // assert_eq!(bm1366.version2small_core_id(0x1fff4000), 2);
    // assert_eq!(bm1366.version2small_core_id(0x1fff6000), 3);
    // assert_eq!(bm1366.version2small_core_id(0x1fff8000), 4);
    // assert_eq!(bm1366.version2small_core_id(0x1fffa000), 5);
    // assert_eq!(bm1366.version2small_core_id(0x1fffd000), 6);
    // assert_eq!(bm1366.version2small_core_id(0x1fffe000), 7);
    // assert_eq!(bm1366.version2small_core_id(0x00f94000), 2); // first Bitaxe Block 853742
    /// ```
    pub fn version2small_core_id(&self, version: u32) -> usize {
        ((version >> self.version_mask.trailing_zeros()) & BM1366_NONCE_SMALL_CORES_MASK) as usize
    }

    /// ## Get the Chip Address that produced a given Nonce
    ///
    /// If the Hardware Version Rolling is enabled, the Chip Address is hardcoded in Nonce\[24:17\],
    /// else it is hardcoded in Nonce\[21:14\].
    ///
    /// ### Example
    /// ```
    /// use bm1366::BM1366;
    ///
    /// let mut bm1366 = BM1366::default();
    /// assert_eq!(bm1366.nonce2chip_addr(0x12345678), 0xD1);
    // bm1366.enable_version_rolling(0x1fffe000);
    // assert_eq!(bm1366.nonce2chip_addr(0x12345679), 0x1A);
    /// ```
    pub fn nonce2chip_addr(&self, nonce: u32) -> usize {
        if self.version_rolling_enabled {
            ((nonce >> (NONCE_BITS - BM1366_NONCE_CORES_BITS - CHIP_ADDR_BITS)) & CHIP_ADDR_MASK)
                as usize
        } else {
            ((nonce
                >> (NONCE_BITS
                    - BM1366_NONCE_CORES_BITS
                    - BM1366_NONCE_SMALL_CORES_BITS
                    - CHIP_ADDR_BITS))
                & CHIP_ADDR_MASK) as usize
        }
    }
     */
}

impl Default for BM1366 {
    fn default() -> Self {
        let mut bm1366 = Self {
            seq_step: SequenceStep::default(),
            sha: bm13xx_asic::sha::Sha::default(),
            input_clock_freq: HertzU64::MHz(25),
            plls: [bm13xx_asic::pll::Pll::default(); BM1366_PLL_CNT],
            chip_addr: 0,
            registers: FnvIndexMap::<_, _, 64>::new(),
            core_registers: FnvIndexMap::<_, _, 16>::new(),
        };
        bm1366.reset();
        bm1366
    }
}

impl Asic for BM1366 {
    /// ## Reset the Chip to default state
    fn reset(&mut self) {
        self.seq_step = SequenceStep::default();
        self.sha = bm13xx_asic::sha::Sha::default();
        self.input_clock_freq = HertzU64::MHz(25);
        self.plls = [bm13xx_asic::pll::Pll::default(); BM1366_PLL_CNT];
        self.chip_addr = 0;
        self.registers = FnvIndexMap::<_, _, 64>::new();
        self.core_registers = FnvIndexMap::<_, _, 16>::new();

        // Default PLLs Parameter
        self.plls[0].set_parameter(0xC054_0165);
        self.plls[1].set_parameter(0x2050_0174);
        // Default PLLs Divider
        self.plls[0].set_divider(0x0000_0000);
        self.plls[1].set_divider(0x0000_0000);
        // Default Registers Value
        self.registers
            .insert(ChipIdentification::ADDR, 0x1366_0000)
            .unwrap();
        self.registers.insert(HashRate::ADDR, 0x0001_2a89).unwrap();
        self.registers
            .insert(PLL0Parameter::ADDR, 0xc054_0165)
            .unwrap();
        self.registers
            .insert(ChipNonceOffsetV2::ADDR, 0x0000_0000)
            .unwrap();
        self.registers
            .insert(HashCountingNumber::ADDR, 0x0000_0000)
            .unwrap();
        self.registers
            .insert(TicketMask::ADDR, 0x0000_0000)
            .unwrap();
        self.registers
            .insert(MiscControl::ADDR, 0x0000_c100)
            .unwrap();
        self.registers
            .insert(I2CControl::ADDR, 0x0000_0000)
            .unwrap();
        self.registers
            .insert(OrderedClockEnable::ADDR, 0x0000_0003)
            .unwrap();
        self.registers
            .insert(TopProcessMonitor::ADDR, 0x0010_0000)
            .unwrap();
        self.registers
            .insert(FastUARTConfigurationV2::ADDR, 0x0130_1a00)
            .unwrap();
        self.registers.insert(UARTRelay::ADDR, 0x000f_0000).unwrap();
        self.registers
            .insert(CoreNumber::ADDR, 0x0000_0070)
            .unwrap();
        self.registers.insert(Reg34::ADDR, 0x0000_0000).unwrap();
        self.registers
            .insert(TicketMask2::ADDR, 0x0000_0000)
            .unwrap();
        self.registers
            .insert(CoreRegisterControl::ADDR, 0x0000_0000)
            .unwrap();
        self.registers
            .insert(CoreRegisterValue::ADDR, 0x1eaf_5fbe)
            .unwrap();
        self.registers
            .insert(ExternalTemperatureSensorRead::ADDR, 0x0000_0000)
            .unwrap();
        self.registers.insert(ErrorFlag::ADDR, 0x0000_0000).unwrap();
        self.registers
            .insert(NonceErrorCounter::ADDR, 0x0000_0000)
            .unwrap();
        self.registers
            .insert(NonceOverflowCounter::ADDR, 0x0000_0000)
            .unwrap();
        self.registers
            .insert(AnalogMuxControlV2::ADDR, 0x0000_0000)
            .unwrap();
        self.registers
            .insert(IoDriverStrenghtConfiguration::ADDR, 0x0001_2111)
            .unwrap();
        self.registers.insert(TimeOut::ADDR, 0x0000_FFFF).unwrap();
        self.registers
            .insert(PLL1Parameter::ADDR, 0x2050_0174)
            .unwrap();
        self.registers
            .insert(OrderedClockMonitor::ADDR, 0x0001_0200)
            .unwrap();
        self.registers
            .insert(PLL0Divider::ADDR, 0x0000_0000)
            .unwrap();
        self.registers
            .insert(PLL1Divider::ADDR, 0x0000_0000)
            .unwrap();
        self.registers
            .insert(ClockOrderControl0::ADDR, 0x0000_0000)
            .unwrap();
        self.registers
            .insert(ClockOrderControl1::ADDR, 0x0000_0000)
            .unwrap();
        self.registers
            .insert(ClockOrderStatus::ADDR, 0x0000_0000)
            .unwrap();
        self.registers
            .insert(FrequencySweepControl1::ADDR, 0x0000_0000)
            .unwrap();
        self.registers
            .insert(GoldenNonceForSweepReturn::ADDR, 0x0000_0000)
            .unwrap();
        self.registers
            .insert(ReturnedGroupPatternStatus::ADDR, 0x0000_0000)
            .unwrap();
        self.registers
            .insert(NonceReturnedTimeout::ADDR, 0x00fd_0077)
            .unwrap();
        self.registers
            .insert(ReturnedSinglePatternStatus::ADDR, 0x0000_0000)
            .unwrap();
        self.registers
            .insert(MidstateCalc::ADDR, 0x0000_ffff)
            .unwrap();
        self.registers
            .insert(SoftResetControl::ADDR, 0x0007_0000)
            .unwrap();
        self.registers.insert(RegAC::ADDR, 0x0000_0000).unwrap();
        self.registers.insert(RegB0::ADDR, 0x0000_0000).unwrap();
        self.registers.insert(RegB4::ADDR, 0x0000_0000).unwrap();
        self.registers.insert(RegB8::ADDR, 0x0000_0000).unwrap();
        self.registers.insert(RegBC::ADDR, 0x0000_3313).unwrap();
        self.registers.insert(RegC0::ADDR, 0x0000_2000).unwrap();
        self.registers.insert(RegC4::ADDR, 0x0000_0000).unwrap();
        self.registers.insert(RegC8::ADDR, 0x0000_0000).unwrap();
        self.registers.insert(RegCC::ADDR, 0x0000_0000).unwrap();
        self.registers
            .insert(FrequencySweepControl::ADDR, 0x0000_0070)
            .unwrap();
        self.registers.insert(RegD4::ADDR, 0x0037_6400).unwrap();
        self.registers.insert(RegD8::ADDR, 0x3030_3030).unwrap();
        self.registers
            .insert(SweepNonceRetTimeout::ADDR, 0x0000_ffff)
            .unwrap();
        self.registers.insert(RegE0::ADDR, 0x0000_0000).unwrap();
        self.registers.insert(RegE4::ADDR, 0x0000_0000).unwrap();
        self.registers.insert(RegE8::ADDR, 0x0000_0000).unwrap();
        self.registers.insert(RegEC::ADDR, 0x0000_0008).unwrap();
        self.registers.insert(RegF0::ADDR, 0x0000_0000).unwrap();
        self.registers.insert(RegF4::ADDR, 0x0000_0000).unwrap();
        self.registers.insert(RegF8::ADDR, 0x0000_0000).unwrap();
        self.registers.insert(RegFC::ADDR, 0x0000_0000).unwrap();
        // Default Core Registers Value
        self.core_registers
            .insert(ClockDelayCtrlV2::ID, 0x98)
            .unwrap();
        // self.core_registers.insert(1, 0x00).unwrap(); // not used anywhere in official FW
        self.core_registers.insert(CoreReg2::ID, 0x55).unwrap();
        self.core_registers.insert(CoreError::ID, 0x00).unwrap();
        self.core_registers.insert(CoreEnable::ID, 0x00).unwrap();
        self.core_registers.insert(HashClockCtrl::ID, 0x40).unwrap();
        self.core_registers
            .insert(HashClockCounter::ID, 0x08)
            .unwrap();
        self.core_registers
            .insert(SweepClockCtrl::ID, 0x11)
            .unwrap();
        self.core_registers.insert(CoreReg8::ID, 0x00).unwrap();
        self.core_registers.insert(15, 0x00).unwrap();
        self.core_registers.insert(16, 0x00).unwrap();
        self.core_registers.insert(CoreReg22::ID, 0x00).unwrap();
    }

    /// ## Get the Chip ID
    ///
    /// ### Example
    /// ```
    /// use bm1366::BM1366;
    /// use bm13xx_asic::Asic;
    ///
    /// let bm1366 = BM1366::default();
    /// assert_eq!(bm1366.chip_id(), 0x1366);
    /// ```
    fn chip_id(&self) -> u16 {
        BM1366_CHIP_ID
    }

    /// ## Get the Chip Core count
    ///
    /// ### Example
    /// ```
    /// use bm1366::{BM1366, BM1366_CORE_CNT};
    /// use bm13xx_asic::Asic;
    ///
    /// let bm1366 = BM1366::default();
    /// assert_eq!(bm1366.core_count(), BM1366_CORE_CNT);
    /// ```
    fn core_count(&self) -> usize {
        self.sha.core_count()
    }

    /// ## Get the Chip Small Core count per Core
    ///
    /// ### Example
    /// ```
    /// use bm1366::{BM1366, BM1366_CORE_SMALL_CORE_CNT};
    /// use bm13xx_asic::Asic;
    ///
    /// let bm1366 = BM1366::default();
    /// assert_eq!(bm1366.core_small_core_count(), BM1366_CORE_SMALL_CORE_CNT);
    /// ```
    fn core_small_core_count(&self) -> usize {
        self.sha.core_small_core_count()
    }

    /// ## Get the Chip Small Core count
    ///
    /// ### Example
    /// ```
    /// use bm1366::{BM1366, BM1366_SMALL_CORE_CNT};
    /// use bm13xx_asic::Asic;
    ///
    /// let bm1366 = BM1366::default();
    /// assert_eq!(bm1366.small_core_count(), BM1366_SMALL_CORE_CNT);
    /// ```
    fn small_core_count(&self) -> usize {
        self.sha.small_core_count()
    }

    fn cno_interval(&self) -> usize {
        0
    }

    fn cno_bits(&self) -> u32 {
        ChipNonceOffsetV2::CNO_MASK.count_ones()
    }

    /// ## Get the SHA Hashing Frequency
    ///
    /// ### Example
    /// ```
    /// use bm1366::{BM1366, BM1366_PLL_ID_HASH};
    /// use bm13xx_asic::Asic;
    /// use fugit::HertzU64;
    ///
    /// let mut bm1366 = BM1366::default();
    /// assert_eq!(bm1366.hash_freq(), HertzU64::MHz(50));
    /// assert_eq!(bm1366.set_hash_freq(HertzU64::MHz(200)).hash_freq(), HertzU64::MHz(200));
    /// ```
    fn hash_freq(&self) -> HertzU64 {
        self.plls[BM1366_PLL_ID_HASH].frequency(self.input_clock_freq, BM1366_PLL_OUT_HASH)
    }

    /// ## Init the Chip command list
    ///
    /// ### Example
    /// ```
    /// use bm1366::BM1366;
    /// use bm13xx_asic::{core_register::*, register::*, Asic, CmdDelay};
    ///
    /// let mut bm1366 = BM1366::default();
    /// assert_eq!(bm1366.init_next(256), Some(CmdDelay{cmd: [0x55, 0xaa, 0x51, 0x09, 0x00, 0x3c, 0x80, 0x00, 0x85, 0x40, 0x0c], delay_ms: 10}));
    /// assert_eq!(bm1366.init_next(256), Some(CmdDelay{cmd: [0x55, 0xaa, 0x51, 0x09, 0x00, 0x3c, 0x80, 0x00, 0x80, 0x20, 0x19], delay_ms: 10}));
    /// assert_eq!(bm1366.init_next(256), Some(CmdDelay{cmd: [0x55, 0xaa, 0x51, 0x09, 0x00, 0x14, 0x00, 0x00, 0x00, 0xff, 0x08], delay_ms: 10}));
    /// assert_eq!(bm1366.init_next(256), Some(CmdDelay{cmd: [0x55, 0xaa, 0x51, 0x09, 0x00, 0x54, 0x00, 0x00, 0x00, 0x03, 0x1d], delay_ms: 0}));
    /// assert_eq!(bm1366.init_next(256), None);
    /// assert_eq!(bm1366.core_registers.get(&HashClockCtrl::ID).unwrap(), &0x40);
    /// assert_eq!(bm1366.core_registers.get(&ClockDelayCtrlV2::ID).unwrap(), &0x20);
    /// assert_eq!(bm1366.registers.get(&TicketMask::ADDR).unwrap(), &0x0000_00ff);
    /// assert_eq!(bm1366.registers.get(&AnalogMuxControlV2::ADDR).unwrap(), &0x0000_0003);
    /// ```
    ///
    fn init_next(&mut self, difficulty: u32) -> Option<CmdDelay> {
        match self.seq_step {
            SequenceStep::Init(step) => match step {
                0 => {
                    self.seq_step = SequenceStep::Init(1);
                    let clk_dly_ctrl =
                        ClockDelayCtrlV2(*self.core_registers.get(&ClockDelayCtrlV2::ID).unwrap())
                            .set_ccdly(0)
                            .set_pwth(4)
                            .disable_sweep_frequency_mode()
                            .val();
                    self.core_registers
                        .insert(ClockDelayCtrlV2::ID, clk_dly_ctrl)
                        .unwrap();
                    Some(CmdDelay {
                        cmd: Command::write_reg(
                            CoreRegisterControl::ADDR,
                            CoreRegisterControl::write_core_reg(0, ClockDelayCtrlV2(clk_dly_ctrl)),
                            Destination::All,
                        ),
                        delay_ms: 10,
                    })
                }
                1 => {
                    self.seq_step = SequenceStep::Init(2);
                    let tck_mask = TicketMask::from_difficulty(difficulty).val();
                    self.registers.insert(TicketMask::ADDR, tck_mask).unwrap();
                    Some(CmdDelay {
                        cmd: Command::write_reg(TicketMask::ADDR, tck_mask, Destination::All),
                        delay_ms: 10,
                    })
                }
                2 => {
                    self.seq_step = SequenceStep::Init(3);
                    let ana_mux_ctrl =
                        AnalogMuxControlV2(*self.registers.get(&AnalogMuxControlV2::ADDR).unwrap())
                            .set_diode_vdd_mux_sel(3)
                            .val();
                    self.registers
                        .insert(AnalogMuxControlV2::ADDR, ana_mux_ctrl)
                        .unwrap();
                    Some(CmdDelay {
                        cmd: Command::write_reg(
                            AnalogMuxControlV2::ADDR,
                            ana_mux_ctrl,
                            Destination::All,
                        ),
                        delay_ms: 0,
                    })
                }
                3 => {
                    self.seq_step = SequenceStep::None;
                    None
                }
                _ => unreachable!(),
            },
            _ => {
                // authorize an Init sequence start whatever the current step was
                self.seq_step = SequenceStep::Init(0);
                let hash_clk_ctrl =
                    HashClockCtrl(*self.core_registers.get(&HashClockCtrl::ID).unwrap())
                        .enable()
                        .set_pll_source(0)
                        .val();
                self.core_registers
                    .insert(HashClockCtrl::ID, hash_clk_ctrl)
                    .unwrap();
                Some(CmdDelay {
                    cmd: Command::write_reg(
                        CoreRegisterControl::ADDR,
                        CoreRegisterControl::write_core_reg(0, HashClockCtrl(hash_clk_ctrl)), // CLOCK_CTRL=64
                        Destination::All,
                    ),
                    delay_ms: 10,
                })
            }
        }
    }

    /// ## Send Baudrate command list
    ///
    /// ### Example
    /// ```
    /// use bm1366::{BM1366, BM1366_PLL_ID_UART};
    /// use bm13xx_asic::{register::*, Asic, CmdDelay};
    ///
    /// let mut bm1366 = BM1366::default();
    /// // real example from S19XP
    /// assert_eq!(bm1366.set_baudrate_next(1_000_000, 11, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x51, 0x09, 0x00, 0x58, 0x02, 0x11, 0x11, 0x11, 0x06], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(1_000_000, 11, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0xDA, 0x58, 0x02, 0x11, 0xf1, 0x11, 0x1c], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(1_000_000, 11, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0xC6, 0x58, 0x02, 0x11, 0xf1, 0x11, 0x17], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(1_000_000, 11, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0xB2, 0x58, 0x02, 0x11, 0xf1, 0x11, 0x05], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(1_000_000, 11, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0x9E, 0x58, 0x02, 0x11, 0xf1, 0x11, 0x0b], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(1_000_000, 11, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0x8A, 0x58, 0x02, 0x11, 0xf1, 0x11, 0x13], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(1_000_000, 11, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0x76, 0x58, 0x02, 0x11, 0xf1, 0x11, 0x0a], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(1_000_000, 11, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0x62, 0x58, 0x02, 0x11, 0xf1, 0x11, 0x12], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(1_000_000, 11, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0x4E, 0x58, 0x02, 0x11, 0xf1, 0x11, 0x1c], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(1_000_000, 11, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0x3A, 0x58, 0x02, 0x11, 0xf1, 0x11, 0x0e], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(1_000_000, 11, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0x26, 0x58, 0x02, 0x11, 0xf1, 0x11, 0x05], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(1_000_000, 11, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0x12, 0x58, 0x02, 0x11, 0xf1, 0x11, 0x1b], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(1_000_000, 11, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0xC8, 0x2c, 0x00, 0x18, 0x00, 0x03, 0x17], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(1_000_000, 11, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0xDA, 0x2c, 0x00, 0x18, 0x00, 0x03, 0x0b], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(1_000_000, 11, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0xB4, 0x2c, 0x00, 0x22, 0x00, 0x03, 0x13], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(1_000_000, 11, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0xC6, 0x2c, 0x00, 0x22, 0x00, 0x03, 0x05], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(1_000_000, 11, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0xA0, 0x2c, 0x00, 0x2c, 0x00, 0x03, 0x0f], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(1_000_000, 11, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0xB2, 0x2c, 0x00, 0x2c, 0x00, 0x03, 0x13], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(1_000_000, 11, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0x8C, 0x2c, 0x00, 0x36, 0x00, 0x03, 0x13], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(1_000_000, 11, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0x9E, 0x2c, 0x00, 0x36, 0x00, 0x03, 0x0f], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(1_000_000, 11, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0x78, 0x2c, 0x00, 0x40, 0x00, 0x03, 0x06], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(1_000_000, 11, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0x8A, 0x2c, 0x00, 0x40, 0x00, 0x03, 0x08], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(1_000_000, 11, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0x64, 0x2c, 0x00, 0x4a, 0x00, 0x03, 0x06], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(1_000_000, 11, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0x76, 0x2c, 0x00, 0x4a, 0x00, 0x03, 0x1a], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(1_000_000, 11, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0x50, 0x2c, 0x00, 0x54, 0x00, 0x03, 0x05], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(1_000_000, 11, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0x62, 0x2c, 0x00, 0x54, 0x00, 0x03, 0x1f], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(1_000_000, 11, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0x3c, 0x2c, 0x00, 0x5e, 0x00, 0x03, 0x0c], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(1_000_000, 11, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0x4e, 0x2c, 0x00, 0x5e, 0x00, 0x03, 0x1a], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(1_000_000, 11, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0x28, 0x2c, 0x00, 0x68, 0x00, 0x03, 0x00], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(1_000_000, 11, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0x3a, 0x2c, 0x00, 0x68, 0x00, 0x03, 0x1c], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(1_000_000, 11, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0x14, 0x2c, 0x00, 0x72, 0x00, 0x03, 0x1f], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(1_000_000, 11, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0x26, 0x2c, 0x00, 0x72, 0x00, 0x03, 0x05], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(1_000_000, 11, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0x00, 0x2c, 0x00, 0x7c, 0x00, 0x03, 0x03], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(1_000_000, 11, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0x12, 0x2c, 0x00, 0x7c, 0x00, 0x03, 0x1f], delay_ms: 130}));
    /// assert_eq!(bm1366.set_baudrate_next(1_000_000, 11, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x51, 0x09, 0x00, 0x28, 0x11, 0x30, 0x02, 0x00, 0x03], delay_ms: 200}));
    /// assert_eq!(bm1366.set_baudrate_next(1_000_000, 11, 10, 2), None);
    /// assert!(!bm1366.plls[BM1366_PLL_ID_UART].enabled());
    /// assert_eq!(bm1366.registers.get(&IoDriverStrenghtConfiguration::ADDR).unwrap(), &0x0211_1111);
    /// assert_eq!(bm1366.registers.get(&FastUARTConfigurationV2::ADDR).unwrap(), &0x1130_0200);
    /// assert_eq!(bm1366.set_baudrate_next(6_250_000, 1, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x51, 0x09, 0x00, 0x58, 0x02, 0x11, 0x11, 0x11, 0x06], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(6_250_000, 1, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0x12, 0x58, 0x02, 0x11, 0xf1, 0x11, 0x1b], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(6_250_000, 1, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0x00, 0x2c, 0x00, 0x18, 0x00, 0x03, 0x10], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(6_250_000, 1, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0x12, 0x2c, 0x00, 0x18, 0x00, 0x03, 0x0c], delay_ms: 130}));
    /// assert_eq!(bm1366.set_baudrate_next(6_250_000, 1, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x51, 0x09, 0x00, 0x60, 0xc0, 0x70, 0x01, 0x11, 26], delay_ms: 0}));
    /// assert_eq!(bm1366.set_baudrate_next(6_250_000, 1, 10, 2), Some(CmdDelay{cmd: [0x55, 0xaa, 0x51, 0x09, 0x00, 0x28, 0x15, 0x60, 0x07, 0x00, 19], delay_ms: 200}));
    /// assert_eq!(bm1366.set_baudrate_next(6_250_000, 1, 10, 2), None);
    /// assert!(bm1366.plls[BM1366_PLL_ID_UART].enabled());
    /// assert_eq!(bm1366.registers.get(&IoDriverStrenghtConfiguration::ADDR).unwrap(), &0x0211_1111);
    /// assert_eq!(bm1366.registers.get(&PLL1Parameter::ADDR).unwrap(), &0xC070_0111);
    /// assert_eq!(bm1366.registers.get(&FastUARTConfigurationV2::ADDR).unwrap(), &0x1560_0700);
    /// ```
    fn set_baudrate_next(
        &mut self,
        baudrate: u32,
        chain_domain_cnt: usize,
        domain_asic_cnt: usize,
        asic_addr_interval: usize,
    ) -> Option<CmdDelay> {
        let sub_seq1_start = 0;
        let sub_seq2_start = sub_seq1_start + chain_domain_cnt;
        let sub_seq3_start = sub_seq2_start + chain_domain_cnt;
        let sub_seq4_start = sub_seq3_start + chain_domain_cnt;
        let sub_seq5_start = sub_seq4_start + 1;
        let end = sub_seq5_start + 1;
        let pll1_div4 = 6;
        match self.seq_step {
            SequenceStep::Baudrate(step) => {
                if (sub_seq1_start..sub_seq2_start).contains(&step) {
                    self.seq_step = SequenceStep::Baudrate(step + 1);
                    // last chip of each voltage domain should have IoDriverStrenghtConfiguration set to 0x0211_f111
                    // (iterating voltage domain in decreasing chip address order)
                    let dom = sub_seq2_start - step - 1;
                    let io_drv_st_cfg = IoDriverStrenghtConfiguration(
                        *self
                            .registers
                            .get(&IoDriverStrenghtConfiguration::ADDR)
                            .unwrap(),
                    )
                    .set_strenght(DriverSelect::CLKO, 15)
                    .val();
                    // do not save any chip-specific value
                    Some(CmdDelay {
                        cmd: Command::write_reg(
                            IoDriverStrenghtConfiguration::ADDR,
                            io_drv_st_cfg,
                            Destination::Chip(
                                (((dom + 1) * domain_asic_cnt - 1) * asic_addr_interval) as u8,
                            ),
                        ),
                        delay_ms: 0,
                    })
                } else if (sub_seq2_start..sub_seq3_start).contains(&step) {
                    // first and last chip of each voltage domain should have UARTRelay with
                    // GAP_CNT=domain_asic_num*(chain_domain_num-domain_i)+14
                    // RO_REL_EN=CO_REL_EN=1
                    // (iterating voltage domain in decreasing chip address order)
                    self.seq_step = SequenceStep::Baudrate(step + chain_domain_cnt);
                    // jump to next sub-seq to alternate
                    let dom = sub_seq3_start - step - 1;
                    let uart_delay = UARTRelay(*self.registers.get(&UARTRelay::ADDR).unwrap())
                        .set_gap_cnt(
                            (domain_asic_cnt as u16) * ((chain_domain_cnt as u16) - (dom as u16))
                                + 14,
                        )
                        .enable_ro_relay()
                        .enable_co_relay()
                        .val();
                    // do not save any chip-specific value
                    Some(CmdDelay {
                        cmd: Command::write_reg(
                            UARTRelay::ADDR,
                            uart_delay,
                            Destination::Chip((dom * domain_asic_cnt * asic_addr_interval) as u8),
                        ),
                        delay_ms: 0,
                    })
                } else if (sub_seq3_start..sub_seq4_start).contains(&step) {
                    // same for last chip of each voltage domain
                    self.seq_step = SequenceStep::Baudrate(if step == sub_seq4_start - 1 {
                        sub_seq4_start
                    } else {
                        step - chain_domain_cnt + 1
                    });
                    // jump back to previous sub-seq to alternate
                    let dom = sub_seq4_start - step - 1;
                    let uart_delay = UARTRelay(*self.registers.get(&UARTRelay::ADDR).unwrap())
                        .set_gap_cnt(
                            (domain_asic_cnt as u16) * ((chain_domain_cnt as u16) - (dom as u16))
                                + 14,
                        )
                        .enable_ro_relay()
                        .enable_co_relay()
                        .val();
                    // do not save any chip-specific value
                    Some(CmdDelay {
                        cmd: Command::write_reg(
                            UARTRelay::ADDR,
                            uart_delay,
                            Destination::Chip(
                                (((dom + 1) * domain_asic_cnt - 1) * asic_addr_interval) as u8,
                            ),
                        ),
                        delay_ms: if step == sub_seq4_start - 1 { 130 } else { 0 },
                    })
                } else if step == sub_seq4_start {
                    if baudrate <= self.input_clock_freq.raw() as u32 / 8 {
                        self.seq_step = SequenceStep::Baudrate(end);
                        let fbase = self.input_clock_freq.raw() as u32;
                        let bt8d = (fbase / (8 * baudrate)) - 1;
                        let fast_uart_cfg = FastUARTConfigurationV2(
                            *self.registers.get(&FastUARTConfigurationV2::ADDR).unwrap(),
                        )
                        .set_b28()
                        // .set_b24()
                        .set_bclk_sel(BaudrateClockSelectV2::Clki)
                        .set_bt8d(bt8d as u8)
                        .val();
                        self.registers
                            .insert(FastUARTConfigurationV2::ADDR, fast_uart_cfg)
                            .unwrap();
                        Some(CmdDelay {
                            cmd: Command::write_reg(
                                FastUARTConfigurationV2::ADDR,
                                fast_uart_cfg,
                                Destination::All,
                            ),
                            delay_ms: 200,
                        })
                    } else {
                        self.seq_step = SequenceStep::Baudrate(sub_seq5_start);
                        self.plls[BM1366_PLL_ID_UART]
                            // .set_parameter(0xC070_0111)
                            .lock()
                            .enable()
                            .set_fb_div(112)
                            .set_ref_div(1)
                            .set_post1_div(1)
                            .set_post2_div(1)
                            .set_out_div(BM1366_PLL_OUT_UART, pll1_div4);
                        let pll1_param = self.plls[BM1366_PLL_ID_UART].parameter();
                        self.registers
                            .insert(PLL1Parameter::ADDR, pll1_param)
                            .unwrap();
                        Some(CmdDelay {
                            cmd: Command::write_reg(
                                PLL1Parameter::ADDR,
                                pll1_param,
                                Destination::All,
                            ),
                            delay_ms: 0,
                        })
                    }
                } else if step == sub_seq5_start {
                    self.seq_step = SequenceStep::Baudrate(end);
                    if baudrate <= self.input_clock_freq.raw() as u32 / 8 {
                        // should not be reached for 2 reasons:
                        // - in step above we jump directly to end
                        // - after setting the chip's FastUartConfiguration with bclk_sel(BaudrateClockSelectV2::Clki) in previous step
                        //   the chip's baudrate should immediatly adapt and thus this new step with old baudrate from control side
                        //   will be ignored by the chip.
                        let pll1_param =
                            self.plls[BM1366_PLL_ID_UART].disable().unlock().parameter();
                        self.registers
                            .insert(PLL1Parameter::ADDR, pll1_param)
                            .unwrap();
                        Some(CmdDelay {
                            cmd: Command::write_reg(
                                PLL1Parameter::ADDR,
                                pll1_param,
                                Destination::All,
                            ),
                            delay_ms: 0,
                        })
                    } else {
                        let fbase = self.plls[BM1366_PLL_ID_UART]
                            .frequency(self.input_clock_freq, BM1366_PLL_OUT_UART)
                            .raw();
                        let bt8d = (fbase as u32 / (2 * baudrate)) - 1;
                        let fast_uart_cfg = FastUARTConfigurationV2(
                            *self.registers.get(&FastUARTConfigurationV2::ADDR).unwrap(),
                        )
                        .set_b28()
                        // .set_b24()
                        .set_pll1_div4(pll1_div4)
                        .set_bclk_sel(BaudrateClockSelectV2::Pll1)
                        .set_bt8d(bt8d as u8)
                        .val();
                        self.registers
                            .insert(FastUARTConfigurationV2::ADDR, fast_uart_cfg)
                            .unwrap();
                        Some(CmdDelay {
                            cmd: Command::write_reg(
                                FastUARTConfigurationV2::ADDR,
                                fast_uart_cfg,
                                Destination::All,
                            ),
                            delay_ms: 200,
                        })
                    }
                } else if step == end {
                    self.seq_step = SequenceStep::None;
                    None
                } else {
                    unreachable!("step={}", step)
                }
            }
            _ => {
                // authorize a SetBaudrate sequence start whatever the current step was
                self.seq_step = SequenceStep::Baudrate(sub_seq1_start);
                let io_drv_st_cfg = IoDriverStrenghtConfiguration(
                    *self
                        .registers
                        .get(&IoDriverStrenghtConfiguration::ADDR)
                        .unwrap(),
                )
                .set_strenght(DriverSelect::RF, 2)
                .disable(DriverRSelect::D3R)
                .disable(DriverRSelect::D2R)
                .disable(DriverRSelect::D1R)
                .enable(DriverRSelect::D0R)
                .set_strenght(DriverSelect::RO, 1)
                .set_strenght(DriverSelect::CLKO, 1)
                .set_strenght(DriverSelect::NRSTO, 1)
                .set_strenght(DriverSelect::BO, 1)
                .set_strenght(DriverSelect::CO, 1)
                .val();
                self.registers
                    .insert(IoDriverStrenghtConfiguration::ADDR, io_drv_st_cfg)
                    .unwrap();
                Some(CmdDelay {
                    cmd: Command::write_reg(
                        IoDriverStrenghtConfiguration::ADDR,
                        io_drv_st_cfg,
                        Destination::All,
                    ),
                    delay_ms: 0,
                })
            }
        }
    }

    /// ## Reset the Chip Cores command list
    ///
    /// ### Example
    /// ```
    /// use bm1366::BM1366;
    /// use bm13xx_asic::{core_register::*, register::*, Asic, CmdDelay};
    /// use bm13xx_protocol::command::Destination;
    ///
    /// let mut bm1366 = BM1366::default();
    /// assert_eq!(bm1366.reset_core_next(Destination::All), Some(CmdDelay{cmd: [0x55, 0xaa, 0x51, 0x09, 0x00, 0xa8, 0x00, 0x07, 0x00, 0x0f, 21], delay_ms: 10}));
    /// assert_eq!(bm1366.reset_core_next(Destination::All), Some(CmdDelay{cmd: [0x55, 0xaa, 0x51, 0x09, 0x00, 0x18, 0x00, 0x00, 0xc1, 0x00, 29], delay_ms: 10}));
    /// assert_eq!(bm1366.reset_core_next(Destination::All), Some(CmdDelay{cmd: [0x55, 0xaa, 0x51, 0x09, 0x00, 0xa8, 0x00, 0x07, 0x01, 0x00, 31], delay_ms: 10}));
    /// assert_eq!(bm1366.reset_core_next(Destination::All), Some(CmdDelay{cmd: [0x55, 0xaa, 0x51, 0x09, 0x00, 0x18, 0xff, 0x0f, 0xc1, 0x00, 0x00], delay_ms: 10}));
    /// assert_eq!(bm1366.reset_core_next(Destination::All), Some(CmdDelay{cmd: [0x55, 0xaa, 0x51, 0x09, 0x00, 0x3c, 0x80, 0x00, 0x85, 0x40, 0x0c], delay_ms: 10}));
    /// assert_eq!(bm1366.reset_core_next(Destination::All), Some(CmdDelay{cmd: [0x55, 0xaa, 0x51, 0x09, 0x00, 0x3c, 0x80, 0x00, 0x80, 0x20, 0x19], delay_ms: 10}));
    /// assert_eq!(bm1366.reset_core_next(Destination::All), None);
    /// let mut bm1366 = BM1366::default();
    /// assert_eq!(bm1366.reset_core_next(Destination::Chip(0)), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0x00, 0xa8, 0x00, 0x07, 0x01, 0xf0, 0x15], delay_ms: 10}));
    /// assert_eq!(bm1366.reset_core_next(Destination::Chip(0)), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0x00, 0x18, 0xf0, 0x00, 0xc1, 0x00, 0x0c], delay_ms: 10}));
    /// assert_eq!(bm1366.reset_core_next(Destination::Chip(0)), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0x00, 0x3c, 0x80, 0x00, 0x85, 0x40, 0x04], delay_ms: 10}));
    /// assert_eq!(bm1366.reset_core_next(Destination::Chip(0)), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0x00, 0x3c, 0x80, 0x00, 0x80, 0x20, 0x11], delay_ms: 10}));
    /// assert_eq!(bm1366.reset_core_next(Destination::Chip(0)), Some(CmdDelay{cmd: [0x55, 0xaa, 0x41, 0x09, 0x00, 0x3c, 0x80, 0x00, 0x82, 0xaa, 0x05], delay_ms: 10}));
    /// assert_eq!(bm1366.reset_core_next(Destination::Chip(0)), None);
    /// ```
    fn reset_core_next(&mut self, dest: Destination) -> Option<CmdDelay> {
        if dest == Destination::All {
            match self.seq_step {
                SequenceStep::ResetCore(step) => {
                    match step {
                        0 => {
                            self.seq_step = SequenceStep::ResetCore(1);
                            let misc =
                                MiscControlV2(*self.registers.get(&MiscControlV2::ADDR).unwrap())
                                    .set_core_return_nonce(0)
                                    .set_b27_26(0)
                                    .set_b25_24(0)
                                    .set_b19_16(0)
                                    .val();
                            self.registers.insert(MiscControlV2::ADDR, misc).unwrap();
                            Some(CmdDelay {
                                cmd: Command::write_reg(MiscControlV2::ADDR, misc, dest),
                                delay_ms: 10,
                            })
                        }
                        1 => {
                            self.seq_step = SequenceStep::ResetCore(2);
                            let soft_rst_ctrl = SoftResetControl(
                                *self.registers.get(&SoftResetControl::ADDR).unwrap(),
                            )
                            .set_b8()
                            .set_b3_0(0)
                            .val();
                            self.registers
                                .insert(SoftResetControl::ADDR, soft_rst_ctrl)
                                .unwrap();
                            Some(CmdDelay {
                                cmd: Command::write_reg(
                                    SoftResetControl::ADDR,
                                    soft_rst_ctrl,
                                    dest,
                                ),
                                delay_ms: 10,
                            })
                        }
                        2 => {
                            self.seq_step = SequenceStep::ResetCore(3);
                            let misc =
                                MiscControlV2(*self.registers.get(&MiscControlV2::ADDR).unwrap())
                                    .set_core_return_nonce(0xf)
                                    .set_b27_26(0x3)
                                    .set_b25_24(0x3)
                                    .set_b19_16(0xf)
                                    .val();
                            self.registers.insert(MiscControlV2::ADDR, misc).unwrap();
                            Some(CmdDelay {
                                cmd: Command::write_reg(MiscControlV2::ADDR, misc, dest),
                                delay_ms: 10,
                            })
                        }
                        3 => {
                            self.seq_step = SequenceStep::ResetCore(4);
                            let hash_clk_ctrl = HashClockCtrl(
                                *self.core_registers.get(&HashClockCtrl::ID).unwrap(),
                            )
                            .enable()
                            .set_pll_source(0)
                            .val();
                            self.core_registers
                                .insert(HashClockCtrl::ID, hash_clk_ctrl)
                                .unwrap();
                            Some(CmdDelay {
                                cmd: Command::write_reg(
                                    CoreRegisterControl::ADDR,
                                    CoreRegisterControl::write_core_reg(
                                        0,
                                        HashClockCtrl(hash_clk_ctrl),
                                    ), // CLOCK_CTRL=64
                                    dest,
                                ),
                                delay_ms: 10,
                            })
                        }
                        4 => {
                            self.seq_step = SequenceStep::ResetCore(5);
                            let clk_dly_ctrl = ClockDelayCtrlV2(
                                *self.core_registers.get(&ClockDelayCtrlV2::ID).unwrap(),
                            )
                            .set_ccdly(0)
                            .set_pwth(4)
                            .disable_sweep_frequency_mode()
                            .val();
                            self.core_registers
                                .insert(ClockDelayCtrlV2::ID, clk_dly_ctrl)
                                .unwrap();
                            Some(CmdDelay {
                                cmd: Command::write_reg(
                                    CoreRegisterControl::ADDR,
                                    CoreRegisterControl::write_core_reg(
                                        0,
                                        ClockDelayCtrlV2(clk_dly_ctrl),
                                    ),
                                    dest,
                                ),
                                delay_ms: 10,
                            })
                        }
                        5 => {
                            self.seq_step = SequenceStep::None;
                            None
                        }
                        _ => unreachable!(),
                    }
                }
                _ => {
                    // authorize a ResetCore sequence start whatever the current step was
                    self.seq_step = SequenceStep::ResetCore(0);
                    let soft_rst_ctrl =
                        SoftResetControl(*self.registers.get(&SoftResetControl::ADDR).unwrap())
                            .set_b3_0(0xf)
                            .val();
                    self.registers
                        .insert(SoftResetControl::ADDR, soft_rst_ctrl)
                        .unwrap();
                    Some(CmdDelay {
                        cmd: Command::write_reg(SoftResetControl::ADDR, soft_rst_ctrl, dest),
                        delay_ms: 10,
                    })
                }
            }
        } else {
            match self.seq_step {
                SequenceStep::ResetCore(step) => {
                    match step {
                        0 => {
                            self.seq_step = SequenceStep::ResetCore(1);
                            let misc =
                                MiscControlV2(*self.registers.get(&MiscControlV2::ADDR).unwrap())
                                    .set_core_return_nonce(0xf)
                                    .set_b27_26(0)
                                    .set_b25_24(0)
                                    .set_b19_16(0)
                                    .val();
                            self.registers.insert(MiscControlV2::ADDR, misc).unwrap();
                            Some(CmdDelay {
                                cmd: Command::write_reg(MiscControlV2::ADDR, misc, dest),
                                delay_ms: 10,
                            })
                        }
                        1 => {
                            self.seq_step = SequenceStep::ResetCore(2);
                            let hash_clk_ctrl = HashClockCtrl(
                                *self.core_registers.get(&HashClockCtrl::ID).unwrap(),
                            )
                            .enable()
                            .set_pll_source(0)
                            .val();
                            self.core_registers
                                .insert(HashClockCtrl::ID, hash_clk_ctrl)
                                .unwrap();
                            Some(CmdDelay {
                                cmd: Command::write_reg(
                                    CoreRegisterControl::ADDR,
                                    CoreRegisterControl::write_core_reg(
                                        0,
                                        HashClockCtrl(hash_clk_ctrl),
                                    ), // CLOCK_CTRL=64
                                    dest,
                                ),
                                delay_ms: 10,
                            })
                        }
                        2 => {
                            self.seq_step = SequenceStep::ResetCore(3);
                            let clk_dly_ctrl = ClockDelayCtrlV2(
                                *self.core_registers.get(&ClockDelayCtrlV2::ID).unwrap(),
                            )
                            .set_ccdly(0)
                            .set_pwth(4)
                            .disable_sweep_frequency_mode()
                            .val();
                            self.core_registers
                                .insert(ClockDelayCtrlV2::ID, clk_dly_ctrl)
                                .unwrap();
                            Some(CmdDelay {
                                cmd: Command::write_reg(
                                    CoreRegisterControl::ADDR,
                                    CoreRegisterControl::write_core_reg(
                                        0,
                                        ClockDelayCtrlV2(clk_dly_ctrl),
                                    ),
                                    dest,
                                ),
                                delay_ms: 10,
                            })
                        }
                        3 => {
                            self.seq_step = SequenceStep::ResetCore(4);
                            let core_reg2 = 0xAA;
                            self.core_registers.insert(CoreReg2::ID, core_reg2).unwrap();
                            Some(CmdDelay {
                                cmd: Command::write_reg(
                                    CoreRegisterControl::ADDR,
                                    CoreRegisterControl::write_core_reg(0, CoreReg2(core_reg2)),
                                    dest,
                                ),
                                delay_ms: 10,
                            })
                        }
                        4 => {
                            self.seq_step = SequenceStep::None;
                            None
                        }
                        _ => unreachable!(),
                    }
                }
                _ => {
                    // authorize a ResetCore sequence start whatever the current step was
                    self.seq_step = SequenceStep::ResetCore(0);
                    let soft_rst_ctrl =
                        SoftResetControl(*self.registers.get(&SoftResetControl::ADDR).unwrap())
                            .set_b8()
                            .set_b7_4(0xf)
                            .val();
                    self.registers
                        .insert(SoftResetControl::ADDR, soft_rst_ctrl)
                        .unwrap();
                    Some(CmdDelay {
                        cmd: Command::write_reg(SoftResetControl::ADDR, soft_rst_ctrl, dest),
                        delay_ms: 10,
                    })
                }
            }
        }
    }

    /// ## Send Hash Frequency command list
    ///
    /// ### Example
    /// ```
    /// use bm1366::{BM1366, BM1366_PLL_ID_HASH};
    /// use bm13xx_asic::{register::*, Asic, CmdDelay};
    /// use fugit::HertzU64;
    ///
    /// let mut bm1366 = BM1366::default();
    /// assert_eq!(bm1366.set_hash_freq_next(HertzU64::MHz(75)), Some(CmdDelay{cmd: [0x55, 0xaa, 0x51, 0x09, 0x00, 0x70, 0x00, 0x00, 0x00, 0x00, 24], delay_ms: 2}));
    /// assert_eq!(bm1366.set_hash_freq_next(HertzU64::MHz(75)), Some(CmdDelay{cmd: [0x55, 0xaa, 0x51, 0x09, 0x00, 0x08, 0xc0, 0xb4, 0x02, 0x74, 29], delay_ms: 400}));
    // assert_eq!(bm1366.set_hash_freq_next(HertzU64::MHz(75)), Some(CmdDelay{cmd: [0x55, 0xaa, 0x51, 0x09, 0x00, 0x08, 0xc0, 0xa2, 0x02, 0x55, 0x30], delay_ms: 400})); // seen on S19XP, but equivalent
    /// assert_eq!(bm1366.set_hash_freq_next(HertzU64::MHz(75)), Some(CmdDelay{cmd: [0x55, 0xaa, 0x51, 0x09, 0x00, 0x08, 0xc0, 0xaf, 0x02, 0x64, 0x0d], delay_ms: 400}));
    /// assert_eq!(bm1366.set_hash_freq_next(HertzU64::MHz(75)), Some(CmdDelay{cmd: [0x55, 0xaa, 0x51, 0x09, 0x00, 0x08, 0xc0, 0xb0, 0x02, 0x73, 9], delay_ms: 400}));
    // assert_eq!(bm1366.set_hash_freq_next(HertzU64::MHz(75)), Some(CmdDelay{cmd: [0x55, 0xaa, 0x51, 0x09, 0x00, 0x08, 0xc0, 0xa5, 0x02, 0x54, 0x09], delay_ms: 400})); // seen on S19XP, but equivalent
    /// assert_eq!(bm1366.set_hash_freq_next(HertzU64::MHz(75)), Some(CmdDelay{cmd: [0x55, 0xaa, 0x51, 0x09, 0x00, 0x08, 0xc0, 0xa8, 0x02, 0x63, 0x14], delay_ms: 400}));
    /// assert_eq!(bm1366.set_hash_freq_next(HertzU64::MHz(75)), None);
    /// assert_eq!(bm1366.plls[BM1366_PLL_ID_HASH].parameter(), 0xc0a8_0263);
    /// ```
    fn set_hash_freq_next(&mut self, target_freq: HertzU64) -> Option<CmdDelay> {
        match self.seq_step {
            SequenceStep::HashFreq(_) => {
                let freq = self.hash_freq() + HertzU64::kHz(6250);
                self.set_hash_freq(if freq > target_freq {
                    target_freq
                } else {
                    freq
                });
                self.registers
                    .insert(
                        PLL0Parameter::ADDR,
                        self.plls[BM1366_PLL_ID_HASH].parameter(),
                    )
                    .unwrap();
                if freq > target_freq {
                    self.seq_step = SequenceStep::None;
                    None
                } else {
                    Some(CmdDelay {
                        cmd: Command::write_reg(
                            PLL0Parameter::ADDR,
                            self.plls[BM1366_PLL_ID_HASH].parameter(),
                            Destination::All,
                        ),
                        delay_ms: if freq > HertzU64::MHz(380) { 2300 } else { 400 },
                    })
                }
            }
            _ => {
                // authorize a SetHashFreq sequence start whatever the current step was
                self.seq_step = SequenceStep::HashFreq(0);
                self.plls[BM1366_PLL_ID_HASH].set_out_div(BM1366_PLL_OUT_HASH, 0);
                self.registers
                    .insert(PLL0Divider::ADDR, self.plls[BM1366_PLL_ID_HASH].divider())
                    .unwrap();
                Some(CmdDelay {
                    cmd: Command::write_reg(
                        PLL0Divider::ADDR,
                        self.plls[BM1366_PLL_ID_HASH].divider(),
                        Destination::All,
                    ),
                    delay_ms: 2,
                })
            }
        }
    }

    /// ## Send Split Nonce Between Chips command list
    ///
    /// ### Example
    /// ```
    /// use bm1366::BM1366;
    /// use bm13xx_asic::Asic;
    ///
    /// let mut bm1366 = BM1366::default();
    /// assert_eq!(bm1366.split_nonce_between_chips_next(77, 2), None);
    /// ```
    fn split_nonce_between_chips_next(
        &mut self,
        _chain_asic_num: usize,
        _asic_addr_interval: usize,
    ) -> Option<CmdDelay> {
        None // TODO if needed
    }

    /// ## Send Enable Version Rolling command list
    ///
    /// ### Example
    /// ```
    /// use bm1366::BM1366;
    /// use bm13xx_asic::{Asic, CmdDelay};
    ///
    /// let mut bm1366 = BM1366::default();
    /// assert_eq!(bm1366.set_version_rolling_next(0x1fff_e000), Some(CmdDelay{cmd: [0x55, 0xaa, 0x51, 0x09, 0x00, 0x10, 0x00, 0x00, 0x15, 0x1c, 0x02], delay_ms: 1}));
    /// assert_eq!(bm1366.set_version_rolling_next(0x1fff_e000), Some(CmdDelay{cmd: [0x55, 0xaa, 0x51, 0x09, 0x00, 0xa4, 0x90, 0x00, 0xff, 0xff, 0x1c], delay_ms: 1}));
    /// assert_eq!(bm1366.set_version_rolling_next(0x1fff_e000), None);
    /// ```
    fn set_version_rolling_next(&mut self, mask: u32) -> Option<CmdDelay> {
        match self.seq_step {
            SequenceStep::VersionRolling(step) => match step {
                0 => {
                    self.seq_step = SequenceStep::VersionRolling(1);
                    let vers_roll = MidstateCalc(*self.registers.get(&MidstateCalc::ADDR).unwrap())
                        .enable()
                        .set_mask(mask)
                        .val();
                    self.registers
                        .insert(MidstateCalc::ADDR, vers_roll)
                        .unwrap();
                    Some(CmdDelay {
                        cmd: Command::write_reg(MidstateCalc::ADDR, vers_roll, Destination::All),
                        delay_ms: 1,
                    })
                }
                1 => {
                    self.seq_step = SequenceStep::None;
                    None
                }
                _ => unreachable!(),
            },
            _ => {
                // authorize a VersionRolling sequence start whatever the current step was
                self.seq_step = SequenceStep::VersionRolling(0);
                let hcn = 0x0000_151c;
                self.registers
                    .insert(HashCountingNumber::ADDR, hcn)
                    .unwrap();
                Some(CmdDelay {
                    cmd: Command::write_reg(HashCountingNumber::ADDR, hcn, Destination::All),
                    delay_ms: 1,
                })
            }
        }
    }
}
