INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:00:13 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.579ns  (required time - arrival time)
  Source:                 fork69/control/generateBlocks[6].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            buffer37/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.770ns (19.132%)  route 3.255ns (80.868%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2801, unset)         0.508     0.508    fork69/control/generateBlocks[6].regblock/clk
    SLICE_X20Y94         FDSE                                         r  fork69/control/generateBlocks[6].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y94         FDSE (Prop_fdse_C_Q)         0.254     0.762 f  fork69/control/generateBlocks[6].regblock/transmitValue_reg/Q
                         net (fo=5, routed)           0.347     1.109    buffer176/fifo/transmitValue_0
    SLICE_X21Y94         LUT6 (Prop_lut6_I0_O)        0.043     1.152 r  buffer176/fifo/memEnd_valid_i_3__1/O
                         net (fo=6, routed)           0.313     1.465    buffer184/fifo/dataReg_reg[0]
    SLICE_X22Y94         LUT6 (Prop_lut6_I0_O)        0.043     1.508 f  buffer184/fifo/dataReg[0]_i_2__6/O
                         net (fo=5, routed)           0.337     1.845    control_merge5/fork_valid/generateBlocks[1].regblock/dataReg[4]_i_3__0_1
    SLICE_X23Y93         LUT6 (Prop_lut6_I4_O)        0.043     1.888 r  control_merge5/fork_valid/generateBlocks[1].regblock/transmitValue_i_3__32/O
                         net (fo=5, routed)           0.317     2.205    control_merge5/tehb/control/transmitValue_reg_18
    SLICE_X22Y95         LUT4 (Prop_lut4_I1_O)        0.043     2.248 r  control_merge5/tehb/control/transmitValue_i_7__4/O
                         net (fo=3, routed)           0.225     2.473    control_merge5/tehb/control/fullReg_reg_1
    SLICE_X25Y95         LUT4 (Prop_lut4_I0_O)        0.043     2.516 r  control_merge5/tehb/control/transmitValue_i_3__26/O
                         net (fo=4, routed)           0.248     2.764    buffer78/fifo/transmitValue_reg_2
    SLICE_X27Y96         LUT6 (Prop_lut6_I1_O)        0.043     2.807 r  buffer78/fifo/transmitValue_i_5__10/O
                         net (fo=2, routed)           0.174     2.981    buffer69/fifo/transmitValue_reg_0
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.043     3.024 f  buffer69/fifo/transmitValue_i_2__101/O
                         net (fo=5, routed)           0.169     3.193    buffer69/fifo/transmitValue_i_2__101_n_0
    SLICE_X31Y96         LUT3 (Prop_lut3_I0_O)        0.043     3.236 r  buffer69/fifo/transmitValue_i_9__8/O
                         net (fo=1, routed)           0.289     3.525    buffer47/control/transmitValue_reg
    SLICE_X31Y97         LUT5 (Prop_lut5_I3_O)        0.043     3.568 r  buffer47/control/transmitValue_i_3__1/O
                         net (fo=2, routed)           0.373     3.941    fork25/control/generateBlocks[4].regblock/transmitValue_reg_8
    SLICE_X28Y98         LUT6 (Prop_lut6_I2_O)        0.043     3.984 f  fork25/control/generateBlocks[4].regblock/transmitValue_i_3__54/O
                         net (fo=16, routed)          0.181     4.165    fork24/control/generateBlocks[0].regblock/transmitValue_reg_4
    SLICE_X30Y98         LUT5 (Prop_lut5_I2_O)        0.043     4.208 r  fork24/control/generateBlocks[0].regblock/fullReg_i_4__4/O
                         net (fo=6, routed)           0.184     4.392    fork12/control/generateBlocks[0].regblock/dataReg_reg[4]_1
    SLICE_X30Y97         LUT6 (Prop_lut6_I5_O)        0.043     4.435 r  fork12/control/generateBlocks[0].regblock/dataReg[4]_i_1__8/O
                         net (fo=5, routed)           0.097     4.533    buffer37/E[0]
    SLICE_X31Y97         FDRE                                         r  buffer37/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=2801, unset)         0.483     4.183    buffer37/clk
    SLICE_X31Y97         FDRE                                         r  buffer37/dataReg_reg[0]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X31Y97         FDRE (Setup_fdre_C_CE)      -0.194     3.953    buffer37/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.953    
                         arrival time                          -4.533    
  -------------------------------------------------------------------
                         slack                                 -0.579    




