

# This is a patch against the SVD provided by Espressif
# Patchfile for use with https://github.com/rust-embedded/svdtools
# Expects the svd repo to be cloned in the directory next to this repo
# Then run `svd patch esp32-wifi.yaml` in this directory, the patched file will be in ../svd/svd/
_add:
    WIFI:
        description: MAC controller for Wi-Fi peripheral
        groupName: WIFI
        baseAddress: 0x3ff73000
        size: 32
        addressBlock:
            offset: 0x0
            size: 0x2100
            usage: registers
        registers:

            RX_CTRL:
                description: Controls the reception of frames
                addressOffset: 0x84
                access: read-write
                fields:
                    RX_DESCR_RELOAD:
                        bitOffset: 0
                        bitWidth: 1
                        description: Instruct the hardware to reload the RX descriptors
                    RX_ENABLE:
                        bitOffset: 31
                        bitWidth: 1
                        description: Enable frame reception

            RX_DESCR_BASE:
                description: base address of the RX DMA list
                addressOffset: 0x88
                acccess: read-write

            RX_DESCR_NEXT:
                description: next item in the RX DMA list
                addressOffset: 0x8c
                access: read-write

            RX_DESCR_LAST:
                description: last item in RX DMA list
                addressOffset: 0x90
                access: read-write

            UNKNOWN_RX_POLICY%s:
                dim: 2
                dimIncrement: 4
                addressOffset: 0xd8
                access: read-write
  
            HW_STAT_ACK_INT:
                addressOffset: 0x2bc
                access: read

            HW_STAT_RTS_INT:
                addressOffset: 0x2c0
                access: read

            HW_STAT_CTS_INT:
                addressOffset: 0x2c4
                access: read

            HW_STAT_RIFS_INT:
                addressOffset: 0x2c8
                access: read

            HW_STAT_RX_SUCCESS:
                addressOffset: 0x2cc
                access: read

            HW_STAT_RX_END:
                addressOffset: 0x2d0
                access: read
            
            HW_STAT_HOP_ERR:
                addressOffset: 0x2d8
                access: read
            
            HW_STAT_FULL2:
                addressOffset: 0x2dc
                access: read

            HW_STAT_BLOCK_ERR:
                addressOffset: 0x2e0
                access: read
            
            WIFI_INT_STATUS:
                description: Interrupt status of WIFI peripheral
                addressOffset: 0xc48
                access: read
                fields:
                    TXQ_COMPLETE:
                        description: Indicates the completion of a transmission
                        bitOffset: 7
                        bitWidth: 1
                    TXQ_COLLISION:
                        description: Indicates a collision, while transmitting
                        bitOffset: 8
                        bitWidth: 1
                    TXQ_TIMEOUT:
                        description: Indicates a timeout, while transmitting
                        bitOffset: 19
                        bitWidth: 1

            WIFI_INT_CLEAR:
                description: Interrupt status clear of WIFI peripheral
                addressOffset: 0xc4c
                access: write

            CTRL:
                description: Exact name and meaning unknown, used for initializing the MAC
                addressOffset: 0xcb8
                access: read-write

            TX_ERROR_CLEAR:
                description:  Clear the error status of a slot
                addressOffset: 0xcbc
                access: write
                fields:
                    SLOT_COLLISION:
                        bitOffset: 0
                        bitWidth: 5
                    SLOT_TIMEOUT:
                        bitOffset: 0x10
                        bitWidth: 5

            TX_ERROR_STATUS:
                description: Error status of a slot
                addressOffset: 0xcc0
                access: read
                fields:
                    SLOT_COLLISION:
                        bitOffset: 0
                        bitWidth: 5
                    SLOT_TIMEOUT:
                        bitOffset: 0x10
                        bitWidth: 5

            TX_COMPLETE_CLEAR:
                description: Clear the completion status of a slot
                addressOffset: 0xcc4
                access: write
                fields: 
                    SLOTS:
                        bitOffset: 0
                        bitWidth: 5

            TX_COMPLETE_STATUS:
                description: Completion status of a slot
                addressOffset: 0xcc8
                access: read
                fields:
                    SLOTS:
                        bitOffset: 0
                        bitWidth: 5

            HW_STAT_TX_RTS:
                addressOffset: 0xd58
                access: read

            HW_STAT_TX_CTS:
                addressOffset: 0xd5c
                access: read

            HW_STAT_TX_ACK:
                addressOffset: 0xd60
                access: read

            HW_STAT_TRCTS:
                addressOffset: 0xd64
                access: read

            HW_STAT_TRIGGER:
                addressOffset: 0xd68
                access: read

            HW_STAT_TX_HUNG:
                addressOffset: 0xd6c
                access: read

            HW_STAT_PANIC:
                addressOffset: 0xd70
                access: read

WIFI:
    _add:
        _clusters:
            FILTER_BANK%s:
                dim: 2
                dimIncrement: 0x40
                addressOffset: 0x0
                description: "
                    Filter banks for frame reception. Bank zero is for the BSSID and bank one for the RA.
                    Each filter bank has registers for two interfaces.
                    "
                registers:
                    ADDR_LOW%s:
                        dim: 2
                        dimIncrement: 0x8
                        description: First 4 bytes of BSSID MAC address filter
                        addressOffset: 0x0
                        access: read-write
                    ADDR_HIGH%s:
                        dim: 2
                        dimIncrement: 0x8
                        description: last 2 bytes of BSSID MAC address filter
                        addressOffset: 0x4
                        access: read-write
                        fields:
                            ADDR:
                                bitOffset: 0
                                bitWidth: 16
                                access: read-write
                    MASK_LOW%s:
                        dim: 2
                        dimIncrement: 0x8
                        description: First 4 bytes of BSSID MAC address filter mask
                        addressOffset: 0x20
                        access: read-write
                    MASK_HIGH%s:
                        dim: 2
                        dimIncrement: 0x8
                        description: last 2 bytes of BSSID MAC address filter mask
                        addressOffset: 0x24
                        access: read-write
                        fields:
                            MASK:
                                bitOffset: 0
                                bitWidth: 16
                                access: read-write
                            ENABLED:
                                bitOffset: 16
                                bitWidth: 1
                                access: read-write
            TX_SLOT_CONFIG%s:
                dim: 5
                dimIncrement: 0x8
                description: Used to configure the TX slot.
                addressOffset: 0xcfc
                access: read-write
                registers:
                    CONFIG:
                        description: Config
                        addressOffset: 0x0
                        access: read-write  
                    PLCP0:
                        description: PLCP0
                        addressOffset: 0x4
                        access: read-write
                        fields:
                            DMA_ADDR:
                                description: Bottom bits of address of dma_item
                                bitOffset: 0
                                bitWidth: 20
                                access: write
                            FLAGS:
                                description: Flags for the SLOT
                                bitOffset: 20
                                bitWidth: 12
                                access: read-write
            TX_SLOT_PARAMETERS%s:
                dim: 5
                dimIncrement: 0x3c
                addressOffset: 0x1168
                description: Used to set transmission parameters for the slot
                registers:
                    PLCP1:
                        description: PLCP1
                        addressOffset: 0x0
                        access: read-write
                        fields:
                            LEN:
                                description: Length of packet (in bytes)
                                bitOffset: 0
                                bitWidth: 12
                            RATE:
                                description: Packet rate (see wifi_phy_rate_t)
                                bitOffset: 12
                                bitWidth: 5
                            IS_80211_N:
                                description: Bit indicating if this is 802.11n
                                bitOffset: 25
                                bitWidth: 1
                            UNKNOWN_ENABLE:
                                description: meaning unknown, set to one for TX
                                bitOffset: 28
                                bitWidth: 2
                    PLCP2:
                        description: PLCP2
                        addressOffset: 0x4
                        access: read-write
                        fields:
                            UNKNOWN:
                                description: meaning unknown, set to one for TX
                                bitOffset: 5
                                bitWidth: 1
                    HT_SIG:
                        description: HT-SIG field in HT preamble
                        addressOffset: 0x8
                        access: read-write
                    HT_UNKNOWN:
                        description: exact meaning and name unknown, related to HT
                        addressOffset: 0xc
                        access: read-write
                        fields:
                            LENGTH:
                                description: The length of the PPDU
                                bitOffset: 0x0
                                bitWidth: 20
                                access: write
                    DURATION:
                        description: duration of the frame exchange
                        addressOffset: 0x10
                        access: read-write
                    PMD:
                        addressOffset: 0x18
                        access: read-write
            CRYPTO_KEY_ENTRY%s:
                dim: 16
                dimIncrement: 40
                addressOffset: 0x1400
                access: read-write
                description: The cryptographic keys, to be used by the MAC
                registers:
                    ADDR_LOW:
                        addressOffset: 0x0
                        access: read-write
                    ADDR_HIGH:
                        addressOffset: 0x4
                        access: read-write
                        fields:
                            ADDR:
                                bitOffset: 0x0
                                bitWidth: 0x10
                            ALGORITHM:
                                bitOffset: 0x12
                                bitWidth: 0x3
                            INTERFACE:
                                bitOffset: 0x18
                                bitWidth: 0x2
                            SUPPLICANT_KEY_INDEX:
                                bitOffset: 0x1e
                                bitWidth: 0x2
