Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Tue Oct 17 12:41:41 2017
| Host         : dsplab-OptiPlex-9020 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file MAIN_control_sets_placed.rpt
| Design       : MAIN
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    16 |
| Minimum Number of register sites lost to control set restrictions |    57 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             151 |           61 |
| No           | No                    | Yes                    |               9 |            8 |
| No           | Yes                   | No                     |              19 |            7 |
| Yes          | No                    | No                     |              55 |           26 |
| Yes          | No                    | Yes                    |              21 |           10 |
| Yes          | Yes                   | No                     |               8 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+-----------------------------------------+--------------------------------+------------------+----------------+
|       Clock Signal      |              Enable Signal              |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-------------------------+-----------------------------------------+--------------------------------+------------------+----------------+
|  Check_counter_mod_OBUF |                                         | NewAddress                     |                1 |              1 |
|  Done_changing          |                                         | Receive_data_label/NewAddress0 |                1 |              1 |
|  CLK_50_MHz_IBUF_BUFG   | REM_ASCII0                              | REM_ASCII[5]_i_1_n_0           |                1 |              4 |
|  CLK_50_MHz_IBUF_BUFG   | NUMBER0                                 | NUMBER[31]_i_1_n_0             |                2 |              4 |
|  CLK_50_MHz_IBUF_BUFG   | FSM_sequential_STATE[4]_i_1_n_0         | Receive_data_label/AR[0]       |                2 |              5 |
|  CLK_50_MHz_IBUF_BUFG   | REM_ONE_DIGIT0                          |                                |                3 |              6 |
|  CLK_50_MHz_IBUF_BUFG   | UART_call/r_TX_Data[5]_i_1_n_0          |                                |                1 |              6 |
|  CLK_200k_Hz_BUFG       | Receive_data_label/DataOut_l[7]_i_1_n_0 | Receive_data_label/AR[0]       |                3 |              8 |
|  CLK_200k_Hz_BUFG       | Receive_data_label/DataOut_u[7]_i_1_n_0 | Receive_data_label/AR[0]       |                5 |              8 |
|  CLK_200k_Hz_BUFG       |                                         | Receive_data_label/AR[0]       |                8 |              9 |
|  CLK_50_MHz_IBUF_BUFG   |                                         |                                |                6 |             10 |
|  CLK_50_MHz_IBUF_BUFG   | UART_call/r_Clk_Count[13]_i_1_n_0       |                                |                6 |             15 |
|  CLK_50_MHz_IBUF_BUFG   |                                         | clear                          |                5 |             17 |
|  CLK_50_MHz_IBUF_BUFG   | NUMBER0                                 |                                |               16 |             28 |
| ~NewAddress_BUFG        |                                         |                                |               12 |             32 |
|  CLK_200k_Hz_BUFG       |                                         |                                |               43 |            109 |
+-------------------------+-----------------------------------------+--------------------------------+------------------+----------------+


