// Seed: 4085777017
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  wire id_4 = 1;
  wire id_5;
  wire id_6 = id_2;
  wire id_7;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input wire id_2,
    input tri0 id_3,
    input wand id_4
);
  if (id_3) begin : LABEL_0
    assign id_6 = 1;
  end else begin : LABEL_0
    tri1 id_7;
    assign id_7 = id_1;
  end
  module_0 modCall_1 (
      id_6,
      id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  tri0 id_7 = 1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  always @(posedge id_7);
  always begin : LABEL_0
    id_2 <= 1;
  end
  tri0 id_8 = 1;
endmodule
