// Seed: 410671884
module module_0;
  for (id_1 = id_1; 1; id_1 = id_1) assign id_1 = id_1;
  wor id_3 = id_1;
  wire id_4, id_5;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  logic [7:0] id_3, id_4;
  wire id_5;
  id_6 :
  assert property (@(id_1 or posedge -1) 1) begin : LABEL_0
    id_2 = id_6;
  end
  wire id_7, id_8;
  wand id_9 = 1;
  wire id_10;
  module_0 modCall_1 ();
  wire id_11;
  supply1 id_12, id_13;
  assign id_12 = id_3[1] != 1;
endmodule
