{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556722646357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556722646357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 17:57:26 2019 " "Processing started: Wed May 01 17:57:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556722646357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722646357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Generator -c Generator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Generator -c Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722646357 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556722647107 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556722647107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscill.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oscill.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Oscill-BEH " "Found design unit 1: Oscill-BEH" {  } { { "Oscill.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Oscill.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664443 ""} { "Info" "ISGN_ENTITY_NAME" "1 Oscill " "Found entity 1: Oscill" {  } { { "Oscill.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Oscill.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722664443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen-BEH " "Found design unit 1: gen-BEH" {  } { { "gen.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/gen.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664443 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen " "Found entity 1: gen" {  } { { "gen.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722664443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-BEH " "Found design unit 1: Timer-BEH" {  } { { "Timer.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Timer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664443 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Timer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722664443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main-BEH " "Found design unit 1: Main-BEH" {  } { { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664459 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722664459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add-SYN " "Found design unit 1: add-SYN" {  } { { "ADD.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADD.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664459 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "ADD.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADD.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722664459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shll-SYN " "Found design unit 1: shll-SYN" {  } { { "SHLL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/SHLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664459 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHLL " "Found entity 1: SHLL" {  } { { "SHLL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/SHLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722664459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romserial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romserial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMSERIAL-BEH " "Found design unit 1: ROMSERIAL-BEH" {  } { { "ROMSERIAL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROMSERIAL.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664474 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMSERIAL " "Found entity 1: ROMSERIAL" {  } { { "ROMSERIAL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROMSERIAL.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722664474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom1-SYN " "Found design unit 1: rom1-SYN" {  } { { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664474 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM1 " "Found entity 1: ROM1" {  } { { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722664474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/PLL.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664474 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722664474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartrx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uartrx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uartRX-SYN " "Found design unit 1: uartRX-SYN" {  } { { "uartRX.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/uartRX.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664474 ""} { "Info" "ISGN_ENTITY_NAME" "1 uartRX " "Found entity 1: uartRX" {  } { { "uartRX.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/uartRX.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722664474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.vhd 4 2 " "Found 4 design units, including 2 entities, in source file mul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUL_altfp_mult_tao-RTL " "Found design unit 1: MUL_altfp_mult_tao-RTL" {  } { { "MUL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664537 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mul-RTL " "Found design unit 2: mul-RTL" {  } { { "MUL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd" 1451 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664537 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUL_altfp_mult_tao " "Found entity 1: MUL_altfp_mult_tao" {  } { { "MUL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664537 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUL " "Found entity 2: MUL" {  } { { "MUL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722664537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_int_to_float.vhd 20 10 " "Found 20 design units, including 10 entities, in source file conv_int_to_float.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONV_INT_TO_FLOAT_altbarrel_shift_qvf-RTL " "Found design unit 1: CONV_INT_TO_FLOAT_altbarrel_shift_qvf-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664599 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CONV_INT_TO_FLOAT_altpriority_encoder_3v7-RTL " "Found design unit 2: CONV_INT_TO_FLOAT_altpriority_encoder_3v7-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 328 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664599 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 CONV_INT_TO_FLOAT_altpriority_encoder_3e8-RTL " "Found design unit 3: CONV_INT_TO_FLOAT_altpriority_encoder_3e8-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 353 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664599 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 CONV_INT_TO_FLOAT_altpriority_encoder_6v7-RTL " "Found design unit 4: CONV_INT_TO_FLOAT_altpriority_encoder_6v7-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 374 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664599 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 CONV_INT_TO_FLOAT_altpriority_encoder_6e8-RTL " "Found design unit 5: CONV_INT_TO_FLOAT_altpriority_encoder_6e8-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 436 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664599 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 CONV_INT_TO_FLOAT_altpriority_encoder_bv7-RTL " "Found design unit 6: CONV_INT_TO_FLOAT_altpriority_encoder_bv7-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 489 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664599 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 CONV_INT_TO_FLOAT_altpriority_encoder_be8-RTL " "Found design unit 7: CONV_INT_TO_FLOAT_altpriority_encoder_be8-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664599 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 CONV_INT_TO_FLOAT_altpriority_encoder_rb6-RTL " "Found design unit 8: CONV_INT_TO_FLOAT_altpriority_encoder_rb6-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 616 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664599 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 CONV_INT_TO_FLOAT_altfp_convert_h1n-RTL " "Found design unit 9: CONV_INT_TO_FLOAT_altfp_convert_h1n-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 683 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664599 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 conv_int_to_float-RTL " "Found design unit 10: conv_int_to_float-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 1084 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664599 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONV_INT_TO_FLOAT_altbarrel_shift_qvf " "Found entity 1: CONV_INT_TO_FLOAT_altbarrel_shift_qvf" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664599 ""} { "Info" "ISGN_ENTITY_NAME" "2 CONV_INT_TO_FLOAT_altpriority_encoder_3v7 " "Found entity 2: CONV_INT_TO_FLOAT_altpriority_encoder_3v7" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664599 ""} { "Info" "ISGN_ENTITY_NAME" "3 CONV_INT_TO_FLOAT_altpriority_encoder_3e8 " "Found entity 3: CONV_INT_TO_FLOAT_altpriority_encoder_3e8" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664599 ""} { "Info" "ISGN_ENTITY_NAME" "4 CONV_INT_TO_FLOAT_altpriority_encoder_6v7 " "Found entity 4: CONV_INT_TO_FLOAT_altpriority_encoder_6v7" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664599 ""} { "Info" "ISGN_ENTITY_NAME" "5 CONV_INT_TO_FLOAT_altpriority_encoder_6e8 " "Found entity 5: CONV_INT_TO_FLOAT_altpriority_encoder_6e8" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664599 ""} { "Info" "ISGN_ENTITY_NAME" "6 CONV_INT_TO_FLOAT_altpriority_encoder_bv7 " "Found entity 6: CONV_INT_TO_FLOAT_altpriority_encoder_bv7" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664599 ""} { "Info" "ISGN_ENTITY_NAME" "7 CONV_INT_TO_FLOAT_altpriority_encoder_be8 " "Found entity 7: CONV_INT_TO_FLOAT_altpriority_encoder_be8" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664599 ""} { "Info" "ISGN_ENTITY_NAME" "8 CONV_INT_TO_FLOAT_altpriority_encoder_rb6 " "Found entity 8: CONV_INT_TO_FLOAT_altpriority_encoder_rb6" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664599 ""} { "Info" "ISGN_ENTITY_NAME" "9 CONV_INT_TO_FLOAT_altfp_convert_h1n " "Found entity 9: CONV_INT_TO_FLOAT_altfp_convert_h1n" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 674 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664599 ""} { "Info" "ISGN_ENTITY_NAME" "10 CONV_INT_TO_FLOAT " "Found entity 10: CONV_INT_TO_FLOAT" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 1074 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722664599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.vhd 44 22 " "Found 44 design units, including 22 entities, in source file addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDSUB_altbarrel_shift_35e-RTL " "Found design unit 1: ADDSUB_altbarrel_shift_35e-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ADDSUB_altbarrel_shift_olb-RTL " "Found design unit 2: ADDSUB_altbarrel_shift_olb-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 314 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ADDSUB_altpriority_encoder_3e8-RTL " "Found design unit 3: ADDSUB_altpriority_encoder_3e8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ADDSUB_altpriority_encoder_6e8-RTL " "Found design unit 4: ADDSUB_altpriority_encoder_6e8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 579 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 ADDSUB_altpriority_encoder_be8-RTL " "Found design unit 5: ADDSUB_altpriority_encoder_be8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 633 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 ADDSUB_altpriority_encoder_3v7-RTL " "Found design unit 6: ADDSUB_altpriority_encoder_3v7-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 704 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 ADDSUB_altpriority_encoder_6v7-RTL " "Found design unit 7: ADDSUB_altpriority_encoder_6v7-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 724 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 ADDSUB_altpriority_encoder_bv7-RTL " "Found design unit 8: ADDSUB_altpriority_encoder_bv7-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 ADDSUB_altpriority_encoder_r08-RTL " "Found design unit 9: ADDSUB_altpriority_encoder_r08-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 844 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 ADDSUB_altpriority_encoder_rf8-RTL " "Found design unit 10: ADDSUB_altpriority_encoder_rf8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 912 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 ADDSUB_altpriority_encoder_qb6-RTL " "Found design unit 11: ADDSUB_altpriority_encoder_qb6-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 971 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 ADDSUB_altpriority_encoder_nh8-RTL " "Found design unit 12: ADDSUB_altpriority_encoder_nh8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1055 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 ADDSUB_altpriority_encoder_qh8-RTL " "Found design unit 13: ADDSUB_altpriority_encoder_qh8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1081 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 ADDSUB_altpriority_encoder_vh8-RTL " "Found design unit 14: ADDSUB_altpriority_encoder_vh8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 ADDSUB_altpriority_encoder_fj8-RTL " "Found design unit 15: ADDSUB_altpriority_encoder_fj8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 ADDSUB_altpriority_encoder_n28-RTL " "Found design unit 16: ADDSUB_altpriority_encoder_n28-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 ADDSUB_altpriority_encoder_q28-RTL " "Found design unit 17: ADDSUB_altpriority_encoder_q28-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 ADDSUB_altpriority_encoder_v28-RTL " "Found design unit 18: ADDSUB_altpriority_encoder_v28-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1351 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 ADDSUB_altpriority_encoder_f48-RTL " "Found design unit 19: ADDSUB_altpriority_encoder_f48-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 ADDSUB_altpriority_encoder_e48-RTL " "Found design unit 20: ADDSUB_altpriority_encoder_e48-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1477 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 ADDSUB_altfp_add_sub_mal-RTL " "Found design unit 21: ADDSUB_altfp_add_sub_mal-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1548 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 addsub-RTL " "Found design unit 22: addsub-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4859 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDSUB_altbarrel_shift_35e " "Found entity 1: ADDSUB_altbarrel_shift_35e" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADDSUB_altbarrel_shift_olb " "Found entity 2: ADDSUB_altbarrel_shift_olb" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_ENTITY_NAME" "3 ADDSUB_altpriority_encoder_3e8 " "Found entity 3: ADDSUB_altpriority_encoder_3e8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_ENTITY_NAME" "4 ADDSUB_altpriority_encoder_6e8 " "Found entity 4: ADDSUB_altpriority_encoder_6e8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_ENTITY_NAME" "5 ADDSUB_altpriority_encoder_be8 " "Found entity 5: ADDSUB_altpriority_encoder_be8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_ENTITY_NAME" "6 ADDSUB_altpriority_encoder_3v7 " "Found entity 6: ADDSUB_altpriority_encoder_3v7" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_ENTITY_NAME" "7 ADDSUB_altpriority_encoder_6v7 " "Found entity 7: ADDSUB_altpriority_encoder_6v7" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_ENTITY_NAME" "8 ADDSUB_altpriority_encoder_bv7 " "Found entity 8: ADDSUB_altpriority_encoder_bv7" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_ENTITY_NAME" "9 ADDSUB_altpriority_encoder_r08 " "Found entity 9: ADDSUB_altpriority_encoder_r08" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_ENTITY_NAME" "10 ADDSUB_altpriority_encoder_rf8 " "Found entity 10: ADDSUB_altpriority_encoder_rf8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_ENTITY_NAME" "11 ADDSUB_altpriority_encoder_qb6 " "Found entity 11: ADDSUB_altpriority_encoder_qb6" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_ENTITY_NAME" "12 ADDSUB_altpriority_encoder_nh8 " "Found entity 12: ADDSUB_altpriority_encoder_nh8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_ENTITY_NAME" "13 ADDSUB_altpriority_encoder_qh8 " "Found entity 13: ADDSUB_altpriority_encoder_qh8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1072 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_ENTITY_NAME" "14 ADDSUB_altpriority_encoder_vh8 " "Found entity 14: ADDSUB_altpriority_encoder_vh8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_ENTITY_NAME" "15 ADDSUB_altpriority_encoder_fj8 " "Found entity 15: ADDSUB_altpriority_encoder_fj8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_ENTITY_NAME" "16 ADDSUB_altpriority_encoder_n28 " "Found entity 16: ADDSUB_altpriority_encoder_n28" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_ENTITY_NAME" "17 ADDSUB_altpriority_encoder_q28 " "Found entity 17: ADDSUB_altpriority_encoder_q28" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_ENTITY_NAME" "18 ADDSUB_altpriority_encoder_v28 " "Found entity 18: ADDSUB_altpriority_encoder_v28" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_ENTITY_NAME" "19 ADDSUB_altpriority_encoder_f48 " "Found entity 19: ADDSUB_altpriority_encoder_f48" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_ENTITY_NAME" "20 ADDSUB_altpriority_encoder_e48 " "Found entity 20: ADDSUB_altpriority_encoder_e48" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_ENTITY_NAME" "21 ADDSUB_altfp_add_sub_mal " "Found entity 21: ADDSUB_altfp_add_sub_mal" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""} { "Info" "ISGN_ENTITY_NAME" "22 ADDSUB " "Found entity 22: ADDSUB" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4845 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722664662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADSR-SYN " "Found design unit 1: ADSR-SYN" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664677 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADSR " "Found entity 1: ADSR" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722664677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_float_to_int.vhd 6 3 " "Found 6 design units, including 3 entities, in source file conv_float_to_int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONV_FLOAT_TO_INT_altbarrel_shift_00g-RTL " "Found design unit 1: CONV_FLOAT_TO_INT_altbarrel_shift_00g-RTL" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664724 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CONV_FLOAT_TO_INT_altfp_convert_h1n-RTL " "Found design unit 2: CONV_FLOAT_TO_INT_altfp_convert_h1n-RTL" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 405 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664724 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 conv_float_to_int-RTL " "Found design unit 3: conv_float_to_int-RTL" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 1746 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664724 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONV_FLOAT_TO_INT_altbarrel_shift_00g " "Found entity 1: CONV_FLOAT_TO_INT_altbarrel_shift_00g" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664724 ""} { "Info" "ISGN_ENTITY_NAME" "2 CONV_FLOAT_TO_INT_altfp_convert_h1n " "Found entity 2: CONV_FLOAT_TO_INT_altfp_convert_h1n" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664724 ""} { "Info" "ISGN_ENTITY_NAME" "3 CONV_FLOAT_TO_INT " "Found entity 3: CONV_FLOAT_TO_INT" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 1736 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722664724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BLOCK " "Found entity 1: BLOCK" {  } { { "BLOCK.bdf" "" { Schematic "C:/Users/Evgeniy/Documents/GitHub/Diplom/BLOCK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722664740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Block1-Syn " "Found design unit 1: Block1-Syn" {  } { { "Block1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Block1.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664740 ""} { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Block1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722664740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonproc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buttonproc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUTtonProc-SYN " "Found design unit 1: BUTtonProc-SYN" {  } { { "ButtonProc.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ButtonProc.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664740 ""} { "Info" "ISGN_ENTITY_NAME" "1 ButtonProc " "Found entity 1: ButtonProc" {  } { { "ButtonProc.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ButtonProc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722664740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_oscill.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_oscill.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_OSCILL-BEH " "Found design unit 1: TB_OSCILL-BEH" {  } { { "TB_OSCILL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/TB_OSCILL.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664740 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_OSCILL " "Found entity 1: TB_OSCILL" {  } { { "TB_OSCILL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/TB_OSCILL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722664740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722664740 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556722665412 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c2 Main.vhd(23) " "Verilog HDL or VHDL warning at Main.vhd(23): object \"c2\" assigned a value but never read" {  } { { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556722665412 "|Main"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "octave_sig Main.vhd(39) " "VHDL Signal Declaration warning at Main.vhd(39): used explicit default value for signal \"octave_sig\" because signal was never assigned a value" {  } { { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1556722665412 "|Main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:UPLL " "Elaborating entity \"PLL\" for hierarchy \"PLL:UPLL\"" {  } { { "Main.vhd" "UPLL" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722665412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:UPLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:UPLL\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/PLL.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722665490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:UPLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:UPLL\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/PLL.vhd" 149 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722665490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:UPLL\|altpll:altpll_component " "Instantiated megafunction \"PLL:UPLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 8 " "Parameter \"clk1_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665490 ""}  } { { "PLL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/PLL.vhd" 149 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722665490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722665568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722665568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:UPLL\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:UPLL\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722665568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM1 ROM1:UROM1 " "Elaborating entity \"ROM1\" for hierarchy \"ROM1:UROM1\"" {  } { { "Main.vhd" "UROM1" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722665584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM1:UROM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM1:UROM1\|altsyncram:altsyncram_component\"" {  } { { "ROM1.vhd" "altsyncram_component" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722665662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM1:UROM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM1:UROM1\|altsyncram:altsyncram_component\"" {  } { { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722665677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM1:UROM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM1:UROM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SIN.mif " "Parameter \"init_file\" = \"SIN.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665677 ""}  } { { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722665677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_unr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_unr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_unr3 " "Found entity 1: altsyncram_unr3" {  } { { "db/altsyncram_unr3.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/altsyncram_unr3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722665756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722665756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_unr3 ROM1:UROM1\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated " "Elaborating entity \"altsyncram_unr3\" for hierarchy \"ROM1:UROM1\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722665756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ADD:UADD " "Elaborating entity \"ADD\" for hierarchy \"ADD:UADD\"" {  } { { "Main.vhd" "UADD" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722665818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add ADD:UADD\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"ADD:UADD\|parallel_add:parallel_add_component\"" {  } { { "ADD.vhd" "parallel_add_component" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADD.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722665865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADD:UADD\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"ADD:UADD\|parallel_add:parallel_add_component\"" {  } { { "ADD.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADD.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722665865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADD:UADD\|parallel_add:parallel_add_component " "Instantiated megafunction \"ADD:UADD\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 2 " "Parameter \"size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 13 " "Parameter \"widthr\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type parallel_add " "Parameter \"lpm_type\" = \"parallel_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665865 ""}  } { { "ADD.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADD.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722665865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_8ve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_8ve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_8ve " "Found entity 1: par_add_8ve" {  } { { "db/par_add_8ve.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/par_add_8ve.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722665943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722665943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_8ve ADD:UADD\|parallel_add:parallel_add_component\|par_add_8ve:auto_generated " "Elaborating entity \"par_add_8ve\" for hierarchy \"ADD:UADD\|parallel_add:parallel_add_component\|par_add_8ve:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/parallel_add.tdf" 147 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722665943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonProc ButtonProc:UBut " "Elaborating entity \"ButtonProc\" for hierarchy \"ButtonProc:UBut\"" {  } { { "Main.vhd" "UBut" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722665943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHLL ButtonProc:UBut\|SHLL:\\USHLL:0:U " "Elaborating entity \"SHLL\" for hierarchy \"ButtonProc:UBut\|SHLL:\\USHLL:0:U\"" {  } { { "ButtonProc.vhd" "\\USHLL:0:U" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ButtonProc.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722665959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ButtonProc:UBut\|SHLL:\\USHLL:0:U\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"ButtonProc:UBut\|SHLL:\\USHLL:0:U\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "SHLL.vhd" "LPM_CLSHIFT_component" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/SHLL.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722665990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ButtonProc:UBut\|SHLL:\\USHLL:0:U\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"ButtonProc:UBut\|SHLL:\\USHLL:0:U\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "SHLL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/SHLL.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722665990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ButtonProc:UBut\|SHLL:\\USHLL:0:U\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"ButtonProc:UBut\|SHLL:\\USHLL:0:U\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 4 " "Parameter \"lpm_widthdist\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556722665990 ""}  } { { "SHLL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/SHLL.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556722665990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_tkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_tkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_tkb " "Found entity 1: lpm_clshift_tkb" {  } { { "db/lpm_clshift_tkb.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/lpm_clshift_tkb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556722666021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722666021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_tkb ButtonProc:UBut\|SHLL:\\USHLL:0:U\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_tkb:auto_generated " "Elaborating entity \"lpm_clshift_tkb\" for hierarchy \"ButtonProc:UBut\|SHLL:\\USHLL:0:U\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_tkb:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722666021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block1 Block1:BlockU1 " "Elaborating entity \"Block1\" for hierarchy \"Block1:BlockU1\"" {  } { { "Main.vhd" "BlockU1" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722666224 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ATTACK_TIME Block1.vhd(93) " "VHDL Signal Declaration warning at Block1.vhd(93): used implicit default value for signal \"ATTACK_TIME\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Block1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Block1.vhd" 93 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556722666240 "|Main|Block1:BlockU1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DECAY_TIME Block1.vhd(94) " "VHDL Signal Declaration warning at Block1.vhd(94): used implicit default value for signal \"DECAY_TIME\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Block1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Block1.vhd" 94 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556722666240 "|Main|Block1:BlockU1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RELEASE_TIME Block1.vhd(95) " "VHDL Signal Declaration warning at Block1.vhd(95): used implicit default value for signal \"RELEASE_TIME\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Block1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Block1.vhd" 95 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556722666240 "|Main|Block1:BlockU1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ATTACK_DELTA Block1.vhd(97) " "VHDL Signal Declaration warning at Block1.vhd(97): used implicit default value for signal \"ATTACK_DELTA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Block1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Block1.vhd" 97 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556722666240 "|Main|Block1:BlockU1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DECAY_DELTA Block1.vhd(98) " "VHDL Signal Declaration warning at Block1.vhd(98): used implicit default value for signal \"DECAY_DELTA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Block1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Block1.vhd" 98 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556722666240 "|Main|Block1:BlockU1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SUSTAIN_LEVEL Block1.vhd(99) " "VHDL Signal Declaration warning at Block1.vhd(99): used implicit default value for signal \"SUSTAIN_LEVEL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Block1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Block1.vhd" 99 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556722666240 "|Main|Block1:BlockU1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RELEASE_DELTA Block1.vhd(100) " "VHDL Signal Declaration warning at Block1.vhd(100): used implicit default value for signal \"RELEASE_DELTA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Block1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Block1.vhd" 100 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556722666240 "|Main|Block1:BlockU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oscill Block1:BlockU1\|Oscill:Oscill_inst " "Elaborating entity \"Oscill\" for hierarchy \"Block1:BlockU1\|Oscill:Oscill_inst\"" {  } { { "Block1.vhd" "Oscill_inst" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Block1.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722666240 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"000\" 3 12 Oscill.vhd(43) " "VHDL Expression error at Oscill.vhd(43): expression \"\"000\"\" has 3 elements ; expected 12 elements." {  } { { "Oscill.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Oscill.vhd" 43 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1556722666240 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Block1:BlockU1\|Oscill:Oscill_inst " "Can't elaborate user hierarchy \"Block1:BlockU1\|Oscill:Oscill_inst\"" {  } { { "Block1.vhd" "Oscill_inst" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Block1.vhd" 103 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556722666240 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "707 " "Peak virtual memory: 707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556722666677 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 01 17:57:46 2019 " "Processing ended: Wed May 01 17:57:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556722666677 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556722666677 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556722666677 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722666677 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556722667381 ""}
