# Reading pref.tcl
# OpenFile C:/Users/Asus/Desktop/CA/CA1.mpf
# Loading project CA1
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of testbench.v was successful.
# Compile of divider.v was successful.
# 5 compiles, 0 failed with no errors.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 11:47:12 on Mar 18,2024
# Loading work.testbench
# Loading work.divider
# Loading work.datapath
# Loading work.register
# Loading work.mux1bit_2to1
# Loading work.mux10bit_2to1
# Loading work.mux11bit_2to1
# Loading work.shiftL_register
# Loading work.subtractor
# Loading work.comparator
# Loading work.oring
# Loading work.counter_14modulo
# Loading work.controller
add wave -position end sim:/testbench/*
run -all
# Break key hit
# Break in Module controller at C:/Users/Asus/Desktop/CA/controller.v line 7
quit -sim
# End time: 11:53:49 on Mar 18,2024, Elapsed time: 0:06:37
# Errors: 0, Warnings: 2
