// ==============================================================
// RTL generated by AutoESL - High-Level Synthesis System (C, C++, SystemC)
// Version: 2012.1
// Copyright (C) 2012 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sobel_filter (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        inter_pix_data_V_dout,
        inter_pix_data_V_empty_n,
        inter_pix_data_V_read,
        inter_pix_strb_V_dout,
        inter_pix_strb_V_empty_n,
        inter_pix_strb_V_read,
        inter_pix_user_V_dout,
        inter_pix_user_V_empty_n,
        inter_pix_user_V_read,
        inter_pix_last_V_dout,
        inter_pix_last_V_empty_n,
        inter_pix_last_V_read,
        inter_pix_tdest_V_dout,
        inter_pix_tdest_V_empty_n,
        inter_pix_tdest_V_read,
        out_pix_data_V_din,
        out_pix_data_V_full_n,
        out_pix_data_V_write,
        out_pix_strb_V_din,
        out_pix_strb_V_full_n,
        out_pix_strb_V_write,
        out_pix_user_V_din,
        out_pix_user_V_full_n,
        out_pix_user_V_write,
        out_pix_last_V_din,
        out_pix_last_V_full_n,
        out_pix_last_V_write,
        out_pix_tdest_V_din,
        out_pix_tdest_V_full_n,
        out_pix_tdest_V_write,
        rows,
        cols
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
input  [31:0] inter_pix_data_V_dout;
input   inter_pix_data_V_empty_n;
output   inter_pix_data_V_read;
input  [3:0] inter_pix_strb_V_dout;
input   inter_pix_strb_V_empty_n;
output   inter_pix_strb_V_read;
input  [0:0] inter_pix_user_V_dout;
input   inter_pix_user_V_empty_n;
output   inter_pix_user_V_read;
input  [0:0] inter_pix_last_V_dout;
input   inter_pix_last_V_empty_n;
output   inter_pix_last_V_read;
input  [0:0] inter_pix_tdest_V_dout;
input   inter_pix_tdest_V_empty_n;
output   inter_pix_tdest_V_read;
output  [31:0] out_pix_data_V_din;
input   out_pix_data_V_full_n;
output   out_pix_data_V_write;
output  [3:0] out_pix_strb_V_din;
input   out_pix_strb_V_full_n;
output   out_pix_strb_V_write;
output  [0:0] out_pix_user_V_din;
input   out_pix_user_V_full_n;
output   out_pix_user_V_write;
output  [0:0] out_pix_last_V_din;
input   out_pix_last_V_full_n;
output   out_pix_last_V_write;
output  [0:0] out_pix_tdest_V_din;
input   out_pix_tdest_V_full_n;
output   out_pix_tdest_V_write;
input  [31:0] rows;
input  [31:0] cols;

reg ap_done;
reg ap_idle;
reg inter_pix_data_V_read;
reg inter_pix_strb_V_read;
reg inter_pix_user_V_read;
reg inter_pix_last_V_read;
reg inter_pix_tdest_V_read;
reg out_pix_data_V_write;
reg out_pix_strb_V_write;
reg out_pix_user_V_write;
reg out_pix_last_V_write;
reg out_pix_tdest_V_write;
reg   [2:0] ap_CS_fsm = 3'b000;
reg   [30:0] col_1_reg_353;
reg   [30:0] ap_reg_ppstg_col_1_reg_353_pp0_it1;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg   [0:0] exitcond_reg_1319;
reg   [0:0] tmp_17_reg_1351;
reg    ap_sig_bdd_86;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1319_pp0_it9;
reg   [0:0] or_cond2_reg_1362;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1362_pp0_it9;
reg    ap_sig_bdd_127;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg   [30:0] ap_reg_ppstg_col_1_reg_353_pp0_it2;
reg   [30:0] ap_reg_ppstg_col_1_reg_353_pp0_it3;
reg   [30:0] tmp_cast_reg_1251;
reg   [30:0] tmp1_cast_reg_1256;
reg   [0:0] tmp2_reg_1261;
reg   [0:0] tmp5_reg_1266;
reg   [31:0] tmp_s_reg_1271;
reg   [31:0] tmp_7_reg_1276;
reg   [30:0] smax3_reg_1281;
reg   [30:0] smax6_reg_1286;
reg   [30:0] row_1_reg_1294;
reg   [0:0] tmp_8_reg_1299;
wire   [0:0] exitcond3_fu_424_p2;
reg   [0:0] icmp_reg_1304;
reg   [0:0] tmp_11_reg_1309;
reg   [0:0] tmp_13_reg_1314;
wire   [0:0] exitcond_fu_471_p2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1319_pp0_it1;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1319_pp0_it2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1319_pp0_it3;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1319_pp0_it4;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1319_pp0_it5;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1319_pp0_it6;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1319_pp0_it7;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1319_pp0_it8;
reg   [30:0] col_reg_1323;
wire   [0:0] tmp_15_fu_482_p2;
reg   [0:0] tmp_15_reg_1328;
reg   [0:0] ap_reg_ppstg_tmp_15_reg_1328_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_15_reg_1328_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_15_reg_1328_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_15_reg_1328_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_15_reg_1328_pp0_it5;
wire   [63:0] tmp_16_fu_487_p1;
reg   [63:0] tmp_16_reg_1335;
reg   [63:0] ap_reg_ppstg_tmp_16_reg_1335_pp0_it1;
reg   [10:0] buff_A_M_1_addr_reg_1340;
reg   [10:0] ap_reg_ppstg_buff_A_M_1_addr_reg_1340_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_1351_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_1351_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_1351_pp0_it3;
reg   [0:0] or_cond1_reg_1355;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1355_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1355_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1355_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1355_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1355_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1355_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1355_pp0_it7;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1355_pp0_it8;
wire   [0:0] or_cond2_fu_541_p2;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1362_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1362_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1362_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1362_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1362_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1362_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1362_pp0_it7;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1362_pp0_it8;
reg   [0:0] output_pixel_last_V_reg_1366;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it1;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it2;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it3;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it4;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it5;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it6;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it7;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it8;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it9;
wire   [7:0] buff_A_M_1_q0;
reg   [7:0] buff_A_M_1_load_reg_1371;
wire   [7:0] buff_A_M_0_q0;
reg   [7:0] return_value_5_reg_1376;
reg   [7:0] new_pix_G_V_reg_1382;
reg   [7:0] new_pix_R_V_reg_1389;
reg   [15:0] tmp4_reg_1401;
reg   [14:0] tmp7_reg_1406;
reg   [7:0] tmp_26_reg_1416;
reg   [7:0] temp_load_reg_1421;
reg   [15:0] tmp9_reg_1431;
reg   [14:0] tmp11_reg_1436;
reg   [7:0] buff_C_M_0_1_2_reg_1441;
reg   [7:0] buff_C_M_1_1_1_reg_1447;
reg   [7:0] tmp_27_reg_1452;
reg   [7:0] ap_reg_ppstg_tmp_27_reg_1452_pp0_it5;
reg   [7:0] buff_C_M_1_2_3_reg_1457;
reg   [7:0] ap_reg_ppstg_buff_C_M_1_2_3_reg_1457_pp0_it5;
reg   [7:0] buff_C_M_0_2_4_reg_1462;
reg   [9:0] y_weight_reg_1467;
reg   [10:0] x_weight_1_reg_1472;
reg   [7:0] buff_C_M_2_2_3_reg_1477;
reg   [10:0] x_weight_3_reg_1482;
reg   [10:0] y_weight_2_reg_1487;
wire   [7:0] x_weight_4_cast_fu_1033_p1;
reg   [7:0] x_weight_4_cast_reg_1492;
wire   [7:0] y_weight_5_cast_fu_1042_p1;
reg   [7:0] y_weight_5_cast_reg_1497;
reg   [7:0] neg_i_cast_reg_1502;
reg   [0:0] tmp_29_reg_1507;
reg   [7:0] neg7_i_cast_reg_1512;
reg   [0:0] tmp_30_reg_1517;
wire   [7:0] tmp_i2_fu_1084_p2;
reg   [7:0] tmp_i2_reg_1522;
reg   [7:0] ap_reg_ppstg_tmp_i2_reg_1522_pp0_it9;
reg   [0:0] tmp_8_i_reg_1528;
reg   [0:0] tmp_21_reg_1534;
reg   [0:0] sel_tmp3_reg_1539;
wire   [10:0] buff_A_M_0_address0;
reg    buff_A_M_0_ce0;
wire   [10:0] buff_A_M_0_address1;
reg    buff_A_M_0_ce1;
reg    buff_A_M_0_we1;
wire   [7:0] buff_A_M_0_d1;
wire   [10:0] buff_A_M_1_address0;
reg    buff_A_M_1_ce0;
wire   [10:0] buff_A_M_1_address1;
reg    buff_A_M_1_ce1;
reg    buff_A_M_1_we1;
wire   [7:0] buff_A_M_1_d1;
wire   [10:0] buff_A_M_2_address0;
reg    buff_A_M_2_ce0;
reg    buff_A_M_2_we0;
wire   [7:0] buff_A_M_2_d0;
wire   [10:0] buff_A_M_2_address1;
reg    buff_A_M_2_ce1;
wire   [7:0] buff_A_M_2_q1;
reg   [30:0] row_reg_342;
reg   [30:0] col_1_phi_fu_357_p4;
wire   [63:0] tmp_19_fu_716_p1;
wire   [63:0] tmp_18_fu_805_p1;
reg   [7:0] temp_fu_154;
reg   [7:0] tempx_R_V_fu_158;
reg   [7:0] tempx_B_V_fu_162;
wire   [7:0] new_pix_B_V_fu_551_p1;
reg   [7:0] tempx_G_V_fu_166;
reg   [7:0] buff_C_M_2_2_fu_170;
reg   [7:0] buff_C_M_0_1_fu_174;
reg   [7:0] buff_C_M_0_2_fu_178;
reg   [7:0] buff_C_M_2_1_fu_182;
reg   [7:0] buff_C_M_1_1_fu_186;
reg   [7:0] buff_C_M_1_2_fu_190;
wire   [31:0] tmp_fu_366_p2;
wire   [31:0] tmp1_fu_376_p2;
wire   [31:0] row_cast_fu_420_p1;
wire   [29:0] tmp_24_fu_440_p4;
wire   [31:0] col_assign_cast_fu_467_p1;
wire   [29:0] tmp_28_fu_498_p4;
wire   [0:0] icmp7_fu_508_p2;
wire   [0:0] tmp_20_fu_514_p2;
wire   [0:0] tmp13_fu_524_p2;
wire   [0:0] tmp12_fu_519_p2;
wire   [0:0] tmp_23_fu_535_p2;
wire   [7:0] grp_fu_579_p0;
wire   [4:0] grp_fu_579_p1;
wire   [13:0] retval_i_i_cast_fu_597_p1;
wire   [13:0] p_shl_i_fu_600_p2;
wire   [8:0] retval_i_i_cast1_fu_594_p1;
wire   [8:0] p_shl1_i_fu_610_p2;
wire   [14:0] retval_i5_i_cast_fu_623_p1;
wire   [14:0] p_shl2_i_fu_626_p2;
wire   [12:0] grp_fu_579_p2;
wire   [15:0] p_shl2_i_cast_fu_632_p1;
wire   [15:0] p_shl1_i_cast_fu_616_p1;
wire   [15:0] tmp3_fu_640_p2;
wire   [15:0] tmp_2_i_cast_fu_636_p1;
wire   [8:0] retval_i5_i_cast1_fu_620_p1;
wire   [8:0] tmp6_fu_652_p2;
wire   [14:0] tmp18_cast_fu_658_p1;
wire   [14:0] p_shl_i_cast_fu_606_p1;
wire   [7:0] grp_fu_683_p0;
wire   [4:0] grp_fu_683_p1;
wire   [15:0] tmp17_cast_fu_689_p1;
wire   [15:0] tmp_5_i_fu_692_p2;
wire   [13:0] retval_i_i1_cast_fu_725_p1;
wire   [13:0] p_shl_i1_fu_729_p2;
wire   [8:0] retval_i_i1_cast1_fu_721_p1;
wire   [8:0] p_shl1_i1_fu_739_p2;
wire   [14:0] retval_i5_i1_cast_fu_753_p1;
wire   [14:0] p_shl2_i1_fu_757_p2;
wire   [12:0] grp_fu_683_p2;
wire   [15:0] p_shl2_i1_cast_fu_763_p1;
wire   [15:0] p_shl1_i1_cast_fu_745_p1;
wire   [15:0] tmp8_fu_771_p2;
wire   [15:0] tmp_2_i1_cast_fu_767_p1;
wire   [8:0] retval_i5_i1_cast1_fu_749_p1;
wire   [8:0] tmp10_fu_783_p2;
wire   [14:0] tmp22_cast_fu_789_p1;
wire   [14:0] p_shl_i1_cast_fu_735_p1;
wire   [15:0] tmp21_cast_fu_816_p1;
wire   [15:0] tmp_5_i1_fu_819_p2;
wire   [8:0] tmp_2_0_1_i_cast_fu_867_p1;
wire   [8:0] tmp_6_0_1_i_fu_870_p2;
wire   [8:0] tmp_2_0_2_i_cast_fu_880_p1;
wire   [8:0] y_weight_cast_fu_863_p1;
wire   [8:0] x_weight_fu_883_p2;
wire   [8:0] tmp14_fu_893_p2;
wire   [9:0] tmp26_cast_fu_899_p1;
wire   [9:0] tmp_6_0_1_i_cast_fu_876_p1;
wire   [8:0] tmp_2_1_0_i_cast_fu_909_p1;
wire   [8:0] p_shl_i2_fu_913_p2;
wire   [10:0] x_weight_1_fu_923_p0;
wire   [10:0] p_shl_i2_cast_fu_919_p1;
wire   [7:0] y_2_fu_943_p2;
wire   [8:0] tmp_2_1_2_i_cast_fu_958_p1;
wire   [8:0] tmp_4_1_2_i_fu_961_p2;
wire   [10:0] tmp_4_1_2_i_cast_fu_967_p1;
wire   [10:0] x_weight_2_fu_971_p2;
wire   [10:0] tmp_2_2_0_i_cast_fu_976_p1;
wire   [10:0] y_weight_2_cast_fu_955_p1;
wire   [8:0] tmp_2_2_1_i_cast_fu_992_p1;
wire   [8:0] p_shl12_i_fu_996_p2;
wire   [10:0] y_weight_1_fu_986_p2;
wire   [10:0] p_shl12_i_cast_fu_1002_p1;
wire   [10:0] tmp_2_2_2_i_cast_fu_1025_p1;
wire   [10:0] x_weight_4_fu_1028_p2;
wire   [10:0] y_weight_3_fu_1037_p2;
wire   [7:0] abs9_i_fu_1079_p3;
wire   [7:0] abs_i_fu_1074_p3;
wire   [0:0] sel_tmp9_demorgan_fu_1101_p2;
wire   [0:0] tmp_i_fu_1096_p2;
wire   [0:0] sel_tmp9_fu_1105_p2;
wire   [0:0] sel_tmp_fu_1111_p2;
wire   [0:0] sel_tmp2_fu_1122_p2;
wire   [0:0] tmp_22_fu_1140_p2;
wire   [7:0] edge_B_V_fu_1144_p1;
wire   [7:0] edge_val_fu_1132_p2;
wire   [7:0] edge_B_V_fu_1144_p3;
wire   [15:0] p_Result_s_fu_1152_p3;
wire   [31:0] p_Repl2_1_fu_1160_p1;
wire   [39:0] p_Result_1_fu_1164_p3;
reg    grp_fu_579_ce;
reg    grp_fu_683_ce;
reg   [2:0] ap_NS_fsm;
wire   [63:0] buff_A_M_1_addr_reg_13400;
wire   [12:0] grp_fu_579_p00;
wire   [12:0] grp_fu_683_p00;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st0_fsm_0 = 3'b000;
parameter    ap_ST_st1_fsm_1 = 3'b001;
parameter    ap_ST_st2_fsm_2 = 3'b010;
parameter    ap_ST_st3_fsm_3 = 3'b011;
parameter    ap_ST_pp0_stg0_fsm_4 = 3'b100;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv31_0 = 31'b0000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b00000000000000000000000000000001;
parameter    ap_const_lv32_FFFFFFFF = 32'b11111111111111111111111111111111;
parameter    ap_const_lv31_1 = 31'b0000000000000000000000000000001;
parameter    ap_const_lv32_1E = 32'b00000000000000000000000000011110;
parameter    ap_const_lv30_1 = 30'b000000000000000000000000000001;
parameter    ap_const_lv32_8 = 32'b00000000000000000000000000001000;
parameter    ap_const_lv32_F = 32'b00000000000000000000000000001111;
parameter    ap_const_lv32_10 = 32'b00000000000000000000000000010000;
parameter    ap_const_lv32_17 = 32'b00000000000000000000000000010111;
parameter    ap_const_lv13_19 = 13'b0000000011001;
parameter    ap_const_lv14_6 = 14'b00000000000110;
parameter    ap_const_lv9_1 = 9'b000000001;
parameter    ap_const_lv15_7 = 15'b000000000000111;
parameter    ap_const_lv9_80 = 9'b010000000;
parameter    ap_const_lv8_10 = 8'b00010000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_A = 32'b00000000000000000000000000001010;
parameter    ap_const_lv8_37 = 8'b00110111;
parameter    ap_const_lv8_9B = 8'b10011011;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_true = 1'b1;


sobel_filter_buff_A_M_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buff_A_M_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( buff_A_M_0_address0 ),
    .ce0( buff_A_M_0_ce0 ),
    .q0( buff_A_M_0_q0 ),
    .address1( buff_A_M_0_address1 ),
    .ce1( buff_A_M_0_ce1 ),
    .we1( buff_A_M_0_we1 ),
    .d1( buff_A_M_0_d1 )
);

sobel_filter_buff_A_M_1 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buff_A_M_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( buff_A_M_1_address0 ),
    .ce0( buff_A_M_1_ce0 ),
    .q0( buff_A_M_1_q0 ),
    .address1( buff_A_M_1_address1 ),
    .ce1( buff_A_M_1_ce1 ),
    .we1( buff_A_M_1_we1 ),
    .d1( buff_A_M_1_d1 )
);

sobel_filter_buff_A_M_2 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buff_A_M_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( buff_A_M_2_address0 ),
    .ce0( buff_A_M_2_ce0 ),
    .we0( buff_A_M_2_we0 ),
    .d0( buff_A_M_2_d0 ),
    .address1( buff_A_M_2_address1 ),
    .ce1( buff_A_M_2_ce1 ),
    .q1( buff_A_M_2_q1 )
);

sobel_filter_grp_fu_579_ACMP_mul_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sobel_filter_grp_fu_579_ACMP_mul_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_579_p0 ),
    .din1( grp_fu_579_p1 ),
    .ce( grp_fu_579_ce ),
    .dout( grp_fu_579_p2 )
);

sobel_filter_grp_fu_683_ACMP_mul_2 #(
    .ID( 2 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sobel_filter_grp_fu_683_ACMP_mul_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_683_p0 ),
    .din1( grp_fu_683_p1 ),
    .ce( grp_fu_683_ce ),
    .dout( grp_fu_683_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == exitcond_fu_471_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_ST_st3_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_424_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_ST_st3_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_424_p2))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end else if (((ap_ST_st3_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_424_p2))) begin
            ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if (((ap_ST_st3_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_424_p2))) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if (((ap_ST_st3_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_424_p2))) begin
            ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end else if (((ap_ST_st3_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_424_p2))) begin
            ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end else if ((((ap_ST_st3_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_424_p2)) | ((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end else if (((ap_ST_st3_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_424_p2))) begin
            ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end else if (((ap_ST_st3_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_424_p2))) begin
            ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end else if (((ap_ST_st3_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_424_p2))) begin
            ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end else if (((ap_ST_st3_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_424_p2))) begin
            ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_buff_A_M_1_addr_reg_1340_pp0_it1 <= buff_A_M_1_addr_reg_1340;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_buff_C_M_1_2_3_reg_1457_pp0_it5 <= buff_C_M_1_2_3_reg_1457;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_col_1_reg_353_pp0_it1 <= col_1_reg_353;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_col_1_reg_353_pp0_it2 <= ap_reg_ppstg_col_1_reg_353_pp0_it1;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_col_1_reg_353_pp0_it3 <= ap_reg_ppstg_col_1_reg_353_pp0_it2;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_exitcond_reg_1319_pp0_it1 <= exitcond_reg_1319;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_exitcond_reg_1319_pp0_it2 <= ap_reg_ppstg_exitcond_reg_1319_pp0_it1;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_exitcond_reg_1319_pp0_it3 <= ap_reg_ppstg_exitcond_reg_1319_pp0_it2;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_exitcond_reg_1319_pp0_it4 <= ap_reg_ppstg_exitcond_reg_1319_pp0_it3;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_exitcond_reg_1319_pp0_it5 <= ap_reg_ppstg_exitcond_reg_1319_pp0_it4;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_exitcond_reg_1319_pp0_it6 <= ap_reg_ppstg_exitcond_reg_1319_pp0_it5;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_exitcond_reg_1319_pp0_it7 <= ap_reg_ppstg_exitcond_reg_1319_pp0_it6;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_exitcond_reg_1319_pp0_it8 <= ap_reg_ppstg_exitcond_reg_1319_pp0_it7;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_exitcond_reg_1319_pp0_it9 <= ap_reg_ppstg_exitcond_reg_1319_pp0_it8;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_or_cond1_reg_1355_pp0_it1 <= or_cond1_reg_1355;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_or_cond1_reg_1355_pp0_it2 <= ap_reg_ppstg_or_cond1_reg_1355_pp0_it1;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_or_cond1_reg_1355_pp0_it3 <= ap_reg_ppstg_or_cond1_reg_1355_pp0_it2;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_or_cond1_reg_1355_pp0_it4 <= ap_reg_ppstg_or_cond1_reg_1355_pp0_it3;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_or_cond1_reg_1355_pp0_it5 <= ap_reg_ppstg_or_cond1_reg_1355_pp0_it4;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_or_cond1_reg_1355_pp0_it6 <= ap_reg_ppstg_or_cond1_reg_1355_pp0_it5;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_or_cond1_reg_1355_pp0_it7 <= ap_reg_ppstg_or_cond1_reg_1355_pp0_it6;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_or_cond1_reg_1355_pp0_it8 <= ap_reg_ppstg_or_cond1_reg_1355_pp0_it7;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_or_cond2_reg_1362_pp0_it1 <= or_cond2_reg_1362;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_or_cond2_reg_1362_pp0_it2 <= ap_reg_ppstg_or_cond2_reg_1362_pp0_it1;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_or_cond2_reg_1362_pp0_it3 <= ap_reg_ppstg_or_cond2_reg_1362_pp0_it2;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_or_cond2_reg_1362_pp0_it4 <= ap_reg_ppstg_or_cond2_reg_1362_pp0_it3;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_or_cond2_reg_1362_pp0_it5 <= ap_reg_ppstg_or_cond2_reg_1362_pp0_it4;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_or_cond2_reg_1362_pp0_it6 <= ap_reg_ppstg_or_cond2_reg_1362_pp0_it5;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_or_cond2_reg_1362_pp0_it7 <= ap_reg_ppstg_or_cond2_reg_1362_pp0_it6;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_or_cond2_reg_1362_pp0_it8 <= ap_reg_ppstg_or_cond2_reg_1362_pp0_it7;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_or_cond2_reg_1362_pp0_it9 <= ap_reg_ppstg_or_cond2_reg_1362_pp0_it8;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it1 <= output_pixel_last_V_reg_1366;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it2 <= ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it1;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it3 <= ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it2;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it4 <= ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it3;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it5 <= ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it4;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it6 <= ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it5;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it7 <= ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it6;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it8 <= ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it7;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it9 <= ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it8;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_tmp_15_reg_1328_pp0_it1 <= tmp_15_reg_1328;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_tmp_15_reg_1328_pp0_it2 <= ap_reg_ppstg_tmp_15_reg_1328_pp0_it1;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_tmp_15_reg_1328_pp0_it3 <= ap_reg_ppstg_tmp_15_reg_1328_pp0_it2;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_tmp_15_reg_1328_pp0_it4 <= ap_reg_ppstg_tmp_15_reg_1328_pp0_it3;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_tmp_15_reg_1328_pp0_it5 <= ap_reg_ppstg_tmp_15_reg_1328_pp0_it4;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_tmp_16_reg_1335_pp0_it1[0] <= tmp_16_reg_1335[0];
        ap_reg_ppstg_tmp_16_reg_1335_pp0_it1[1] <= tmp_16_reg_1335[1];
        ap_reg_ppstg_tmp_16_reg_1335_pp0_it1[2] <= tmp_16_reg_1335[2];
        ap_reg_ppstg_tmp_16_reg_1335_pp0_it1[3] <= tmp_16_reg_1335[3];
        ap_reg_ppstg_tmp_16_reg_1335_pp0_it1[4] <= tmp_16_reg_1335[4];
        ap_reg_ppstg_tmp_16_reg_1335_pp0_it1[5] <= tmp_16_reg_1335[5];
        ap_reg_ppstg_tmp_16_reg_1335_pp0_it1[6] <= tmp_16_reg_1335[6];
        ap_reg_ppstg_tmp_16_reg_1335_pp0_it1[7] <= tmp_16_reg_1335[7];
        ap_reg_ppstg_tmp_16_reg_1335_pp0_it1[8] <= tmp_16_reg_1335[8];
        ap_reg_ppstg_tmp_16_reg_1335_pp0_it1[9] <= tmp_16_reg_1335[9];
        ap_reg_ppstg_tmp_16_reg_1335_pp0_it1[10] <= tmp_16_reg_1335[10];
        ap_reg_ppstg_tmp_16_reg_1335_pp0_it1[11] <= tmp_16_reg_1335[11];
        ap_reg_ppstg_tmp_16_reg_1335_pp0_it1[12] <= tmp_16_reg_1335[12];
        ap_reg_ppstg_tmp_16_reg_1335_pp0_it1[13] <= tmp_16_reg_1335[13];
        ap_reg_ppstg_tmp_16_reg_1335_pp0_it1[14] <= tmp_16_reg_1335[14];
        ap_reg_ppstg_tmp_16_reg_1335_pp0_it1[15] <= tmp_16_reg_1335[15];
        ap_reg_ppstg_tmp_16_reg_1335_pp0_it1[16] <= tmp_16_reg_1335[16];
        ap_reg_ppstg_tmp_16_reg_1335_pp0_it1[17] <= tmp_16_reg_1335[17];
        ap_reg_ppstg_tmp_16_reg_1335_pp0_it1[18] <= tmp_16_reg_1335[18];
        ap_reg_ppstg_tmp_16_reg_1335_pp0_it1[19] <= tmp_16_reg_1335[19];
        ap_reg_ppstg_tmp_16_reg_1335_pp0_it1[20] <= tmp_16_reg_1335[20];
        ap_reg_ppstg_tmp_16_reg_1335_pp0_it1[21] <= tmp_16_reg_1335[21];
        ap_reg_ppstg_tmp_16_reg_1335_pp0_it1[22] <= tmp_16_reg_1335[22];
        ap_reg_ppstg_tmp_16_reg_1335_pp0_it1[23] <= tmp_16_reg_1335[23];
        ap_reg_ppstg_tmp_16_reg_1335_pp0_it1[24] <= tmp_16_reg_1335[24];
        ap_reg_ppstg_tmp_16_reg_1335_pp0_it1[25] <= tmp_16_reg_1335[25];
        ap_reg_ppstg_tmp_16_reg_1335_pp0_it1[26] <= tmp_16_reg_1335[26];
        ap_reg_ppstg_tmp_16_reg_1335_pp0_it1[27] <= tmp_16_reg_1335[27];
        ap_reg_ppstg_tmp_16_reg_1335_pp0_it1[28] <= tmp_16_reg_1335[28];
        ap_reg_ppstg_tmp_16_reg_1335_pp0_it1[29] <= tmp_16_reg_1335[29];
        ap_reg_ppstg_tmp_16_reg_1335_pp0_it1[30] <= tmp_16_reg_1335[30];
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_tmp_17_reg_1351_pp0_it1 <= tmp_17_reg_1351;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_tmp_17_reg_1351_pp0_it2 <= ap_reg_ppstg_tmp_17_reg_1351_pp0_it1;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_tmp_17_reg_1351_pp0_it3 <= ap_reg_ppstg_tmp_17_reg_1351_pp0_it2;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_tmp_27_reg_1452_pp0_it5 <= tmp_27_reg_1452;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        ap_reg_ppstg_tmp_i2_reg_1522_pp0_it9 <= tmp_i2_reg_1522;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == exitcond_fu_471_p2) & ~(ap_const_lv1_0 == tmp_15_fu_482_p2))) begin
        buff_A_M_1_addr_reg_1340 <= buff_A_M_1_addr_reg_13400;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (exitcond_reg_1319 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_15_reg_1328))) begin
        buff_A_M_1_load_reg_1371 <= buff_A_M_1_q0;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        buff_C_M_0_1_2_reg_1441 <= buff_C_M_0_2_fu_178;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it4))) begin
        buff_C_M_0_1_fu_174 <= buff_C_M_0_1_2_reg_1441;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it3))) begin
        if (ap_reg_ppstg_tmp_15_reg_1328_pp0_it3) begin
            buff_C_M_0_2_4_reg_1462 <= buff_A_M_2_q1;
        end else begin
            buff_C_M_0_2_4_reg_1462 <= buff_C_M_0_2_fu_178;
        end

    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it3))) begin
        if (ap_reg_ppstg_tmp_15_reg_1328_pp0_it3) begin
            buff_C_M_0_2_fu_178 <= buff_A_M_2_q1;
        end else begin
            buff_C_M_0_2_fu_178 <= buff_C_M_0_2_fu_178;
        end

    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        buff_C_M_1_1_1_reg_1447 <= buff_C_M_1_2_fu_190;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it4))) begin
        buff_C_M_1_1_fu_186 <= buff_C_M_1_1_1_reg_1447;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it3))) begin
        if (ap_reg_ppstg_tmp_15_reg_1328_pp0_it3) begin
            buff_C_M_1_2_3_reg_1457 <= temp_load_reg_1421;
        end else begin
            buff_C_M_1_2_3_reg_1457 <= buff_C_M_1_2_fu_190;
        end

    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it3))) begin
        if (ap_reg_ppstg_tmp_15_reg_1328_pp0_it3) begin
            buff_C_M_1_2_fu_190 <= temp_load_reg_1421;
        end else begin
            buff_C_M_1_2_fu_190 <= buff_C_M_1_2_fu_190;
        end

    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it5))) begin
        buff_C_M_2_1_fu_182 <= buff_C_M_2_2_fu_170;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it5))) begin
        if (ap_reg_ppstg_tmp_15_reg_1328_pp0_it5) begin
            buff_C_M_2_2_3_reg_1477 <= y_2_fu_943_p2;
        end else begin
            buff_C_M_2_2_3_reg_1477 <= buff_C_M_2_2_fu_170;
        end

    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it5))) begin
        if (ap_reg_ppstg_tmp_15_reg_1328_pp0_it5) begin
            buff_C_M_2_2_fu_170 <= y_2_fu_943_p2;
        end else begin
            buff_C_M_2_2_fu_170 <= buff_C_M_2_2_fu_170;
        end

    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (exitcond_reg_1319 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        col_1_reg_353 <= col_reg_1323;
    end else if (((ap_ST_st3_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_424_p2))) begin
        col_1_reg_353 <= ap_const_lv31_0;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        col_reg_1323 <= (col_1_phi_fu_357_p4 + ap_const_lv31_1);
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        exitcond_reg_1319 <= (col_1_phi_fu_357_p4 == smax3_reg_1281? 1'b1: 1'b0);
    end
    if (((ap_ST_st3_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_424_p2))) begin
        icmp_reg_1304 <= (tmp_24_fu_440_p4 < ap_const_lv30_1? 1'b1: 1'b0);
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it6))) begin
        neg7_i_cast_reg_1512 <= (ap_const_lv8_0 - y_weight_5_cast_fu_1042_p1);
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it6))) begin
        neg_i_cast_reg_1502 <= (ap_const_lv8_0 - x_weight_4_cast_fu_1033_p1);
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (exitcond_reg_1319 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_17_reg_1351) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        new_pix_G_V_reg_1382 <= {{inter_pix_data_V_dout[ap_const_lv32_F : ap_const_lv32_8]}};
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (exitcond_reg_1319 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_17_reg_1351) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        new_pix_R_V_reg_1389 <= {{inter_pix_data_V_dout[ap_const_lv32_17 : ap_const_lv32_10]}};
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == exitcond_fu_471_p2))) begin
        or_cond1_reg_1355 <= (tmp13_fu_524_p2 | tmp12_fu_519_p2);
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == exitcond_fu_471_p2))) begin
        or_cond2_reg_1362 <= (tmp_11_reg_1309 & tmp_23_fu_535_p2);
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == exitcond_fu_471_p2) & ~(ap_const_lv1_0 == or_cond2_fu_541_p2))) begin
        output_pixel_last_V_reg_1366 <= (col_assign_cast_fu_467_p1 == cols? 1'b1: 1'b0);
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (exitcond_reg_1319 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == tmp_15_reg_1328))) begin
        return_value_5_reg_1376 <= buff_A_M_0_q0;
    end
    if ((ap_ST_st3_fsm_3 == ap_CS_fsm)) begin
        row_1_reg_1294 <= (row_reg_342 + ap_const_lv31_1);
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it3))) begin
        row_reg_342 <= row_1_reg_1294;
    end else if ((ap_ST_st2_fsm_2 == ap_CS_fsm)) begin
        row_reg_342 <= ap_const_lv31_0;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it8))) begin
        sel_tmp3_reg_1539 <= (tmp_8_i_reg_1528 & sel_tmp2_fu_1122_p2);
    end
    if ((ap_ST_st2_fsm_2 == ap_CS_fsm)) begin
        if (tmp2_reg_1261) begin
            smax3_reg_1281 <= tmp_cast_reg_1251;
        end else begin
            smax3_reg_1281 <= ap_const_lv31_0;
        end

    end
    if ((ap_ST_st2_fsm_2 == ap_CS_fsm)) begin
        if (tmp5_reg_1266) begin
            smax6_reg_1286 <= tmp1_cast_reg_1256;
        end else begin
            smax6_reg_1286 <= ap_const_lv31_0;
        end

    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_1328_pp0_it1))) begin
        temp_fu_154 <= return_value_5_reg_1376;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_1328_pp0_it2))) begin
        temp_load_reg_1421 <= temp_fu_154;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (exitcond_reg_1319 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_17_reg_1351) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        tempx_B_V_fu_162 <= inter_pix_data_V_dout[7:0];
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_1351_pp0_it1))) begin
        tempx_G_V_fu_166 <= new_pix_G_V_reg_1382;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_1351_pp0_it1))) begin
        tempx_R_V_fu_158 <= new_pix_R_V_reg_1389;
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_1328_pp0_it2))) begin
        tmp11_reg_1436 <= (tmp22_cast_fu_789_p1 + p_shl_i1_cast_fu_735_p1);
    end
    if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        tmp1_cast_reg_1256 <= tmp1_fu_376_p2[30:0];
    end
    if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        tmp2_reg_1261 <= ($signed(tmp_fu_366_p2) > $signed(32'b00000000000000000000000000000000)? 1'b1: 1'b0);
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_1351_pp0_it1))) begin
        tmp4_reg_1401 <= (tmp3_fu_640_p2 + tmp_2_i_cast_fu_636_p1);
    end
    if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        tmp5_reg_1266 <= ($signed(tmp1_fu_376_p2) > $signed(32'b00000000000000000000000000000000)? 1'b1: 1'b0);
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_1351_pp0_it1))) begin
        tmp7_reg_1406 <= (tmp18_cast_fu_658_p1 + p_shl_i_cast_fu_606_p1);
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_1328_pp0_it2))) begin
        tmp9_reg_1431 <= (tmp8_fu_771_p2 + tmp_2_i1_cast_fu_767_p1);
    end
    if (((ap_ST_st3_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_424_p2))) begin
        tmp_11_reg_1309 <= (row_reg_342 != ap_const_lv31_0? 1'b1: 1'b0);
    end
    if (((ap_ST_st3_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_424_p2))) begin
        tmp_13_reg_1314 <= ($signed(tmp_s_reg_1271) < $signed(row_cast_fu_420_p1)? 1'b1: 1'b0);
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == exitcond_fu_471_p2))) begin
        tmp_15_reg_1328 <= ($signed(col_assign_cast_fu_467_p1) < $signed(cols)? 1'b1: 1'b0);
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == exitcond_fu_471_p2) & ~(ap_const_lv1_0 == tmp_15_fu_482_p2))) begin
        tmp_16_reg_1335[0] <= tmp_16_fu_487_p1[0];
        tmp_16_reg_1335[1] <= tmp_16_fu_487_p1[1];
        tmp_16_reg_1335[2] <= tmp_16_fu_487_p1[2];
        tmp_16_reg_1335[3] <= tmp_16_fu_487_p1[3];
        tmp_16_reg_1335[4] <= tmp_16_fu_487_p1[4];
        tmp_16_reg_1335[5] <= tmp_16_fu_487_p1[5];
        tmp_16_reg_1335[6] <= tmp_16_fu_487_p1[6];
        tmp_16_reg_1335[7] <= tmp_16_fu_487_p1[7];
        tmp_16_reg_1335[8] <= tmp_16_fu_487_p1[8];
        tmp_16_reg_1335[9] <= tmp_16_fu_487_p1[9];
        tmp_16_reg_1335[10] <= tmp_16_fu_487_p1[10];
        tmp_16_reg_1335[11] <= tmp_16_fu_487_p1[11];
        tmp_16_reg_1335[12] <= tmp_16_fu_487_p1[12];
        tmp_16_reg_1335[13] <= tmp_16_fu_487_p1[13];
        tmp_16_reg_1335[14] <= tmp_16_fu_487_p1[14];
        tmp_16_reg_1335[15] <= tmp_16_fu_487_p1[15];
        tmp_16_reg_1335[16] <= tmp_16_fu_487_p1[16];
        tmp_16_reg_1335[17] <= tmp_16_fu_487_p1[17];
        tmp_16_reg_1335[18] <= tmp_16_fu_487_p1[18];
        tmp_16_reg_1335[19] <= tmp_16_fu_487_p1[19];
        tmp_16_reg_1335[20] <= tmp_16_fu_487_p1[20];
        tmp_16_reg_1335[21] <= tmp_16_fu_487_p1[21];
        tmp_16_reg_1335[22] <= tmp_16_fu_487_p1[22];
        tmp_16_reg_1335[23] <= tmp_16_fu_487_p1[23];
        tmp_16_reg_1335[24] <= tmp_16_fu_487_p1[24];
        tmp_16_reg_1335[25] <= tmp_16_fu_487_p1[25];
        tmp_16_reg_1335[26] <= tmp_16_fu_487_p1[26];
        tmp_16_reg_1335[27] <= tmp_16_fu_487_p1[27];
        tmp_16_reg_1335[28] <= tmp_16_fu_487_p1[28];
        tmp_16_reg_1335[29] <= tmp_16_fu_487_p1[29];
        tmp_16_reg_1335[30] <= tmp_16_fu_487_p1[30];
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == exitcond_fu_471_p2))) begin
        tmp_17_reg_1351 <= (tmp_15_fu_482_p2 & tmp_8_reg_1299);
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it8))) begin
        tmp_21_reg_1534 <= (sel_tmp_fu_1111_p2 | ap_reg_ppstg_or_cond1_reg_1355_pp0_it8);
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_1351_pp0_it2))) begin
        tmp_26_reg_1416 <= {{tmp_5_i_fu_692_p2[ap_const_lv32_F : ap_const_lv32_8]}};
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_1328_pp0_it3))) begin
        tmp_27_reg_1452 <= {{tmp_5_i1_fu_819_p2[ap_const_lv32_F : ap_const_lv32_8]}};
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it6))) begin
        tmp_29_reg_1507 <= x_weight_4_fu_1028_p2[ap_const_lv32_A];
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it6))) begin
        tmp_30_reg_1517 <= y_weight_3_fu_1037_p2[ap_const_lv32_A];
    end
    if ((ap_ST_st2_fsm_2 == ap_CS_fsm)) begin
        tmp_7_reg_1276 <= (cols + ap_const_lv32_FFFFFFFF);
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it7))) begin
        tmp_8_i_reg_1528 <= (tmp_i2_fu_1084_p2 < ap_const_lv8_37? 1'b1: 1'b0);
    end
    if (((ap_ST_st3_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_424_p2))) begin
        tmp_8_reg_1299 <= ($signed(row_cast_fu_420_p1) < $signed(rows)? 1'b1: 1'b0);
    end
    if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        tmp_cast_reg_1251 <= tmp_fu_366_p2[30:0];
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it7))) begin
        tmp_i2_reg_1522 <= (abs9_i_fu_1079_p3 + abs_i_fu_1074_p3);
    end
    if ((ap_ST_st2_fsm_2 == ap_CS_fsm)) begin
        tmp_s_reg_1271 <= (rows + ap_const_lv32_FFFFFFFF);
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it4))) begin
        x_weight_1_reg_1472 <= (x_weight_1_fu_923_p0 - p_shl_i2_cast_fu_919_p1);
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it5))) begin
        x_weight_3_reg_1482 <= (x_weight_2_fu_971_p2 - tmp_2_2_0_i_cast_fu_976_p1);
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it6))) begin
        x_weight_4_cast_reg_1492 <= x_weight_4_fu_1028_p2[7:0];
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it5))) begin
        y_weight_2_reg_1487 <= (y_weight_1_fu_986_p2 - p_shl12_i_cast_fu_1002_p1);
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it6))) begin
        y_weight_5_cast_reg_1497 <= y_weight_3_fu_1037_p2[7:0];
    end
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it4))) begin
        y_weight_reg_1467 <= (tmp26_cast_fu_899_p1 + tmp_6_0_1_i_cast_fu_876_p1);
    end
end

/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_start or ap_CS_fsm or ap_sig_bdd_86 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it5 or ap_reg_ppiten_pp0_it9 or ap_sig_bdd_127 or ap_reg_ppiten_pp0_it10 or exitcond3_fu_424_p2)
begin
    if (((ap_ST_st3_fsm_3 == ap_CS_fsm) & ~(ap_const_logic_1 == ap_start) & ~(ap_const_lv1_0 == exitcond3_fu_424_p2))) begin
        ap_NS_fsm = ap_ST_st0_fsm_0;
    end else if (((ap_ST_st3_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond3_fu_424_p2))) begin
        ap_NS_fsm = ap_ST_pp0_stg0_fsm_4;
    end else if (((ap_ST_st2_fsm_2 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it9)) | ((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) begin
        ap_NS_fsm = ap_ST_st3_fsm_3;
    end else if ((ap_ST_st1_fsm_1 == ap_CS_fsm)) begin
        ap_NS_fsm = ap_ST_st2_fsm_2;
    end else if ((((ap_ST_st0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_start)) | ((ap_ST_st3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_start) & ~(ap_const_lv1_0 == exitcond3_fu_424_p2)))) begin
        ap_NS_fsm = ap_ST_st1_fsm_1;
    end else begin
        ap_NS_fsm = ap_CS_fsm;
    end
end

/// ap_done assign process. ///
always @ (ap_CS_fsm or exitcond3_fu_424_p2)
begin
    if (((ap_ST_st3_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond3_fu_424_p2))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st0_fsm_0 == ap_CS_fsm)) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// buff_A_M_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_86 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_127 or ap_reg_ppiten_pp0_it10 or exitcond_fu_471_p2 or tmp_15_fu_482_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == exitcond_fu_471_p2) & ~(ap_const_lv1_0 == tmp_15_fu_482_p2))) begin
        buff_A_M_0_ce0 = ap_const_logic_1;
    end else begin
        buff_A_M_0_ce0 = ap_const_logic_0;
    end
end

/// buff_A_M_0_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_86 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_127 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_exitcond_reg_1319_pp0_it3 or ap_reg_ppstg_tmp_17_reg_1351_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_1351_pp0_it3))) begin
        buff_A_M_0_ce1 = ap_const_logic_1;
    end else begin
        buff_A_M_0_ce1 = ap_const_logic_0;
    end
end

/// buff_A_M_0_we1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_86 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_127 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_exitcond_reg_1319_pp0_it3 or ap_reg_ppstg_tmp_17_reg_1351_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_1351_pp0_it3))) begin
        buff_A_M_0_we1 = ap_const_logic_1;
    end else begin
        buff_A_M_0_we1 = ap_const_logic_0;
    end
end

/// buff_A_M_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_86 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_127 or ap_reg_ppiten_pp0_it10 or exitcond_fu_471_p2 or tmp_15_fu_482_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == exitcond_fu_471_p2) & ~(ap_const_lv1_0 == tmp_15_fu_482_p2))) begin
        buff_A_M_1_ce0 = ap_const_logic_1;
    end else begin
        buff_A_M_1_ce0 = ap_const_logic_0;
    end
end

/// buff_A_M_1_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_86 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_127 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_exitcond_reg_1319_pp0_it1 or ap_reg_ppstg_tmp_15_reg_1328_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_1328_pp0_it1))) begin
        buff_A_M_1_ce1 = ap_const_logic_1;
    end else begin
        buff_A_M_1_ce1 = ap_const_logic_0;
    end
end

/// buff_A_M_1_we1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_86 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_127 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_exitcond_reg_1319_pp0_it1 or ap_reg_ppstg_tmp_15_reg_1328_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_1328_pp0_it1))) begin
        buff_A_M_1_we1 = ap_const_logic_1;
    end else begin
        buff_A_M_1_we1 = ap_const_logic_0;
    end
end

/// buff_A_M_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_86 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_127 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_exitcond_reg_1319_pp0_it1 or ap_reg_ppstg_tmp_15_reg_1328_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_1328_pp0_it1))) begin
        buff_A_M_2_ce0 = ap_const_logic_1;
    end else begin
        buff_A_M_2_ce0 = ap_const_logic_0;
    end
end

/// buff_A_M_2_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_86 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_127 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_exitcond_reg_1319_pp0_it2 or ap_reg_ppstg_tmp_15_reg_1328_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_1328_pp0_it2))) begin
        buff_A_M_2_ce1 = ap_const_logic_1;
    end else begin
        buff_A_M_2_ce1 = ap_const_logic_0;
    end
end

/// buff_A_M_2_we0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_86 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_127 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_exitcond_reg_1319_pp0_it1 or ap_reg_ppstg_tmp_15_reg_1328_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_1328_pp0_it1))) begin
        buff_A_M_2_we0 = ap_const_logic_1;
    end else begin
        buff_A_M_2_we0 = ap_const_logic_0;
    end
end

/// col_1_phi_fu_357_p4 assign process. ///
always @ (ap_CS_fsm or col_1_reg_353 or exitcond_reg_1319 or ap_reg_ppiten_pp0_it1 or col_reg_1323)
begin
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (exitcond_reg_1319 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        col_1_phi_fu_357_p4 = col_reg_1323;
    end else begin
        col_1_phi_fu_357_p4 = col_1_reg_353;
    end
end

/// grp_fu_579_ce assign process. ///
always @ (ap_CS_fsm or exitcond_reg_1319 or tmp_17_reg_1351 or ap_sig_bdd_86 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_127 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_exitcond_reg_1319_pp0_it1 or ap_reg_ppstg_tmp_17_reg_1351_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (((exitcond_reg_1319 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_17_reg_1351)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_1351_pp0_it1))))) begin
        grp_fu_579_ce = ap_const_logic_1;
    end else begin
        grp_fu_579_ce = ap_const_logic_0;
    end
end

/// grp_fu_683_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_86 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_127 or ap_reg_ppiten_pp0_it10 or ap_reg_ppstg_exitcond_reg_1319_pp0_it1 or ap_reg_ppstg_exitcond_reg_1319_pp0_it2 or ap_reg_ppstg_tmp_15_reg_1328_pp0_it1 or ap_reg_ppstg_tmp_15_reg_1328_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))) & (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_1328_pp0_it1)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_15_reg_1328_pp0_it2))))) begin
        grp_fu_683_ce = ap_const_logic_1;
    end else begin
        grp_fu_683_ce = ap_const_logic_0;
    end
end

/// inter_pix_data_V_read assign process. ///
always @ (ap_CS_fsm or exitcond_reg_1319 or tmp_17_reg_1351 or ap_sig_bdd_86 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_127 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (exitcond_reg_1319 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_17_reg_1351) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        inter_pix_data_V_read = ap_const_logic_1;
    end else begin
        inter_pix_data_V_read = ap_const_logic_0;
    end
end

/// inter_pix_last_V_read assign process. ///
always @ (ap_CS_fsm or exitcond_reg_1319 or tmp_17_reg_1351 or ap_sig_bdd_86 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_127 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (exitcond_reg_1319 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_17_reg_1351) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        inter_pix_last_V_read = ap_const_logic_1;
    end else begin
        inter_pix_last_V_read = ap_const_logic_0;
    end
end

/// inter_pix_strb_V_read assign process. ///
always @ (ap_CS_fsm or exitcond_reg_1319 or tmp_17_reg_1351 or ap_sig_bdd_86 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_127 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (exitcond_reg_1319 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_17_reg_1351) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        inter_pix_strb_V_read = ap_const_logic_1;
    end else begin
        inter_pix_strb_V_read = ap_const_logic_0;
    end
end

/// inter_pix_tdest_V_read assign process. ///
always @ (ap_CS_fsm or exitcond_reg_1319 or tmp_17_reg_1351 or ap_sig_bdd_86 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_127 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (exitcond_reg_1319 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_17_reg_1351) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        inter_pix_tdest_V_read = ap_const_logic_1;
    end else begin
        inter_pix_tdest_V_read = ap_const_logic_0;
    end
end

/// inter_pix_user_V_read assign process. ///
always @ (ap_CS_fsm or exitcond_reg_1319 or tmp_17_reg_1351 or ap_sig_bdd_86 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_127 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (exitcond_reg_1319 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_17_reg_1351) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        inter_pix_user_V_read = ap_const_logic_1;
    end else begin
        inter_pix_user_V_read = ap_const_logic_0;
    end
end

/// out_pix_data_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_86 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond_reg_1319_pp0_it9 or ap_reg_ppstg_or_cond2_reg_1362_pp0_it9 or ap_sig_bdd_127 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it9) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_1362_pp0_it9) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        out_pix_data_V_write = ap_const_logic_1;
    end else begin
        out_pix_data_V_write = ap_const_logic_0;
    end
end

/// out_pix_last_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_86 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond_reg_1319_pp0_it9 or ap_reg_ppstg_or_cond2_reg_1362_pp0_it9 or ap_sig_bdd_127 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it9) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_1362_pp0_it9) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        out_pix_last_V_write = ap_const_logic_1;
    end else begin
        out_pix_last_V_write = ap_const_logic_0;
    end
end

/// out_pix_strb_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_86 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond_reg_1319_pp0_it9 or ap_reg_ppstg_or_cond2_reg_1362_pp0_it9 or ap_sig_bdd_127 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it9) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_1362_pp0_it9) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        out_pix_strb_V_write = ap_const_logic_1;
    end else begin
        out_pix_strb_V_write = ap_const_logic_0;
    end
end

/// out_pix_tdest_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_86 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond_reg_1319_pp0_it9 or ap_reg_ppstg_or_cond2_reg_1362_pp0_it9 or ap_sig_bdd_127 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it9) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_1362_pp0_it9) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        out_pix_tdest_V_write = ap_const_logic_1;
    end else begin
        out_pix_tdest_V_write = ap_const_logic_0;
    end
end

/// out_pix_user_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_86 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond_reg_1319_pp0_it9 or ap_reg_ppstg_or_cond2_reg_1362_pp0_it9 or ap_sig_bdd_127 or ap_reg_ppiten_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it9) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_1362_pp0_it9) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_86 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_127 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10))))) begin
        out_pix_user_V_write = ap_const_logic_1;
    end else begin
        out_pix_user_V_write = ap_const_logic_0;
    end
end
assign abs9_i_fu_1079_p3 = ((tmp_30_reg_1517)? neg7_i_cast_reg_1512: y_weight_5_cast_reg_1497);
assign abs_i_fu_1074_p3 = ((tmp_29_reg_1507)? neg_i_cast_reg_1502: x_weight_4_cast_reg_1492);

/// ap_sig_bdd_127 assign process. ///
always @ (out_pix_data_V_full_n or out_pix_strb_V_full_n or out_pix_user_V_full_n or out_pix_last_V_full_n or out_pix_tdest_V_full_n or ap_reg_ppstg_exitcond_reg_1319_pp0_it9 or ap_reg_ppstg_or_cond2_reg_1362_pp0_it9)
begin
    ap_sig_bdd_127 = (((out_pix_data_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it9) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_1362_pp0_it9)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it9) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_1362_pp0_it9) & (out_pix_strb_V_full_n == ap_const_logic_0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it9) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_1362_pp0_it9) & (out_pix_user_V_full_n == ap_const_logic_0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it9) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_1362_pp0_it9) & (out_pix_last_V_full_n == ap_const_logic_0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1319_pp0_it9) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_1362_pp0_it9) & (out_pix_tdest_V_full_n == ap_const_logic_0)));
end

/// ap_sig_bdd_86 assign process. ///
always @ (inter_pix_data_V_empty_n or inter_pix_strb_V_empty_n or inter_pix_user_V_empty_n or inter_pix_last_V_empty_n or inter_pix_tdest_V_empty_n or exitcond_reg_1319 or tmp_17_reg_1351)
begin
    ap_sig_bdd_86 = (((inter_pix_data_V_empty_n == ap_const_logic_0) & (exitcond_reg_1319 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_17_reg_1351)) | ((exitcond_reg_1319 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_17_reg_1351) & (inter_pix_strb_V_empty_n == ap_const_logic_0)) | ((exitcond_reg_1319 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_17_reg_1351) & (inter_pix_user_V_empty_n == ap_const_logic_0)) | ((exitcond_reg_1319 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_17_reg_1351) & (inter_pix_last_V_empty_n == ap_const_logic_0)) | ((exitcond_reg_1319 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_17_reg_1351) & (inter_pix_tdest_V_empty_n == ap_const_logic_0)));
end
assign buff_A_M_0_address0 = tmp_16_fu_487_p1;
assign buff_A_M_0_address1 = tmp_18_fu_805_p1;
assign buff_A_M_0_d1 = (tmp_26_reg_1416 + ap_const_lv8_10);
assign buff_A_M_1_addr_reg_13400 = $unsigned(col_1_phi_fu_357_p4);
assign buff_A_M_1_address0 = tmp_16_fu_487_p1;
assign buff_A_M_1_address1 = ap_reg_ppstg_buff_A_M_1_addr_reg_1340_pp0_it1;
assign buff_A_M_1_d1 = return_value_5_reg_1376;
assign buff_A_M_2_address0 = ap_reg_ppstg_tmp_16_reg_1335_pp0_it1;
assign buff_A_M_2_address1 = tmp_19_fu_716_p1;
assign buff_A_M_2_d0 = buff_A_M_1_load_reg_1371;
assign col_assign_cast_fu_467_p1 = $unsigned(col_1_phi_fu_357_p4);
assign edge_B_V_fu_1144_p1 = $signed(sel_tmp3_reg_1539);
assign edge_B_V_fu_1144_p3 = ((tmp_22_fu_1140_p2)? edge_B_V_fu_1144_p1: edge_val_fu_1132_p2);
assign edge_val_fu_1132_p2 = (ap_reg_ppstg_tmp_i2_reg_1522_pp0_it9 ^ ap_const_lv8_FF);
assign exitcond3_fu_424_p2 = (row_reg_342 == smax6_reg_1286? 1'b1: 1'b0);
assign exitcond_fu_471_p2 = (col_1_phi_fu_357_p4 == smax3_reg_1281? 1'b1: 1'b0);
assign grp_fu_579_p0 = grp_fu_579_p00;
assign grp_fu_579_p00 = $unsigned(new_pix_B_V_fu_551_p1);
assign grp_fu_579_p1 = ap_const_lv13_19;
assign grp_fu_683_p0 = grp_fu_683_p00;
assign grp_fu_683_p00 = $unsigned(tempx_B_V_fu_162);
assign grp_fu_683_p1 = ap_const_lv13_19;
assign icmp7_fu_508_p2 = (tmp_28_fu_498_p4 < ap_const_lv30_1? 1'b1: 1'b0);
assign new_pix_B_V_fu_551_p1 = inter_pix_data_V_dout[7:0];
assign or_cond2_fu_541_p2 = (tmp_11_reg_1309 & tmp_23_fu_535_p2);
assign out_pix_data_V_din = p_Result_1_fu_1164_p3[31:0];
assign out_pix_last_V_din = ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it9;
assign out_pix_strb_V_din = ap_const_lv4_F;
assign out_pix_tdest_V_din = ap_const_lv1_1;
assign out_pix_user_V_din = ap_const_lv1_1;
assign p_Repl2_1_fu_1160_p1 = $unsigned(p_Result_s_fu_1152_p3);
assign p_Result_1_fu_1164_p3 = {{p_Repl2_1_fu_1160_p1}, {edge_B_V_fu_1144_p3}};
assign p_Result_s_fu_1152_p3 = {{edge_B_V_fu_1144_p3}, {edge_B_V_fu_1144_p3}};
assign p_shl12_i_cast_fu_1002_p1 = $unsigned(p_shl12_i_fu_996_p2);
assign p_shl12_i_fu_996_p2 = tmp_2_2_1_i_cast_fu_992_p1 << ap_const_lv9_1;
assign p_shl1_i1_cast_fu_745_p1 = $unsigned(p_shl1_i1_fu_739_p2);
assign p_shl1_i1_fu_739_p2 = retval_i_i1_cast1_fu_721_p1 << ap_const_lv9_1;
assign p_shl1_i_cast_fu_616_p1 = $unsigned(p_shl1_i_fu_610_p2);
assign p_shl1_i_fu_610_p2 = retval_i_i_cast1_fu_594_p1 << ap_const_lv9_1;
assign p_shl2_i1_cast_fu_763_p1 = $unsigned(p_shl2_i1_fu_757_p2);
assign p_shl2_i1_fu_757_p2 = retval_i5_i1_cast_fu_753_p1 << ap_const_lv15_7;
assign p_shl2_i_cast_fu_632_p1 = $unsigned(p_shl2_i_fu_626_p2);
assign p_shl2_i_fu_626_p2 = retval_i5_i_cast_fu_623_p1 << ap_const_lv15_7;
assign p_shl_i1_cast_fu_735_p1 = $unsigned(p_shl_i1_fu_729_p2);
assign p_shl_i1_fu_729_p2 = retval_i_i1_cast_fu_725_p1 << ap_const_lv14_6;
assign p_shl_i2_cast_fu_919_p1 = $unsigned(p_shl_i2_fu_913_p2);
assign p_shl_i2_fu_913_p2 = tmp_2_1_0_i_cast_fu_909_p1 << ap_const_lv9_1;
assign p_shl_i_cast_fu_606_p1 = $unsigned(p_shl_i_fu_600_p2);
assign p_shl_i_fu_600_p2 = retval_i_i_cast_fu_597_p1 << ap_const_lv14_6;
assign retval_i5_i1_cast1_fu_749_p1 = $unsigned(tempx_G_V_fu_166);
assign retval_i5_i1_cast_fu_753_p1 = $unsigned(tempx_G_V_fu_166);
assign retval_i5_i_cast1_fu_620_p1 = $unsigned(new_pix_G_V_reg_1382);
assign retval_i5_i_cast_fu_623_p1 = $unsigned(new_pix_G_V_reg_1382);
assign retval_i_i1_cast1_fu_721_p1 = $unsigned(tempx_R_V_fu_158);
assign retval_i_i1_cast_fu_725_p1 = $unsigned(tempx_R_V_fu_158);
assign retval_i_i_cast1_fu_594_p1 = $unsigned(new_pix_R_V_reg_1389);
assign retval_i_i_cast_fu_597_p1 = $unsigned(new_pix_R_V_reg_1389);
assign row_cast_fu_420_p1 = $unsigned(row_reg_342);
assign sel_tmp2_fu_1122_p2 = (ap_reg_ppstg_or_cond1_reg_1355_pp0_it8 ^ ap_const_lv1_1);
assign sel_tmp9_demorgan_fu_1101_p2 = (ap_reg_ppstg_or_cond1_reg_1355_pp0_it8 | tmp_8_i_reg_1528);
assign sel_tmp9_fu_1105_p2 = (sel_tmp9_demorgan_fu_1101_p2 ^ ap_const_lv1_1);
assign sel_tmp_fu_1111_p2 = (tmp_i_fu_1096_p2 & sel_tmp9_fu_1105_p2);
assign tmp10_fu_783_p2 = (retval_i5_i1_cast1_fu_749_p1 + ap_const_lv9_80);
assign tmp12_fu_519_p2 = (icmp7_fu_508_p2 | tmp_13_reg_1314);
assign tmp13_fu_524_p2 = (icmp_reg_1304 | tmp_20_fu_514_p2);
assign tmp14_fu_893_p2 = (y_weight_cast_fu_863_p1 + tmp_2_0_2_i_cast_fu_880_p1);
assign tmp17_cast_fu_689_p1 = $unsigned(tmp7_reg_1406);
assign tmp18_cast_fu_658_p1 = $unsigned(tmp6_fu_652_p2);
assign tmp1_fu_376_p2 = (rows + ap_const_lv32_1);
assign tmp21_cast_fu_816_p1 = $unsigned(tmp11_reg_1436);
assign tmp22_cast_fu_789_p1 = $unsigned(tmp10_fu_783_p2);
assign tmp26_cast_fu_899_p1 = $unsigned(tmp14_fu_893_p2);
assign tmp3_fu_640_p2 = (p_shl2_i_cast_fu_632_p1 + p_shl1_i_cast_fu_616_p1);
assign tmp6_fu_652_p2 = (retval_i5_i_cast1_fu_620_p1 + ap_const_lv9_80);
assign tmp8_fu_771_p2 = (p_shl2_i1_cast_fu_763_p1 + p_shl1_i1_cast_fu_745_p1);
assign tmp_15_fu_482_p2 = ($signed(col_assign_cast_fu_467_p1) < $signed(cols)? 1'b1: 1'b0);
assign tmp_16_fu_487_p1 = $unsigned(col_1_phi_fu_357_p4);
assign tmp_18_fu_805_p1 = $unsigned(ap_reg_ppstg_col_1_reg_353_pp0_it3);
assign tmp_19_fu_716_p1 = $unsigned(ap_reg_ppstg_col_1_reg_353_pp0_it2);
assign tmp_20_fu_514_p2 = ($signed(tmp_7_reg_1276) < $signed(col_assign_cast_fu_467_p1)? 1'b1: 1'b0);
assign tmp_22_fu_1140_p2 = (sel_tmp3_reg_1539 | tmp_21_reg_1534);
assign tmp_23_fu_535_p2 = (col_1_phi_fu_357_p4 != ap_const_lv31_0? 1'b1: 1'b0);
assign tmp_24_fu_440_p4 = {{row_reg_342[ap_const_lv32_1E : ap_const_lv32_1]}};
assign tmp_28_fu_498_p4 = {{col_1_phi_fu_357_p4[ap_const_lv32_1E : ap_const_lv32_1]}};
assign tmp_2_0_1_i_cast_fu_867_p1 = $unsigned(buff_C_M_0_1_2_reg_1441);
assign tmp_2_0_2_i_cast_fu_880_p1 = $unsigned(buff_C_M_0_2_4_reg_1462);
assign tmp_2_1_0_i_cast_fu_909_p1 = $unsigned(buff_C_M_1_1_fu_186);
assign tmp_2_1_2_i_cast_fu_958_p1 = $unsigned(ap_reg_ppstg_buff_C_M_1_2_3_reg_1457_pp0_it5);
assign tmp_2_2_0_i_cast_fu_976_p1 = $unsigned(buff_C_M_2_1_fu_182);
assign tmp_2_2_1_i_cast_fu_992_p1 = $unsigned(buff_C_M_2_2_fu_170);
assign tmp_2_2_2_i_cast_fu_1025_p1 = $unsigned(buff_C_M_2_2_3_reg_1477);
assign tmp_2_i1_cast_fu_767_p1 = $unsigned(grp_fu_683_p2);
assign tmp_2_i_cast_fu_636_p1 = $unsigned(grp_fu_579_p2);
assign tmp_4_1_2_i_cast_fu_967_p1 = $unsigned(tmp_4_1_2_i_fu_961_p2);
assign tmp_4_1_2_i_fu_961_p2 = tmp_2_1_2_i_cast_fu_958_p1 << ap_const_lv9_1;
assign tmp_5_i1_fu_819_p2 = (tmp21_cast_fu_816_p1 + tmp9_reg_1431);
assign tmp_5_i_fu_692_p2 = (tmp17_cast_fu_689_p1 + tmp4_reg_1401);
assign tmp_6_0_1_i_cast_fu_876_p1 = $unsigned(tmp_6_0_1_i_fu_870_p2);
assign tmp_6_0_1_i_fu_870_p2 = tmp_2_0_1_i_cast_fu_867_p1 << ap_const_lv9_1;
assign tmp_fu_366_p2 = (cols + ap_const_lv32_1);
assign tmp_i2_fu_1084_p2 = (abs9_i_fu_1079_p3 + abs_i_fu_1074_p3);
assign tmp_i_fu_1096_p2 = (tmp_i2_reg_1522 > ap_const_lv8_9B? 1'b1: 1'b0);
assign x_weight_1_fu_923_p0 = $signed(x_weight_fu_883_p2);
assign x_weight_2_fu_971_p2 = (tmp_4_1_2_i_cast_fu_967_p1 + x_weight_1_reg_1472);
assign x_weight_4_cast_fu_1033_p1 = x_weight_4_fu_1028_p2[7:0];
assign x_weight_4_fu_1028_p2 = (x_weight_3_reg_1482 + tmp_2_2_2_i_cast_fu_1025_p1);
assign x_weight_fu_883_p2 = (tmp_2_0_2_i_cast_fu_880_p1 - y_weight_cast_fu_863_p1);
assign y_2_fu_943_p2 = (ap_reg_ppstg_tmp_27_reg_1452_pp0_it5 + ap_const_lv8_10);
assign y_weight_1_fu_986_p2 = (y_weight_2_cast_fu_955_p1 - tmp_2_2_0_i_cast_fu_976_p1);
assign y_weight_2_cast_fu_955_p1 = $unsigned(y_weight_reg_1467);
assign y_weight_3_fu_1037_p2 = (y_weight_2_reg_1487 - tmp_2_2_2_i_cast_fu_1025_p1);
assign y_weight_5_cast_fu_1042_p1 = y_weight_3_fu_1037_p2[7:0];
assign y_weight_cast_fu_863_p1 = $unsigned(buff_C_M_0_1_fu_174);
always @ (posedge ap_clk)
begin
    tmp_16_reg_1335[63:31] <= 33'b000000000000000000000000000000000;
    ap_reg_ppstg_tmp_16_reg_1335_pp0_it1[63:31] <= 33'b000000000000000000000000000000000;
end



endmodule //sobel_filter

