(footprint "AC01" (version 20221018) (generator pcbnew)
  (layer "F.Cu")
  (descr "<b>Cemented Wirewound Resistors</b><p>\nSource: Vishay Dale .. acseries.pdf")
  (fp_text reference "REF**" (at -5.715 -2.54) (layer "F.SilkS")
      (effects (font (size 1.6002 1.6002) (thickness 0.1778)) (justify left bottom))
    (tstamp 84ccccd8-480b-4d6d-8337-828b71878c1f)
  )
  (fp_text value "AC01" (at -4.445 0.635) (layer "F.Fab")
      (effects (font (size 1.6002 1.6002) (thickness 0.1778)) (justify left bottom))
    (tstamp b6507723-3a41-429b-af2f-b53285090330)
  )
  (fp_line (start -5.405 -2.075) (end -5.405 2.075)
    (stroke (width 0.1524) (type solid)) (layer "F.SilkS") (tstamp 2bfce13f-8925-49a9-bcd7-69cc6784522f))
  (fp_line (start -5.405 2.075) (end 5.43 2.075)
    (stroke (width 0.1524) (type solid)) (layer "F.SilkS") (tstamp 5f89e9e1-e7ef-4978-8511-0303bd050223))
  (fp_line (start 5.43 -2.075) (end -5.405 -2.075)
    (stroke (width 0.1524) (type solid)) (layer "F.SilkS") (tstamp 1a634a1a-521d-4760-964e-2f8ae06c44d9))
  (fp_line (start 5.43 2.075) (end 5.43 -2.075)
    (stroke (width 0.1524) (type solid)) (layer "F.SilkS") (tstamp d45185a9-a485-4ac6-b173-04f8594d6463))
  (fp_poly
    (pts
      (xy -7.62 0.4064)
      (xy -5.48 0.4064)
      (xy -5.48 -0.4064)
      (xy -7.62 -0.4064)
    )

    (stroke (width 0) (type default)) (fill solid) (layer "F.SilkS") (tstamp 1a55c523-0923-4234-b7b1-d4144b83ebbc))
  (fp_poly
    (pts
      (xy 5.505 0.4064)
      (xy 7.62 0.4064)
      (xy 7.62 -0.4064)
      (xy 5.505 -0.4064)
    )

    (stroke (width 0) (type default)) (fill solid) (layer "F.SilkS") (tstamp 21b7c588-e2be-4d56-a711-a1d70d095c9e))
  (fp_line (start -8.9 0) (end -7.62 0)
    (stroke (width 0.813) (type solid)) (layer "F.Fab") (tstamp 4ebb3cbd-d6da-48ac-b97a-a335481dc874))
  (fp_line (start 7.62 0) (end 8.9 0)
    (stroke (width 0.813) (type solid)) (layer "F.Fab") (tstamp 941e0366-fed8-4cf0-b2b8-f9664381f073))
  (pad "1" thru_hole circle (at -8.9 0) (size 2 2) (drill 1.1) (layers "*.Cu" "*.Mask")
    (solder_mask_margin 0.1016) (thermal_bridge_angle 0) (tstamp d395d975-5c9b-4081-a440-0b11729bf6e6))
  (pad "2" thru_hole circle (at 8.9 0) (size 2 2) (drill 1.1) (layers "*.Cu" "*.Mask")
    (solder_mask_margin 0.1016) (thermal_bridge_angle 0) (tstamp 554cf3b7-9490-4134-8325-31f8b070f2eb))
)
