

================================================================
== Vitis HLS Report for 'arp_pkg_sender'
================================================================
* Date:           Fri Sep  8 14:08:16 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        ARP_hls_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.10 ns|  2.557 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.200 ns|  6.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.57>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%aps_fsmState_load = load i2 %aps_fsmState" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:119]   --->   Operation 4 'load' 'aps_fsmState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.66ns)   --->   "%switch_ln119 = switch i2 %aps_fsmState_load, void %sw.bb.i, i2 1, void %sw.bb55.i, i2 2, void %sw.bb7.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:119]   --->   Operation 5 'switch' 'switch_ln119' <Predicate = true> <Delay = 0.66>
ST_1 : Operation 6 [1/1] (0.41ns)   --->   "%store_ln159 = store i2 0, i2 %aps_fsmState" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:159]   --->   Operation 6 'store' 'store_ln159' <Predicate = (aps_fsmState_load == 2)> <Delay = 0.41>
ST_1 : Operation 7 [1/1] (0.41ns)   --->   "%store_ln184 = store i2 0, i2 %aps_fsmState" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:184]   --->   Operation 7 'store' 'store_ln184' <Predicate = (aps_fsmState_load == 1)> <Delay = 0.41>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i256P0A, i256 %arpReplyFifo, i32 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:121]   --->   Operation 8 'nbreadreq' 'tmp_i' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %tmp_i, void %if.else.i, void %if.then.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:121]   --->   Operation 9 'br' 'br_ln121' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_8_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %arpRequestFifo, i32 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:125]   --->   Operation 10 'nbreadreq' 'tmp_8_i' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & !tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %tmp_8_i, void %if.end.i, void %if.then5.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:125]   --->   Operation 11 'br' 'br_ln125' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.45ns)   --->   "%arpRequestFifo_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %arpRequestFifo" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:126]   --->   Operation 12 'read' 'arpRequestFifo_read' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & !tmp_i & tmp_8_i)> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%store_ln126 = store i32 %arpRequestFifo_read, i32 %inputIP" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:126]   --->   Operation 13 'store' 'store_ln126' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & !tmp_i & tmp_8_i)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.41ns)   --->   "%store_ln127 = store i2 2, i2 %aps_fsmState" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:127]   --->   Operation 14 'store' 'store_ln127' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & !tmp_i & tmp_8_i)> <Delay = 0.41>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln128 = br void %if.end.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:128]   --->   Operation 15 'br' 'br_ln128' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & !tmp_i & tmp_8_i)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end6.i"   --->   Operation 16 'br' 'br_ln0' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.98ns)   --->   "%arpReplyFifo_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %arpReplyFifo" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:122]   --->   Operation 17 'read' 'arpReplyFifo_read' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln122 = trunc i256 %arpReplyFifo_read" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:122]   --->   Operation 18 'trunc' 'trunc_ln122' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%store_ln122 = store i48 %trunc_ln122, i48 %replyMeta_srcMac" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:122]   --->   Operation 19 'store' 'store_ln122' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_i_41 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %arpReplyFifo_read, i32 64, i32 79" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:122]   --->   Operation 20 'partselect' 'tmp_i_41' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%store_ln122 = store i16 %tmp_i_41, i16 %replyMeta_ethType" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:122]   --->   Operation 21 'store' 'store_ln122' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_2_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %arpReplyFifo_read, i32 80, i32 95" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:122]   --->   Operation 22 'partselect' 'tmp_2_i' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%store_ln122 = store i16 %tmp_2_i, i16 %replyMeta_hwType" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:122]   --->   Operation 23 'store' 'store_ln122' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_3_i = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %arpReplyFifo_read, i32 96, i32 111" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:122]   --->   Operation 24 'partselect' 'tmp_3_i' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln122 = store i16 %tmp_3_i, i16 %replyMeta_protoType" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:122]   --->   Operation 25 'store' 'store_ln122' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_4_i = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %arpReplyFifo_read, i32 112, i32 119" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:122]   --->   Operation 26 'partselect' 'tmp_4_i' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln122 = store i8 %tmp_4_i, i8 %replyMeta_hwLen" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:122]   --->   Operation 27 'store' 'store_ln122' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_5_i = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %arpReplyFifo_read, i32 120, i32 127" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:122]   --->   Operation 28 'partselect' 'tmp_5_i' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln122 = store i8 %tmp_5_i, i8 %replyMeta_protoLen" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:122]   --->   Operation 29 'store' 'store_ln122' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_6_i = partselect i48 @_ssdm_op_PartSelect.i48.i256.i32.i32, i256 %arpReplyFifo_read, i32 128, i32 175" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:122]   --->   Operation 30 'partselect' 'tmp_6_i' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln122 = store i48 %tmp_6_i, i48 %replyMeta_hwAddrSrc" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:122]   --->   Operation 31 'store' 'store_ln122' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_7_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %arpReplyFifo_read, i32 192, i32 223" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:122]   --->   Operation 32 'partselect' 'tmp_7_i' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln122 = store i32 %tmp_7_i, i32 %replyMeta_protoAddrSrc" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:122]   --->   Operation 33 'store' 'store_ln122' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.41ns)   --->   "%store_ln123 = store i2 1, i2 %aps_fsmState" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:123]   --->   Operation 34 'store' 'store_ln123' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.41>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln124 = br void %if.end6.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:124]   --->   Operation 35 'br' 'br_ln124' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arp_pkg_sender.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:129]   --->   Operation 36 'br' 'br_ln129' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %networkMask, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.45ns)   --->   "%networkMask_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %networkMask"   --->   Operation 38 'read' 'networkMask_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gatewayIP, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.45ns)   --->   "%auxQueryIP_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %gatewayIP"   --->   Operation 40 'read' 'auxQueryIP_1' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %myIpAddress, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.39ns)   --->   "%myIpAddress_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %myIpAddress"   --->   Operation 42 'read' 'myIpAddress_read' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %myMacAddress, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.41ns)   --->   "%myMacAddress_read = read i48 @_ssdm_op_Read.ap_fifo.i48P0A, i48 %myMacAddress"   --->   Operation 44 'read' 'myMacAddress_read' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 3> <FIFO>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %arpReplyFifo, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %arpReplyFifo, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %arpReplyFifo, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestFifo, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestFifo, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestFifo, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %arpDataOut_V_data_V, i64 %arpDataOut_V_keep_V, i64 %arpDataOut_V_strb_V, i1 0, i1 %arpDataOut_V_last_V, i1 0, i1 0, void @empty_8"   --->   Operation 51 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestFifo, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %arpReplyFifo, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %arpDataOut_V_last_V, i64 %arpDataOut_V_strb_V, i64 %arpDataOut_V_keep_V, i512 %arpDataOut_V_data_V, void @empty_13, i32 1, i32 1, void @empty_12, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14"   --->   Operation 55 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%auxQueryIP = load i32 %inputIP" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:136]   --->   Operation 56 'load' 'auxQueryIP' <Predicate = (aps_fsmState_load == 2)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln136)   --->   "%xor_ln136 = xor i32 %myIpAddress_read, i32 %auxQueryIP" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:136]   --->   Operation 57 'xor' 'xor_ln136' <Predicate = (aps_fsmState_load == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln136)   --->   "%and_ln136 = and i32 %networkMask_read, i32 %xor_ln136" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:136]   --->   Operation 58 'and' 'and_ln136' <Predicate = (aps_fsmState_load == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.88ns) (out node of the LUT)   --->   "%icmp_ln136 = icmp_eq  i32 %and_ln136, i32 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:136]   --->   Operation 59 'icmp' 'icmp_ln136' <Predicate = (aps_fsmState_load == 2)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.22ns)   --->   "%auxQueryIP_2 = select i1 %icmp_ln136, i32 %auxQueryIP, i32 %auxQueryIP_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:136]   --->   Operation 60 'select' 'auxQueryIP_2' <Predicate = (aps_fsmState_load == 2)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sendWord_data_1 = bitconcatenate i431 @_ssdm_op_BitConcatenate.i431.i95.i32.i48.i32.i48.i80.i48.i48, i95 21438213421863513942334111744, i32 %auxQueryIP_2, i48 0, i32 %myIpAddress_read, i48 %myMacAddress_read, i80 4722656402130033706504, i48 %myMacAddress_read, i48 281474976710655" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:117]   --->   Operation 61 'bitconcatenate' 'sendWord_data_1' <Predicate = (aps_fsmState_load == 2)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln117_1 = zext i431 %sendWord_data_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:117]   --->   Operation 62 'zext' 'zext_ln117_1' <Predicate = (aps_fsmState_load == 2)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (0.00ns)   --->   "%write_ln161 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %arpDataOut_V_data_V, i64 %arpDataOut_V_keep_V, i64 %arpDataOut_V_strb_V, i1 %arpDataOut_V_last_V, i512 %zext_ln117_1, i64 1152921504606846975, i64 0, i1 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:161]   --->   Operation 63 'write' 'write_ln161' <Predicate = (aps_fsmState_load == 2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%replyMeta_srcMac_load = load i48 %replyMeta_srcMac" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:166]   --->   Operation 64 'load' 'replyMeta_srcMac_load' <Predicate = (aps_fsmState_load == 1)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%replyMeta_ethType_load = load i16 %replyMeta_ethType" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:168]   --->   Operation 65 'load' 'replyMeta_ethType_load' <Predicate = (aps_fsmState_load == 1)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%replyMeta_hwType_load = load i16 %replyMeta_hwType" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:170]   --->   Operation 66 'load' 'replyMeta_hwType_load' <Predicate = (aps_fsmState_load == 1)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%replyMeta_protoType_load = load i16 %replyMeta_protoType" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:171]   --->   Operation 67 'load' 'replyMeta_protoType_load' <Predicate = (aps_fsmState_load == 1)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%replyMeta_hwLen_load = load i8 %replyMeta_hwLen" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:172]   --->   Operation 68 'load' 'replyMeta_hwLen_load' <Predicate = (aps_fsmState_load == 1)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%replyMeta_protoLen_load = load i8 %replyMeta_protoLen" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:173]   --->   Operation 69 'load' 'replyMeta_protoLen_load' <Predicate = (aps_fsmState_load == 1)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%replyMeta_hwAddrSrc_load = load i48 %replyMeta_hwAddrSrc" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:177]   --->   Operation 70 'load' 'replyMeta_hwAddrSrc_load' <Predicate = (aps_fsmState_load == 1)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%replyMeta_protoAddrSrc_load = load i32 %replyMeta_protoAddrSrc" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:178]   --->   Operation 71 'load' 'replyMeta_protoAddrSrc_load' <Predicate = (aps_fsmState_load == 1)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%sendWord_data = bitconcatenate i431 @_ssdm_op_BitConcatenate.i431.i95.i32.i48.i32.i48.i16.i8.i8.i16.i16.i16.i48.i48, i95 21438213421863513942334111744, i32 %replyMeta_protoAddrSrc_load, i48 %replyMeta_hwAddrSrc_load, i32 %myIpAddress_read, i48 %myMacAddress_read, i16 512, i8 %replyMeta_protoLen_load, i8 %replyMeta_hwLen_load, i16 %replyMeta_protoType_load, i16 %replyMeta_hwType_load, i16 %replyMeta_ethType_load, i48 %myMacAddress_read, i48 %replyMeta_srcMac_load" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:117]   --->   Operation 72 'bitconcatenate' 'sendWord_data' <Predicate = (aps_fsmState_load == 1)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i431 %sendWord_data" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:117]   --->   Operation 73 'zext' 'zext_ln117' <Predicate = (aps_fsmState_load == 1)> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (0.00ns)   --->   "%write_ln186 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %arpDataOut_V_data_V, i64 %arpDataOut_V_keep_V, i64 %arpDataOut_V_strb_V, i1 %arpDataOut_V_last_V, i512 %zext_ln117, i64 1152921504606846975, i64 0, i1 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:186]   --->   Operation 74 'write' 'write_ln186' <Predicate = (aps_fsmState_load == 1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 75 [1/2] (0.00ns)   --->   "%write_ln161 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %arpDataOut_V_data_V, i64 %arpDataOut_V_keep_V, i64 %arpDataOut_V_strb_V, i1 %arpDataOut_V_last_V, i512 %zext_ln117_1, i64 1152921504606846975, i64 0, i1 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:161]   --->   Operation 75 'write' 'write_ln161' <Predicate = (aps_fsmState_load == 2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln162 = br void %arp_pkg_sender.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:162]   --->   Operation 76 'br' 'br_ln162' <Predicate = (aps_fsmState_load == 2)> <Delay = 0.00>
ST_3 : Operation 77 [1/2] (0.00ns)   --->   "%write_ln186 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %arpDataOut_V_data_V, i64 %arpDataOut_V_keep_V, i64 %arpDataOut_V_strb_V, i1 %arpDataOut_V_last_V, i512 %zext_ln117, i64 1152921504606846975, i64 0, i1 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:186]   --->   Operation 77 'write' 'write_ln186' <Predicate = (aps_fsmState_load == 1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln187 = br void %arp_pkg_sender.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:187]   --->   Operation 78 'br' 'br_ln187' <Predicate = (aps_fsmState_load == 1)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.100ns, clock uncertainty: 0.200ns.

 <State 1>: 1.572ns
The critical path consists of the following:
	fifo read operation ('arpRequestFifo_read', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:126) on port 'arpRequestFifo' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:126) [74]  (1.450 ns)
	blocking operation 0.122 ns on control path)

 <State 2>: 2.557ns
The critical path consists of the following:
	fifo read operation ('networkMask_read') on port 'networkMask' [22]  (1.450 ns)
	'and' operation ('and_ln136', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:136) [45]  (0.000 ns)
	'icmp' operation ('icmp_ln136', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:136) [46]  (0.880 ns)
	'select' operation ('auxQueryIP', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:136) [47]  (0.227 ns)

 <State 3>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
