// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module LINEAR_ReadFromMem (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        m_axi_ifc1_AWVALID,
        m_axi_ifc1_AWREADY,
        m_axi_ifc1_AWADDR,
        m_axi_ifc1_AWID,
        m_axi_ifc1_AWLEN,
        m_axi_ifc1_AWSIZE,
        m_axi_ifc1_AWBURST,
        m_axi_ifc1_AWLOCK,
        m_axi_ifc1_AWCACHE,
        m_axi_ifc1_AWPROT,
        m_axi_ifc1_AWQOS,
        m_axi_ifc1_AWREGION,
        m_axi_ifc1_AWUSER,
        m_axi_ifc1_WVALID,
        m_axi_ifc1_WREADY,
        m_axi_ifc1_WDATA,
        m_axi_ifc1_WSTRB,
        m_axi_ifc1_WLAST,
        m_axi_ifc1_WID,
        m_axi_ifc1_WUSER,
        m_axi_ifc1_ARVALID,
        m_axi_ifc1_ARREADY,
        m_axi_ifc1_ARADDR,
        m_axi_ifc1_ARID,
        m_axi_ifc1_ARLEN,
        m_axi_ifc1_ARSIZE,
        m_axi_ifc1_ARBURST,
        m_axi_ifc1_ARLOCK,
        m_axi_ifc1_ARCACHE,
        m_axi_ifc1_ARPROT,
        m_axi_ifc1_ARQOS,
        m_axi_ifc1_ARREGION,
        m_axi_ifc1_ARUSER,
        m_axi_ifc1_RVALID,
        m_axi_ifc1_RREADY,
        m_axi_ifc1_RDATA,
        m_axi_ifc1_RLAST,
        m_axi_ifc1_RID,
        m_axi_ifc1_RUSER,
        m_axi_ifc1_RRESP,
        m_axi_ifc1_BVALID,
        m_axi_ifc1_BREADY,
        m_axi_ifc1_BRESP,
        m_axi_ifc1_BID,
        m_axi_ifc1_BUSER,
        ifc11,
        m_axi_ifc2_AWVALID,
        m_axi_ifc2_AWREADY,
        m_axi_ifc2_AWADDR,
        m_axi_ifc2_AWID,
        m_axi_ifc2_AWLEN,
        m_axi_ifc2_AWSIZE,
        m_axi_ifc2_AWBURST,
        m_axi_ifc2_AWLOCK,
        m_axi_ifc2_AWCACHE,
        m_axi_ifc2_AWPROT,
        m_axi_ifc2_AWQOS,
        m_axi_ifc2_AWREGION,
        m_axi_ifc2_AWUSER,
        m_axi_ifc2_WVALID,
        m_axi_ifc2_WREADY,
        m_axi_ifc2_WDATA,
        m_axi_ifc2_WSTRB,
        m_axi_ifc2_WLAST,
        m_axi_ifc2_WID,
        m_axi_ifc2_WUSER,
        m_axi_ifc2_ARVALID,
        m_axi_ifc2_ARREADY,
        m_axi_ifc2_ARADDR,
        m_axi_ifc2_ARID,
        m_axi_ifc2_ARLEN,
        m_axi_ifc2_ARSIZE,
        m_axi_ifc2_ARBURST,
        m_axi_ifc2_ARLOCK,
        m_axi_ifc2_ARCACHE,
        m_axi_ifc2_ARPROT,
        m_axi_ifc2_ARQOS,
        m_axi_ifc2_ARREGION,
        m_axi_ifc2_ARUSER,
        m_axi_ifc2_RVALID,
        m_axi_ifc2_RREADY,
        m_axi_ifc2_RDATA,
        m_axi_ifc2_RLAST,
        m_axi_ifc2_RID,
        m_axi_ifc2_RUSER,
        m_axi_ifc2_RRESP,
        m_axi_ifc2_BVALID,
        m_axi_ifc2_BREADY,
        m_axi_ifc2_BRESP,
        m_axi_ifc2_BID,
        m_axi_ifc2_BUSER,
        ifc22,
        m_axi_ifc3_AWVALID,
        m_axi_ifc3_AWREADY,
        m_axi_ifc3_AWADDR,
        m_axi_ifc3_AWID,
        m_axi_ifc3_AWLEN,
        m_axi_ifc3_AWSIZE,
        m_axi_ifc3_AWBURST,
        m_axi_ifc3_AWLOCK,
        m_axi_ifc3_AWCACHE,
        m_axi_ifc3_AWPROT,
        m_axi_ifc3_AWQOS,
        m_axi_ifc3_AWREGION,
        m_axi_ifc3_AWUSER,
        m_axi_ifc3_WVALID,
        m_axi_ifc3_WREADY,
        m_axi_ifc3_WDATA,
        m_axi_ifc3_WSTRB,
        m_axi_ifc3_WLAST,
        m_axi_ifc3_WID,
        m_axi_ifc3_WUSER,
        m_axi_ifc3_ARVALID,
        m_axi_ifc3_ARREADY,
        m_axi_ifc3_ARADDR,
        m_axi_ifc3_ARID,
        m_axi_ifc3_ARLEN,
        m_axi_ifc3_ARSIZE,
        m_axi_ifc3_ARBURST,
        m_axi_ifc3_ARLOCK,
        m_axi_ifc3_ARCACHE,
        m_axi_ifc3_ARPROT,
        m_axi_ifc3_ARQOS,
        m_axi_ifc3_ARREGION,
        m_axi_ifc3_ARUSER,
        m_axi_ifc3_RVALID,
        m_axi_ifc3_RREADY,
        m_axi_ifc3_RDATA,
        m_axi_ifc3_RLAST,
        m_axi_ifc3_RID,
        m_axi_ifc3_RUSER,
        m_axi_ifc3_RRESP,
        m_axi_ifc3_BVALID,
        m_axi_ifc3_BREADY,
        m_axi_ifc3_BRESP,
        m_axi_ifc3_BID,
        m_axi_ifc3_BUSER,
        ifc33,
        m_axi_ifc4_AWVALID,
        m_axi_ifc4_AWREADY,
        m_axi_ifc4_AWADDR,
        m_axi_ifc4_AWID,
        m_axi_ifc4_AWLEN,
        m_axi_ifc4_AWSIZE,
        m_axi_ifc4_AWBURST,
        m_axi_ifc4_AWLOCK,
        m_axi_ifc4_AWCACHE,
        m_axi_ifc4_AWPROT,
        m_axi_ifc4_AWQOS,
        m_axi_ifc4_AWREGION,
        m_axi_ifc4_AWUSER,
        m_axi_ifc4_WVALID,
        m_axi_ifc4_WREADY,
        m_axi_ifc4_WDATA,
        m_axi_ifc4_WSTRB,
        m_axi_ifc4_WLAST,
        m_axi_ifc4_WID,
        m_axi_ifc4_WUSER,
        m_axi_ifc4_ARVALID,
        m_axi_ifc4_ARREADY,
        m_axi_ifc4_ARADDR,
        m_axi_ifc4_ARID,
        m_axi_ifc4_ARLEN,
        m_axi_ifc4_ARSIZE,
        m_axi_ifc4_ARBURST,
        m_axi_ifc4_ARLOCK,
        m_axi_ifc4_ARCACHE,
        m_axi_ifc4_ARPROT,
        m_axi_ifc4_ARQOS,
        m_axi_ifc4_ARREGION,
        m_axi_ifc4_ARUSER,
        m_axi_ifc4_RVALID,
        m_axi_ifc4_RREADY,
        m_axi_ifc4_RDATA,
        m_axi_ifc4_RLAST,
        m_axi_ifc4_RID,
        m_axi_ifc4_RUSER,
        m_axi_ifc4_RRESP,
        m_axi_ifc4_BVALID,
        m_axi_ifc4_BREADY,
        m_axi_ifc4_BRESP,
        m_axi_ifc4_BID,
        m_axi_ifc4_BUSER,
        ifc44,
        m_axi_ifc5_AWVALID,
        m_axi_ifc5_AWREADY,
        m_axi_ifc5_AWADDR,
        m_axi_ifc5_AWID,
        m_axi_ifc5_AWLEN,
        m_axi_ifc5_AWSIZE,
        m_axi_ifc5_AWBURST,
        m_axi_ifc5_AWLOCK,
        m_axi_ifc5_AWCACHE,
        m_axi_ifc5_AWPROT,
        m_axi_ifc5_AWQOS,
        m_axi_ifc5_AWREGION,
        m_axi_ifc5_AWUSER,
        m_axi_ifc5_WVALID,
        m_axi_ifc5_WREADY,
        m_axi_ifc5_WDATA,
        m_axi_ifc5_WSTRB,
        m_axi_ifc5_WLAST,
        m_axi_ifc5_WID,
        m_axi_ifc5_WUSER,
        m_axi_ifc5_ARVALID,
        m_axi_ifc5_ARREADY,
        m_axi_ifc5_ARADDR,
        m_axi_ifc5_ARID,
        m_axi_ifc5_ARLEN,
        m_axi_ifc5_ARSIZE,
        m_axi_ifc5_ARBURST,
        m_axi_ifc5_ARLOCK,
        m_axi_ifc5_ARCACHE,
        m_axi_ifc5_ARPROT,
        m_axi_ifc5_ARQOS,
        m_axi_ifc5_ARREGION,
        m_axi_ifc5_ARUSER,
        m_axi_ifc5_RVALID,
        m_axi_ifc5_RREADY,
        m_axi_ifc5_RDATA,
        m_axi_ifc5_RLAST,
        m_axi_ifc5_RID,
        m_axi_ifc5_RUSER,
        m_axi_ifc5_RRESP,
        m_axi_ifc5_BVALID,
        m_axi_ifc5_BREADY,
        m_axi_ifc5_BRESP,
        m_axi_ifc5_BID,
        m_axi_ifc5_BUSER,
        ifc55,
        m_axi_ifc6_AWVALID,
        m_axi_ifc6_AWREADY,
        m_axi_ifc6_AWADDR,
        m_axi_ifc6_AWID,
        m_axi_ifc6_AWLEN,
        m_axi_ifc6_AWSIZE,
        m_axi_ifc6_AWBURST,
        m_axi_ifc6_AWLOCK,
        m_axi_ifc6_AWCACHE,
        m_axi_ifc6_AWPROT,
        m_axi_ifc6_AWQOS,
        m_axi_ifc6_AWREGION,
        m_axi_ifc6_AWUSER,
        m_axi_ifc6_WVALID,
        m_axi_ifc6_WREADY,
        m_axi_ifc6_WDATA,
        m_axi_ifc6_WSTRB,
        m_axi_ifc6_WLAST,
        m_axi_ifc6_WID,
        m_axi_ifc6_WUSER,
        m_axi_ifc6_ARVALID,
        m_axi_ifc6_ARREADY,
        m_axi_ifc6_ARADDR,
        m_axi_ifc6_ARID,
        m_axi_ifc6_ARLEN,
        m_axi_ifc6_ARSIZE,
        m_axi_ifc6_ARBURST,
        m_axi_ifc6_ARLOCK,
        m_axi_ifc6_ARCACHE,
        m_axi_ifc6_ARPROT,
        m_axi_ifc6_ARQOS,
        m_axi_ifc6_ARREGION,
        m_axi_ifc6_ARUSER,
        m_axi_ifc6_RVALID,
        m_axi_ifc6_RREADY,
        m_axi_ifc6_RDATA,
        m_axi_ifc6_RLAST,
        m_axi_ifc6_RID,
        m_axi_ifc6_RUSER,
        m_axi_ifc6_RRESP,
        m_axi_ifc6_BVALID,
        m_axi_ifc6_BREADY,
        m_axi_ifc6_BRESP,
        m_axi_ifc6_BID,
        m_axi_ifc6_BUSER,
        ifc66,
        weight_buffer_address0,
        weight_buffer_ce0,
        weight_buffer_we0,
        weight_buffer_d0,
        weight_buffer_q0,
        weight_buffer1_address0,
        weight_buffer1_ce0,
        weight_buffer1_we0,
        weight_buffer1_d0,
        weight_buffer1_q0,
        weight_buffer2_address0,
        weight_buffer2_ce0,
        weight_buffer2_we0,
        weight_buffer2_d0,
        weight_buffer2_q0,
        weight_buffer3_address0,
        weight_buffer3_ce0,
        weight_buffer3_we0,
        weight_buffer3_d0,
        weight_buffer3_q0,
        weight_buffer4_address0,
        weight_buffer4_ce0,
        weight_buffer4_we0,
        weight_buffer4_d0,
        weight_buffer4_q0,
        weight_buffer5_address0,
        weight_buffer5_ce0,
        weight_buffer5_we0,
        weight_buffer5_d0,
        weight_buffer5_q0,
        weight_buffer6_address0,
        weight_buffer6_ce0,
        weight_buffer6_we0,
        weight_buffer6_d0,
        weight_buffer6_q0,
        weight_buffer7_address0,
        weight_buffer7_ce0,
        weight_buffer7_we0,
        weight_buffer7_d0,
        weight_buffer7_q0,
        weight_buffer8_address0,
        weight_buffer8_ce0,
        weight_buffer8_we0,
        weight_buffer8_d0,
        weight_buffer8_q0,
        weight_buffer9_address0,
        weight_buffer9_ce0,
        weight_buffer9_we0,
        weight_buffer9_d0,
        weight_buffer9_q0,
        weight_buffer10_address0,
        weight_buffer10_ce0,
        weight_buffer10_we0,
        weight_buffer10_d0,
        weight_buffer10_q0,
        weight_buffer11_address0,
        weight_buffer11_ce0,
        weight_buffer11_we0,
        weight_buffer11_d0,
        weight_buffer11_q0,
        weight_buffer12_address0,
        weight_buffer12_ce0,
        weight_buffer12_we0,
        weight_buffer12_d0,
        weight_buffer12_q0,
        weight_buffer13_address0,
        weight_buffer13_ce0,
        weight_buffer13_we0,
        weight_buffer13_d0,
        weight_buffer13_q0,
        weight_buffer14_address0,
        weight_buffer14_ce0,
        weight_buffer14_we0,
        weight_buffer14_d0,
        weight_buffer14_q0,
        weight_buffer15_address0,
        weight_buffer15_ce0,
        weight_buffer15_we0,
        weight_buffer15_d0,
        weight_buffer15_q0,
        weight_buffer16_address0,
        weight_buffer16_ce0,
        weight_buffer16_we0,
        weight_buffer16_d0,
        weight_buffer16_q0,
        weight_buffer17_address0,
        weight_buffer17_ce0,
        weight_buffer17_we0,
        weight_buffer17_d0,
        weight_buffer17_q0,
        weight_buffer18_address0,
        weight_buffer18_ce0,
        weight_buffer18_we0,
        weight_buffer18_d0,
        weight_buffer18_q0,
        weight_buffer19_address0,
        weight_buffer19_ce0,
        weight_buffer19_we0,
        weight_buffer19_d0,
        weight_buffer19_q0,
        weight_buffer20_address0,
        weight_buffer20_ce0,
        weight_buffer20_we0,
        weight_buffer20_d0,
        weight_buffer20_q0,
        weight_buffer21_address0,
        weight_buffer21_ce0,
        weight_buffer21_we0,
        weight_buffer21_d0,
        weight_buffer21_q0,
        weight_buffer22_address0,
        weight_buffer22_ce0,
        weight_buffer22_we0,
        weight_buffer22_d0,
        weight_buffer22_q0,
        weight_buffer23_address0,
        weight_buffer23_ce0,
        weight_buffer23_we0,
        weight_buffer23_d0,
        weight_buffer23_q0,
        weight_buffer24_address0,
        weight_buffer24_ce0,
        weight_buffer24_we0,
        weight_buffer24_d0,
        weight_buffer24_q0,
        weight_buffer25_address0,
        weight_buffer25_ce0,
        weight_buffer25_we0,
        weight_buffer25_d0,
        weight_buffer25_q0,
        weight_buffer26_address0,
        weight_buffer26_ce0,
        weight_buffer26_we0,
        weight_buffer26_d0,
        weight_buffer26_q0,
        weight_buffer27_address0,
        weight_buffer27_ce0,
        weight_buffer27_we0,
        weight_buffer27_d0,
        weight_buffer27_q0,
        weight_buffer28_address0,
        weight_buffer28_ce0,
        weight_buffer28_we0,
        weight_buffer28_d0,
        weight_buffer28_q0,
        weight_buffer29_address0,
        weight_buffer29_ce0,
        weight_buffer29_we0,
        weight_buffer29_d0,
        weight_buffer29_q0,
        weight_buffer30_address0,
        weight_buffer30_ce0,
        weight_buffer30_we0,
        weight_buffer30_d0,
        weight_buffer30_q0,
        weight_buffer31_address0,
        weight_buffer31_ce0,
        weight_buffer31_we0,
        weight_buffer31_d0,
        weight_buffer31_q0,
        weight_buffer32_address0,
        weight_buffer32_ce0,
        weight_buffer32_we0,
        weight_buffer32_d0,
        weight_buffer32_q0,
        weight_buffer33_address0,
        weight_buffer33_ce0,
        weight_buffer33_we0,
        weight_buffer33_d0,
        weight_buffer33_q0,
        weight_buffer34_address0,
        weight_buffer34_ce0,
        weight_buffer34_we0,
        weight_buffer34_d0,
        weight_buffer34_q0,
        weight_buffer35_address0,
        weight_buffer35_ce0,
        weight_buffer35_we0,
        weight_buffer35_d0,
        weight_buffer35_q0,
        weight_buffer36_address0,
        weight_buffer36_ce0,
        weight_buffer36_we0,
        weight_buffer36_d0,
        weight_buffer36_q0,
        weight_buffer37_address0,
        weight_buffer37_ce0,
        weight_buffer37_we0,
        weight_buffer37_d0,
        weight_buffer37_q0,
        weight_buffer38_address0,
        weight_buffer38_ce0,
        weight_buffer38_we0,
        weight_buffer38_d0,
        weight_buffer38_q0,
        weight_buffer39_address0,
        weight_buffer39_ce0,
        weight_buffer39_we0,
        weight_buffer39_d0,
        weight_buffer39_q0,
        weight_buffer40_address0,
        weight_buffer40_ce0,
        weight_buffer40_we0,
        weight_buffer40_d0,
        weight_buffer40_q0,
        weight_buffer41_address0,
        weight_buffer41_ce0,
        weight_buffer41_we0,
        weight_buffer41_d0,
        weight_buffer41_q0,
        weight_buffer42_address0,
        weight_buffer42_ce0,
        weight_buffer42_we0,
        weight_buffer42_d0,
        weight_buffer42_q0,
        weight_buffer43_address0,
        weight_buffer43_ce0,
        weight_buffer43_we0,
        weight_buffer43_d0,
        weight_buffer43_q0,
        weight_buffer44_address0,
        weight_buffer44_ce0,
        weight_buffer44_we0,
        weight_buffer44_d0,
        weight_buffer44_q0,
        weight_buffer45_address0,
        weight_buffer45_ce0,
        weight_buffer45_we0,
        weight_buffer45_d0,
        weight_buffer45_q0,
        weight_buffer46_address0,
        weight_buffer46_ce0,
        weight_buffer46_we0,
        weight_buffer46_d0,
        weight_buffer46_q0,
        weight_buffer47_address0,
        weight_buffer47_ce0,
        weight_buffer47_we0,
        weight_buffer47_d0,
        weight_buffer47_q0,
        weight_buffer48_address0,
        weight_buffer48_ce0,
        weight_buffer48_we0,
        weight_buffer48_d0,
        weight_buffer48_q0,
        weight_buffer49_address0,
        weight_buffer49_ce0,
        weight_buffer49_we0,
        weight_buffer49_d0,
        weight_buffer49_q0,
        weight_buffer50_address0,
        weight_buffer50_ce0,
        weight_buffer50_we0,
        weight_buffer50_d0,
        weight_buffer50_q0,
        weight_buffer51_address0,
        weight_buffer51_ce0,
        weight_buffer51_we0,
        weight_buffer51_d0,
        weight_buffer51_q0,
        weight_buffer52_address0,
        weight_buffer52_ce0,
        weight_buffer52_we0,
        weight_buffer52_d0,
        weight_buffer52_q0,
        weight_buffer53_address0,
        weight_buffer53_ce0,
        weight_buffer53_we0,
        weight_buffer53_d0,
        weight_buffer53_q0,
        weight_buffer54_address0,
        weight_buffer54_ce0,
        weight_buffer54_we0,
        weight_buffer54_d0,
        weight_buffer54_q0,
        weight_buffer55_address0,
        weight_buffer55_ce0,
        weight_buffer55_we0,
        weight_buffer55_d0,
        weight_buffer55_q0,
        weight_buffer56_address0,
        weight_buffer56_ce0,
        weight_buffer56_we0,
        weight_buffer56_d0,
        weight_buffer56_q0,
        weight_buffer57_address0,
        weight_buffer57_ce0,
        weight_buffer57_we0,
        weight_buffer57_d0,
        weight_buffer57_q0,
        weight_buffer58_address0,
        weight_buffer58_ce0,
        weight_buffer58_we0,
        weight_buffer58_d0,
        weight_buffer58_q0,
        weight_buffer59_address0,
        weight_buffer59_ce0,
        weight_buffer59_we0,
        weight_buffer59_d0,
        weight_buffer59_q0,
        weight_buffer60_address0,
        weight_buffer60_ce0,
        weight_buffer60_we0,
        weight_buffer60_d0,
        weight_buffer60_q0,
        weight_buffer61_address0,
        weight_buffer61_ce0,
        weight_buffer61_we0,
        weight_buffer61_d0,
        weight_buffer61_q0,
        weight_buffer62_address0,
        weight_buffer62_ce0,
        weight_buffer62_we0,
        weight_buffer62_d0,
        weight_buffer62_q0,
        weight_buffer63_address0,
        weight_buffer63_ce0,
        weight_buffer63_we0,
        weight_buffer63_d0,
        weight_buffer63_q0,
        weight_buffer64_address0,
        weight_buffer64_ce0,
        weight_buffer64_we0,
        weight_buffer64_d0,
        weight_buffer64_q0,
        weight_buffer65_address0,
        weight_buffer65_ce0,
        weight_buffer65_we0,
        weight_buffer65_d0,
        weight_buffer65_q0,
        weight_buffer66_address0,
        weight_buffer66_ce0,
        weight_buffer66_we0,
        weight_buffer66_d0,
        weight_buffer66_q0,
        weight_buffer67_address0,
        weight_buffer67_ce0,
        weight_buffer67_we0,
        weight_buffer67_d0,
        weight_buffer67_q0,
        weight_buffer68_address0,
        weight_buffer68_ce0,
        weight_buffer68_we0,
        weight_buffer68_d0,
        weight_buffer68_q0,
        weight_buffer69_address0,
        weight_buffer69_ce0,
        weight_buffer69_we0,
        weight_buffer69_d0,
        weight_buffer69_q0,
        weight_buffer70_address0,
        weight_buffer70_ce0,
        weight_buffer70_we0,
        weight_buffer70_d0,
        weight_buffer70_q0,
        weights_stream_0_0_0_0_din,
        weights_stream_0_0_0_0_full_n,
        weights_stream_0_0_0_0_write,
        weights_stream_0_0_0_071_din,
        weights_stream_0_0_0_071_full_n,
        weights_stream_0_0_0_071_write,
        weights_stream_0_0_0_072_din,
        weights_stream_0_0_0_072_full_n,
        weights_stream_0_0_0_072_write,
        weights_stream_0_0_0_073_din,
        weights_stream_0_0_0_073_full_n,
        weights_stream_0_0_0_073_write,
        weights_stream_0_0_0_074_din,
        weights_stream_0_0_0_074_full_n,
        weights_stream_0_0_0_074_write,
        weights_stream_0_0_0_075_din,
        weights_stream_0_0_0_075_full_n,
        weights_stream_0_0_0_075_write,
        weights_stream_0_0_0_076_din,
        weights_stream_0_0_0_076_full_n,
        weights_stream_0_0_0_076_write,
        weights_stream_0_0_0_077_din,
        weights_stream_0_0_0_077_full_n,
        weights_stream_0_0_0_077_write,
        weights_stream_0_0_0_078_din,
        weights_stream_0_0_0_078_full_n,
        weights_stream_0_0_0_078_write,
        weights_stream_0_0_0_079_din,
        weights_stream_0_0_0_079_full_n,
        weights_stream_0_0_0_079_write,
        weights_stream_0_0_0_080_din,
        weights_stream_0_0_0_080_full_n,
        weights_stream_0_0_0_080_write,
        weights_stream_0_0_0_081_din,
        weights_stream_0_0_0_081_full_n,
        weights_stream_0_0_0_081_write,
        weights_stream_0_0_0_082_din,
        weights_stream_0_0_0_082_full_n,
        weights_stream_0_0_0_082_write,
        weights_stream_0_0_0_083_din,
        weights_stream_0_0_0_083_full_n,
        weights_stream_0_0_0_083_write,
        weights_stream_0_0_0_084_din,
        weights_stream_0_0_0_084_full_n,
        weights_stream_0_0_0_084_write,
        weights_stream_0_0_0_085_din,
        weights_stream_0_0_0_085_full_n,
        weights_stream_0_0_0_085_write,
        weights_stream_0_0_0_086_din,
        weights_stream_0_0_0_086_full_n,
        weights_stream_0_0_0_086_write,
        weights_stream_0_0_0_087_din,
        weights_stream_0_0_0_087_full_n,
        weights_stream_0_0_0_087_write,
        weights_stream_0_0_0_088_din,
        weights_stream_0_0_0_088_full_n,
        weights_stream_0_0_0_088_write,
        weights_stream_0_0_0_089_din,
        weights_stream_0_0_0_089_full_n,
        weights_stream_0_0_0_089_write,
        weights_stream_0_0_0_090_din,
        weights_stream_0_0_0_090_full_n,
        weights_stream_0_0_0_090_write,
        weights_stream_0_0_0_091_din,
        weights_stream_0_0_0_091_full_n,
        weights_stream_0_0_0_091_write,
        weights_stream_0_0_0_092_din,
        weights_stream_0_0_0_092_full_n,
        weights_stream_0_0_0_092_write,
        weights_stream_0_0_0_093_din,
        weights_stream_0_0_0_093_full_n,
        weights_stream_0_0_0_093_write,
        weights_stream_0_0_0_094_din,
        weights_stream_0_0_0_094_full_n,
        weights_stream_0_0_0_094_write,
        weights_stream_0_0_0_095_din,
        weights_stream_0_0_0_095_full_n,
        weights_stream_0_0_0_095_write,
        weights_stream_0_0_0_096_din,
        weights_stream_0_0_0_096_full_n,
        weights_stream_0_0_0_096_write,
        weights_stream_0_0_0_097_din,
        weights_stream_0_0_0_097_full_n,
        weights_stream_0_0_0_097_write,
        weights_stream_0_0_0_098_din,
        weights_stream_0_0_0_098_full_n,
        weights_stream_0_0_0_098_write,
        weights_stream_0_0_0_099_din,
        weights_stream_0_0_0_099_full_n,
        weights_stream_0_0_0_099_write,
        weights_stream_0_0_0_0100_din,
        weights_stream_0_0_0_0100_full_n,
        weights_stream_0_0_0_0100_write,
        weights_stream_0_0_0_0101_din,
        weights_stream_0_0_0_0101_full_n,
        weights_stream_0_0_0_0101_write,
        iact_buffer_address0,
        iact_buffer_ce0,
        iact_buffer_we0,
        iact_buffer_d0,
        iact_buffer_q0,
        iact_buffer_address1,
        iact_buffer_ce1,
        iact_buffer_we1,
        iact_buffer_d1,
        iacts_stream64_din,
        iacts_stream64_full_n,
        iacts_stream64_write,
        X,
        Y,
        Wt_X,
        Wt_Y,
        X_c_din,
        X_c_full_n,
        X_c_write,
        Wt_Y_c_din,
        Wt_Y_c_full_n,
        Wt_Y_c_write
);

parameter    ap_ST_fsm_state1 = 29'd1;
parameter    ap_ST_fsm_state2 = 29'd2;
parameter    ap_ST_fsm_state3 = 29'd4;
parameter    ap_ST_fsm_state4 = 29'd8;
parameter    ap_ST_fsm_state5 = 29'd16;
parameter    ap_ST_fsm_state6 = 29'd32;
parameter    ap_ST_fsm_state7 = 29'd64;
parameter    ap_ST_fsm_state8 = 29'd128;
parameter    ap_ST_fsm_state9 = 29'd256;
parameter    ap_ST_fsm_state10 = 29'd512;
parameter    ap_ST_fsm_state11 = 29'd1024;
parameter    ap_ST_fsm_state12 = 29'd2048;
parameter    ap_ST_fsm_state13 = 29'd4096;
parameter    ap_ST_fsm_state14 = 29'd8192;
parameter    ap_ST_fsm_state15 = 29'd16384;
parameter    ap_ST_fsm_state16 = 29'd32768;
parameter    ap_ST_fsm_state17 = 29'd65536;
parameter    ap_ST_fsm_state18 = 29'd131072;
parameter    ap_ST_fsm_state19 = 29'd262144;
parameter    ap_ST_fsm_state20 = 29'd524288;
parameter    ap_ST_fsm_state21 = 29'd1048576;
parameter    ap_ST_fsm_state22 = 29'd2097152;
parameter    ap_ST_fsm_state23 = 29'd4194304;
parameter    ap_ST_fsm_state24 = 29'd8388608;
parameter    ap_ST_fsm_state25 = 29'd16777216;
parameter    ap_ST_fsm_state26 = 29'd33554432;
parameter    ap_ST_fsm_state27 = 29'd67108864;
parameter    ap_ST_fsm_state28 = 29'd134217728;
parameter    ap_ST_fsm_state29 = 29'd268435456;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   m_axi_ifc1_AWVALID;
input   m_axi_ifc1_AWREADY;
output  [63:0] m_axi_ifc1_AWADDR;
output  [0:0] m_axi_ifc1_AWID;
output  [31:0] m_axi_ifc1_AWLEN;
output  [2:0] m_axi_ifc1_AWSIZE;
output  [1:0] m_axi_ifc1_AWBURST;
output  [1:0] m_axi_ifc1_AWLOCK;
output  [3:0] m_axi_ifc1_AWCACHE;
output  [2:0] m_axi_ifc1_AWPROT;
output  [3:0] m_axi_ifc1_AWQOS;
output  [3:0] m_axi_ifc1_AWREGION;
output  [0:0] m_axi_ifc1_AWUSER;
output   m_axi_ifc1_WVALID;
input   m_axi_ifc1_WREADY;
output  [127:0] m_axi_ifc1_WDATA;
output  [15:0] m_axi_ifc1_WSTRB;
output   m_axi_ifc1_WLAST;
output  [0:0] m_axi_ifc1_WID;
output  [0:0] m_axi_ifc1_WUSER;
output   m_axi_ifc1_ARVALID;
input   m_axi_ifc1_ARREADY;
output  [63:0] m_axi_ifc1_ARADDR;
output  [0:0] m_axi_ifc1_ARID;
output  [31:0] m_axi_ifc1_ARLEN;
output  [2:0] m_axi_ifc1_ARSIZE;
output  [1:0] m_axi_ifc1_ARBURST;
output  [1:0] m_axi_ifc1_ARLOCK;
output  [3:0] m_axi_ifc1_ARCACHE;
output  [2:0] m_axi_ifc1_ARPROT;
output  [3:0] m_axi_ifc1_ARQOS;
output  [3:0] m_axi_ifc1_ARREGION;
output  [0:0] m_axi_ifc1_ARUSER;
input   m_axi_ifc1_RVALID;
output   m_axi_ifc1_RREADY;
input  [127:0] m_axi_ifc1_RDATA;
input   m_axi_ifc1_RLAST;
input  [0:0] m_axi_ifc1_RID;
input  [0:0] m_axi_ifc1_RUSER;
input  [1:0] m_axi_ifc1_RRESP;
input   m_axi_ifc1_BVALID;
output   m_axi_ifc1_BREADY;
input  [1:0] m_axi_ifc1_BRESP;
input  [0:0] m_axi_ifc1_BID;
input  [0:0] m_axi_ifc1_BUSER;
input  [63:0] ifc11;
output   m_axi_ifc2_AWVALID;
input   m_axi_ifc2_AWREADY;
output  [63:0] m_axi_ifc2_AWADDR;
output  [0:0] m_axi_ifc2_AWID;
output  [31:0] m_axi_ifc2_AWLEN;
output  [2:0] m_axi_ifc2_AWSIZE;
output  [1:0] m_axi_ifc2_AWBURST;
output  [1:0] m_axi_ifc2_AWLOCK;
output  [3:0] m_axi_ifc2_AWCACHE;
output  [2:0] m_axi_ifc2_AWPROT;
output  [3:0] m_axi_ifc2_AWQOS;
output  [3:0] m_axi_ifc2_AWREGION;
output  [0:0] m_axi_ifc2_AWUSER;
output   m_axi_ifc2_WVALID;
input   m_axi_ifc2_WREADY;
output  [127:0] m_axi_ifc2_WDATA;
output  [15:0] m_axi_ifc2_WSTRB;
output   m_axi_ifc2_WLAST;
output  [0:0] m_axi_ifc2_WID;
output  [0:0] m_axi_ifc2_WUSER;
output   m_axi_ifc2_ARVALID;
input   m_axi_ifc2_ARREADY;
output  [63:0] m_axi_ifc2_ARADDR;
output  [0:0] m_axi_ifc2_ARID;
output  [31:0] m_axi_ifc2_ARLEN;
output  [2:0] m_axi_ifc2_ARSIZE;
output  [1:0] m_axi_ifc2_ARBURST;
output  [1:0] m_axi_ifc2_ARLOCK;
output  [3:0] m_axi_ifc2_ARCACHE;
output  [2:0] m_axi_ifc2_ARPROT;
output  [3:0] m_axi_ifc2_ARQOS;
output  [3:0] m_axi_ifc2_ARREGION;
output  [0:0] m_axi_ifc2_ARUSER;
input   m_axi_ifc2_RVALID;
output   m_axi_ifc2_RREADY;
input  [127:0] m_axi_ifc2_RDATA;
input   m_axi_ifc2_RLAST;
input  [0:0] m_axi_ifc2_RID;
input  [0:0] m_axi_ifc2_RUSER;
input  [1:0] m_axi_ifc2_RRESP;
input   m_axi_ifc2_BVALID;
output   m_axi_ifc2_BREADY;
input  [1:0] m_axi_ifc2_BRESP;
input  [0:0] m_axi_ifc2_BID;
input  [0:0] m_axi_ifc2_BUSER;
input  [63:0] ifc22;
output   m_axi_ifc3_AWVALID;
input   m_axi_ifc3_AWREADY;
output  [63:0] m_axi_ifc3_AWADDR;
output  [0:0] m_axi_ifc3_AWID;
output  [31:0] m_axi_ifc3_AWLEN;
output  [2:0] m_axi_ifc3_AWSIZE;
output  [1:0] m_axi_ifc3_AWBURST;
output  [1:0] m_axi_ifc3_AWLOCK;
output  [3:0] m_axi_ifc3_AWCACHE;
output  [2:0] m_axi_ifc3_AWPROT;
output  [3:0] m_axi_ifc3_AWQOS;
output  [3:0] m_axi_ifc3_AWREGION;
output  [0:0] m_axi_ifc3_AWUSER;
output   m_axi_ifc3_WVALID;
input   m_axi_ifc3_WREADY;
output  [127:0] m_axi_ifc3_WDATA;
output  [15:0] m_axi_ifc3_WSTRB;
output   m_axi_ifc3_WLAST;
output  [0:0] m_axi_ifc3_WID;
output  [0:0] m_axi_ifc3_WUSER;
output   m_axi_ifc3_ARVALID;
input   m_axi_ifc3_ARREADY;
output  [63:0] m_axi_ifc3_ARADDR;
output  [0:0] m_axi_ifc3_ARID;
output  [31:0] m_axi_ifc3_ARLEN;
output  [2:0] m_axi_ifc3_ARSIZE;
output  [1:0] m_axi_ifc3_ARBURST;
output  [1:0] m_axi_ifc3_ARLOCK;
output  [3:0] m_axi_ifc3_ARCACHE;
output  [2:0] m_axi_ifc3_ARPROT;
output  [3:0] m_axi_ifc3_ARQOS;
output  [3:0] m_axi_ifc3_ARREGION;
output  [0:0] m_axi_ifc3_ARUSER;
input   m_axi_ifc3_RVALID;
output   m_axi_ifc3_RREADY;
input  [127:0] m_axi_ifc3_RDATA;
input   m_axi_ifc3_RLAST;
input  [0:0] m_axi_ifc3_RID;
input  [0:0] m_axi_ifc3_RUSER;
input  [1:0] m_axi_ifc3_RRESP;
input   m_axi_ifc3_BVALID;
output   m_axi_ifc3_BREADY;
input  [1:0] m_axi_ifc3_BRESP;
input  [0:0] m_axi_ifc3_BID;
input  [0:0] m_axi_ifc3_BUSER;
input  [63:0] ifc33;
output   m_axi_ifc4_AWVALID;
input   m_axi_ifc4_AWREADY;
output  [63:0] m_axi_ifc4_AWADDR;
output  [0:0] m_axi_ifc4_AWID;
output  [31:0] m_axi_ifc4_AWLEN;
output  [2:0] m_axi_ifc4_AWSIZE;
output  [1:0] m_axi_ifc4_AWBURST;
output  [1:0] m_axi_ifc4_AWLOCK;
output  [3:0] m_axi_ifc4_AWCACHE;
output  [2:0] m_axi_ifc4_AWPROT;
output  [3:0] m_axi_ifc4_AWQOS;
output  [3:0] m_axi_ifc4_AWREGION;
output  [0:0] m_axi_ifc4_AWUSER;
output   m_axi_ifc4_WVALID;
input   m_axi_ifc4_WREADY;
output  [127:0] m_axi_ifc4_WDATA;
output  [15:0] m_axi_ifc4_WSTRB;
output   m_axi_ifc4_WLAST;
output  [0:0] m_axi_ifc4_WID;
output  [0:0] m_axi_ifc4_WUSER;
output   m_axi_ifc4_ARVALID;
input   m_axi_ifc4_ARREADY;
output  [63:0] m_axi_ifc4_ARADDR;
output  [0:0] m_axi_ifc4_ARID;
output  [31:0] m_axi_ifc4_ARLEN;
output  [2:0] m_axi_ifc4_ARSIZE;
output  [1:0] m_axi_ifc4_ARBURST;
output  [1:0] m_axi_ifc4_ARLOCK;
output  [3:0] m_axi_ifc4_ARCACHE;
output  [2:0] m_axi_ifc4_ARPROT;
output  [3:0] m_axi_ifc4_ARQOS;
output  [3:0] m_axi_ifc4_ARREGION;
output  [0:0] m_axi_ifc4_ARUSER;
input   m_axi_ifc4_RVALID;
output   m_axi_ifc4_RREADY;
input  [127:0] m_axi_ifc4_RDATA;
input   m_axi_ifc4_RLAST;
input  [0:0] m_axi_ifc4_RID;
input  [0:0] m_axi_ifc4_RUSER;
input  [1:0] m_axi_ifc4_RRESP;
input   m_axi_ifc4_BVALID;
output   m_axi_ifc4_BREADY;
input  [1:0] m_axi_ifc4_BRESP;
input  [0:0] m_axi_ifc4_BID;
input  [0:0] m_axi_ifc4_BUSER;
input  [63:0] ifc44;
output   m_axi_ifc5_AWVALID;
input   m_axi_ifc5_AWREADY;
output  [63:0] m_axi_ifc5_AWADDR;
output  [0:0] m_axi_ifc5_AWID;
output  [31:0] m_axi_ifc5_AWLEN;
output  [2:0] m_axi_ifc5_AWSIZE;
output  [1:0] m_axi_ifc5_AWBURST;
output  [1:0] m_axi_ifc5_AWLOCK;
output  [3:0] m_axi_ifc5_AWCACHE;
output  [2:0] m_axi_ifc5_AWPROT;
output  [3:0] m_axi_ifc5_AWQOS;
output  [3:0] m_axi_ifc5_AWREGION;
output  [0:0] m_axi_ifc5_AWUSER;
output   m_axi_ifc5_WVALID;
input   m_axi_ifc5_WREADY;
output  [127:0] m_axi_ifc5_WDATA;
output  [15:0] m_axi_ifc5_WSTRB;
output   m_axi_ifc5_WLAST;
output  [0:0] m_axi_ifc5_WID;
output  [0:0] m_axi_ifc5_WUSER;
output   m_axi_ifc5_ARVALID;
input   m_axi_ifc5_ARREADY;
output  [63:0] m_axi_ifc5_ARADDR;
output  [0:0] m_axi_ifc5_ARID;
output  [31:0] m_axi_ifc5_ARLEN;
output  [2:0] m_axi_ifc5_ARSIZE;
output  [1:0] m_axi_ifc5_ARBURST;
output  [1:0] m_axi_ifc5_ARLOCK;
output  [3:0] m_axi_ifc5_ARCACHE;
output  [2:0] m_axi_ifc5_ARPROT;
output  [3:0] m_axi_ifc5_ARQOS;
output  [3:0] m_axi_ifc5_ARREGION;
output  [0:0] m_axi_ifc5_ARUSER;
input   m_axi_ifc5_RVALID;
output   m_axi_ifc5_RREADY;
input  [127:0] m_axi_ifc5_RDATA;
input   m_axi_ifc5_RLAST;
input  [0:0] m_axi_ifc5_RID;
input  [0:0] m_axi_ifc5_RUSER;
input  [1:0] m_axi_ifc5_RRESP;
input   m_axi_ifc5_BVALID;
output   m_axi_ifc5_BREADY;
input  [1:0] m_axi_ifc5_BRESP;
input  [0:0] m_axi_ifc5_BID;
input  [0:0] m_axi_ifc5_BUSER;
input  [63:0] ifc55;
output   m_axi_ifc6_AWVALID;
input   m_axi_ifc6_AWREADY;
output  [63:0] m_axi_ifc6_AWADDR;
output  [0:0] m_axi_ifc6_AWID;
output  [31:0] m_axi_ifc6_AWLEN;
output  [2:0] m_axi_ifc6_AWSIZE;
output  [1:0] m_axi_ifc6_AWBURST;
output  [1:0] m_axi_ifc6_AWLOCK;
output  [3:0] m_axi_ifc6_AWCACHE;
output  [2:0] m_axi_ifc6_AWPROT;
output  [3:0] m_axi_ifc6_AWQOS;
output  [3:0] m_axi_ifc6_AWREGION;
output  [0:0] m_axi_ifc6_AWUSER;
output   m_axi_ifc6_WVALID;
input   m_axi_ifc6_WREADY;
output  [127:0] m_axi_ifc6_WDATA;
output  [15:0] m_axi_ifc6_WSTRB;
output   m_axi_ifc6_WLAST;
output  [0:0] m_axi_ifc6_WID;
output  [0:0] m_axi_ifc6_WUSER;
output   m_axi_ifc6_ARVALID;
input   m_axi_ifc6_ARREADY;
output  [63:0] m_axi_ifc6_ARADDR;
output  [0:0] m_axi_ifc6_ARID;
output  [31:0] m_axi_ifc6_ARLEN;
output  [2:0] m_axi_ifc6_ARSIZE;
output  [1:0] m_axi_ifc6_ARBURST;
output  [1:0] m_axi_ifc6_ARLOCK;
output  [3:0] m_axi_ifc6_ARCACHE;
output  [2:0] m_axi_ifc6_ARPROT;
output  [3:0] m_axi_ifc6_ARQOS;
output  [3:0] m_axi_ifc6_ARREGION;
output  [0:0] m_axi_ifc6_ARUSER;
input   m_axi_ifc6_RVALID;
output   m_axi_ifc6_RREADY;
input  [127:0] m_axi_ifc6_RDATA;
input   m_axi_ifc6_RLAST;
input  [0:0] m_axi_ifc6_RID;
input  [0:0] m_axi_ifc6_RUSER;
input  [1:0] m_axi_ifc6_RRESP;
input   m_axi_ifc6_BVALID;
output   m_axi_ifc6_BREADY;
input  [1:0] m_axi_ifc6_BRESP;
input  [0:0] m_axi_ifc6_BID;
input  [0:0] m_axi_ifc6_BUSER;
input  [63:0] ifc66;
output  [11:0] weight_buffer_address0;
output   weight_buffer_ce0;
output   weight_buffer_we0;
output  [287:0] weight_buffer_d0;
input  [287:0] weight_buffer_q0;
output  [11:0] weight_buffer1_address0;
output   weight_buffer1_ce0;
output   weight_buffer1_we0;
output  [287:0] weight_buffer1_d0;
input  [287:0] weight_buffer1_q0;
output  [11:0] weight_buffer2_address0;
output   weight_buffer2_ce0;
output   weight_buffer2_we0;
output  [287:0] weight_buffer2_d0;
input  [287:0] weight_buffer2_q0;
output  [11:0] weight_buffer3_address0;
output   weight_buffer3_ce0;
output   weight_buffer3_we0;
output  [287:0] weight_buffer3_d0;
input  [287:0] weight_buffer3_q0;
output  [11:0] weight_buffer4_address0;
output   weight_buffer4_ce0;
output   weight_buffer4_we0;
output  [287:0] weight_buffer4_d0;
input  [287:0] weight_buffer4_q0;
output  [11:0] weight_buffer5_address0;
output   weight_buffer5_ce0;
output   weight_buffer5_we0;
output  [287:0] weight_buffer5_d0;
input  [287:0] weight_buffer5_q0;
output  [11:0] weight_buffer6_address0;
output   weight_buffer6_ce0;
output   weight_buffer6_we0;
output  [287:0] weight_buffer6_d0;
input  [287:0] weight_buffer6_q0;
output  [11:0] weight_buffer7_address0;
output   weight_buffer7_ce0;
output   weight_buffer7_we0;
output  [287:0] weight_buffer7_d0;
input  [287:0] weight_buffer7_q0;
output  [11:0] weight_buffer8_address0;
output   weight_buffer8_ce0;
output   weight_buffer8_we0;
output  [287:0] weight_buffer8_d0;
input  [287:0] weight_buffer8_q0;
output  [11:0] weight_buffer9_address0;
output   weight_buffer9_ce0;
output   weight_buffer9_we0;
output  [287:0] weight_buffer9_d0;
input  [287:0] weight_buffer9_q0;
output  [11:0] weight_buffer10_address0;
output   weight_buffer10_ce0;
output   weight_buffer10_we0;
output  [287:0] weight_buffer10_d0;
input  [287:0] weight_buffer10_q0;
output  [11:0] weight_buffer11_address0;
output   weight_buffer11_ce0;
output   weight_buffer11_we0;
output  [287:0] weight_buffer11_d0;
input  [287:0] weight_buffer11_q0;
output  [11:0] weight_buffer12_address0;
output   weight_buffer12_ce0;
output   weight_buffer12_we0;
output  [287:0] weight_buffer12_d0;
input  [287:0] weight_buffer12_q0;
output  [11:0] weight_buffer13_address0;
output   weight_buffer13_ce0;
output   weight_buffer13_we0;
output  [287:0] weight_buffer13_d0;
input  [287:0] weight_buffer13_q0;
output  [11:0] weight_buffer14_address0;
output   weight_buffer14_ce0;
output   weight_buffer14_we0;
output  [287:0] weight_buffer14_d0;
input  [287:0] weight_buffer14_q0;
output  [11:0] weight_buffer15_address0;
output   weight_buffer15_ce0;
output   weight_buffer15_we0;
output  [287:0] weight_buffer15_d0;
input  [287:0] weight_buffer15_q0;
output  [11:0] weight_buffer16_address0;
output   weight_buffer16_ce0;
output   weight_buffer16_we0;
output  [287:0] weight_buffer16_d0;
input  [287:0] weight_buffer16_q0;
output  [11:0] weight_buffer17_address0;
output   weight_buffer17_ce0;
output   weight_buffer17_we0;
output  [287:0] weight_buffer17_d0;
input  [287:0] weight_buffer17_q0;
output  [11:0] weight_buffer18_address0;
output   weight_buffer18_ce0;
output   weight_buffer18_we0;
output  [287:0] weight_buffer18_d0;
input  [287:0] weight_buffer18_q0;
output  [11:0] weight_buffer19_address0;
output   weight_buffer19_ce0;
output   weight_buffer19_we0;
output  [287:0] weight_buffer19_d0;
input  [287:0] weight_buffer19_q0;
output  [11:0] weight_buffer20_address0;
output   weight_buffer20_ce0;
output   weight_buffer20_we0;
output  [287:0] weight_buffer20_d0;
input  [287:0] weight_buffer20_q0;
output  [11:0] weight_buffer21_address0;
output   weight_buffer21_ce0;
output   weight_buffer21_we0;
output  [287:0] weight_buffer21_d0;
input  [287:0] weight_buffer21_q0;
output  [11:0] weight_buffer22_address0;
output   weight_buffer22_ce0;
output   weight_buffer22_we0;
output  [287:0] weight_buffer22_d0;
input  [287:0] weight_buffer22_q0;
output  [11:0] weight_buffer23_address0;
output   weight_buffer23_ce0;
output   weight_buffer23_we0;
output  [287:0] weight_buffer23_d0;
input  [287:0] weight_buffer23_q0;
output  [11:0] weight_buffer24_address0;
output   weight_buffer24_ce0;
output   weight_buffer24_we0;
output  [287:0] weight_buffer24_d0;
input  [287:0] weight_buffer24_q0;
output  [11:0] weight_buffer25_address0;
output   weight_buffer25_ce0;
output   weight_buffer25_we0;
output  [287:0] weight_buffer25_d0;
input  [287:0] weight_buffer25_q0;
output  [11:0] weight_buffer26_address0;
output   weight_buffer26_ce0;
output   weight_buffer26_we0;
output  [287:0] weight_buffer26_d0;
input  [287:0] weight_buffer26_q0;
output  [11:0] weight_buffer27_address0;
output   weight_buffer27_ce0;
output   weight_buffer27_we0;
output  [287:0] weight_buffer27_d0;
input  [287:0] weight_buffer27_q0;
output  [11:0] weight_buffer28_address0;
output   weight_buffer28_ce0;
output   weight_buffer28_we0;
output  [287:0] weight_buffer28_d0;
input  [287:0] weight_buffer28_q0;
output  [11:0] weight_buffer29_address0;
output   weight_buffer29_ce0;
output   weight_buffer29_we0;
output  [287:0] weight_buffer29_d0;
input  [287:0] weight_buffer29_q0;
output  [11:0] weight_buffer30_address0;
output   weight_buffer30_ce0;
output   weight_buffer30_we0;
output  [287:0] weight_buffer30_d0;
input  [287:0] weight_buffer30_q0;
output  [11:0] weight_buffer31_address0;
output   weight_buffer31_ce0;
output   weight_buffer31_we0;
output  [287:0] weight_buffer31_d0;
input  [287:0] weight_buffer31_q0;
output  [11:0] weight_buffer32_address0;
output   weight_buffer32_ce0;
output   weight_buffer32_we0;
output  [287:0] weight_buffer32_d0;
input  [287:0] weight_buffer32_q0;
output  [11:0] weight_buffer33_address0;
output   weight_buffer33_ce0;
output   weight_buffer33_we0;
output  [287:0] weight_buffer33_d0;
input  [287:0] weight_buffer33_q0;
output  [11:0] weight_buffer34_address0;
output   weight_buffer34_ce0;
output   weight_buffer34_we0;
output  [287:0] weight_buffer34_d0;
input  [287:0] weight_buffer34_q0;
output  [11:0] weight_buffer35_address0;
output   weight_buffer35_ce0;
output   weight_buffer35_we0;
output  [287:0] weight_buffer35_d0;
input  [287:0] weight_buffer35_q0;
output  [11:0] weight_buffer36_address0;
output   weight_buffer36_ce0;
output   weight_buffer36_we0;
output  [287:0] weight_buffer36_d0;
input  [287:0] weight_buffer36_q0;
output  [11:0] weight_buffer37_address0;
output   weight_buffer37_ce0;
output   weight_buffer37_we0;
output  [287:0] weight_buffer37_d0;
input  [287:0] weight_buffer37_q0;
output  [11:0] weight_buffer38_address0;
output   weight_buffer38_ce0;
output   weight_buffer38_we0;
output  [287:0] weight_buffer38_d0;
input  [287:0] weight_buffer38_q0;
output  [11:0] weight_buffer39_address0;
output   weight_buffer39_ce0;
output   weight_buffer39_we0;
output  [287:0] weight_buffer39_d0;
input  [287:0] weight_buffer39_q0;
output  [11:0] weight_buffer40_address0;
output   weight_buffer40_ce0;
output   weight_buffer40_we0;
output  [287:0] weight_buffer40_d0;
input  [287:0] weight_buffer40_q0;
output  [11:0] weight_buffer41_address0;
output   weight_buffer41_ce0;
output   weight_buffer41_we0;
output  [287:0] weight_buffer41_d0;
input  [287:0] weight_buffer41_q0;
output  [11:0] weight_buffer42_address0;
output   weight_buffer42_ce0;
output   weight_buffer42_we0;
output  [287:0] weight_buffer42_d0;
input  [287:0] weight_buffer42_q0;
output  [11:0] weight_buffer43_address0;
output   weight_buffer43_ce0;
output   weight_buffer43_we0;
output  [287:0] weight_buffer43_d0;
input  [287:0] weight_buffer43_q0;
output  [11:0] weight_buffer44_address0;
output   weight_buffer44_ce0;
output   weight_buffer44_we0;
output  [287:0] weight_buffer44_d0;
input  [287:0] weight_buffer44_q0;
output  [11:0] weight_buffer45_address0;
output   weight_buffer45_ce0;
output   weight_buffer45_we0;
output  [287:0] weight_buffer45_d0;
input  [287:0] weight_buffer45_q0;
output  [11:0] weight_buffer46_address0;
output   weight_buffer46_ce0;
output   weight_buffer46_we0;
output  [287:0] weight_buffer46_d0;
input  [287:0] weight_buffer46_q0;
output  [11:0] weight_buffer47_address0;
output   weight_buffer47_ce0;
output   weight_buffer47_we0;
output  [287:0] weight_buffer47_d0;
input  [287:0] weight_buffer47_q0;
output  [11:0] weight_buffer48_address0;
output   weight_buffer48_ce0;
output   weight_buffer48_we0;
output  [287:0] weight_buffer48_d0;
input  [287:0] weight_buffer48_q0;
output  [11:0] weight_buffer49_address0;
output   weight_buffer49_ce0;
output   weight_buffer49_we0;
output  [287:0] weight_buffer49_d0;
input  [287:0] weight_buffer49_q0;
output  [11:0] weight_buffer50_address0;
output   weight_buffer50_ce0;
output   weight_buffer50_we0;
output  [287:0] weight_buffer50_d0;
input  [287:0] weight_buffer50_q0;
output  [11:0] weight_buffer51_address0;
output   weight_buffer51_ce0;
output   weight_buffer51_we0;
output  [287:0] weight_buffer51_d0;
input  [287:0] weight_buffer51_q0;
output  [11:0] weight_buffer52_address0;
output   weight_buffer52_ce0;
output   weight_buffer52_we0;
output  [287:0] weight_buffer52_d0;
input  [287:0] weight_buffer52_q0;
output  [11:0] weight_buffer53_address0;
output   weight_buffer53_ce0;
output   weight_buffer53_we0;
output  [287:0] weight_buffer53_d0;
input  [287:0] weight_buffer53_q0;
output  [11:0] weight_buffer54_address0;
output   weight_buffer54_ce0;
output   weight_buffer54_we0;
output  [287:0] weight_buffer54_d0;
input  [287:0] weight_buffer54_q0;
output  [11:0] weight_buffer55_address0;
output   weight_buffer55_ce0;
output   weight_buffer55_we0;
output  [287:0] weight_buffer55_d0;
input  [287:0] weight_buffer55_q0;
output  [11:0] weight_buffer56_address0;
output   weight_buffer56_ce0;
output   weight_buffer56_we0;
output  [287:0] weight_buffer56_d0;
input  [287:0] weight_buffer56_q0;
output  [11:0] weight_buffer57_address0;
output   weight_buffer57_ce0;
output   weight_buffer57_we0;
output  [287:0] weight_buffer57_d0;
input  [287:0] weight_buffer57_q0;
output  [11:0] weight_buffer58_address0;
output   weight_buffer58_ce0;
output   weight_buffer58_we0;
output  [287:0] weight_buffer58_d0;
input  [287:0] weight_buffer58_q0;
output  [11:0] weight_buffer59_address0;
output   weight_buffer59_ce0;
output   weight_buffer59_we0;
output  [287:0] weight_buffer59_d0;
input  [287:0] weight_buffer59_q0;
output  [11:0] weight_buffer60_address0;
output   weight_buffer60_ce0;
output   weight_buffer60_we0;
output  [287:0] weight_buffer60_d0;
input  [287:0] weight_buffer60_q0;
output  [11:0] weight_buffer61_address0;
output   weight_buffer61_ce0;
output   weight_buffer61_we0;
output  [287:0] weight_buffer61_d0;
input  [287:0] weight_buffer61_q0;
output  [11:0] weight_buffer62_address0;
output   weight_buffer62_ce0;
output   weight_buffer62_we0;
output  [287:0] weight_buffer62_d0;
input  [287:0] weight_buffer62_q0;
output  [11:0] weight_buffer63_address0;
output   weight_buffer63_ce0;
output   weight_buffer63_we0;
output  [287:0] weight_buffer63_d0;
input  [287:0] weight_buffer63_q0;
output  [11:0] weight_buffer64_address0;
output   weight_buffer64_ce0;
output   weight_buffer64_we0;
output  [287:0] weight_buffer64_d0;
input  [287:0] weight_buffer64_q0;
output  [11:0] weight_buffer65_address0;
output   weight_buffer65_ce0;
output   weight_buffer65_we0;
output  [287:0] weight_buffer65_d0;
input  [287:0] weight_buffer65_q0;
output  [11:0] weight_buffer66_address0;
output   weight_buffer66_ce0;
output   weight_buffer66_we0;
output  [287:0] weight_buffer66_d0;
input  [287:0] weight_buffer66_q0;
output  [11:0] weight_buffer67_address0;
output   weight_buffer67_ce0;
output   weight_buffer67_we0;
output  [287:0] weight_buffer67_d0;
input  [287:0] weight_buffer67_q0;
output  [11:0] weight_buffer68_address0;
output   weight_buffer68_ce0;
output   weight_buffer68_we0;
output  [287:0] weight_buffer68_d0;
input  [287:0] weight_buffer68_q0;
output  [11:0] weight_buffer69_address0;
output   weight_buffer69_ce0;
output   weight_buffer69_we0;
output  [287:0] weight_buffer69_d0;
input  [287:0] weight_buffer69_q0;
output  [11:0] weight_buffer70_address0;
output   weight_buffer70_ce0;
output   weight_buffer70_we0;
output  [287:0] weight_buffer70_d0;
input  [287:0] weight_buffer70_q0;
output  [31:0] weights_stream_0_0_0_0_din;
input   weights_stream_0_0_0_0_full_n;
output   weights_stream_0_0_0_0_write;
output  [31:0] weights_stream_0_0_0_071_din;
input   weights_stream_0_0_0_071_full_n;
output   weights_stream_0_0_0_071_write;
output  [31:0] weights_stream_0_0_0_072_din;
input   weights_stream_0_0_0_072_full_n;
output   weights_stream_0_0_0_072_write;
output  [31:0] weights_stream_0_0_0_073_din;
input   weights_stream_0_0_0_073_full_n;
output   weights_stream_0_0_0_073_write;
output  [31:0] weights_stream_0_0_0_074_din;
input   weights_stream_0_0_0_074_full_n;
output   weights_stream_0_0_0_074_write;
output  [31:0] weights_stream_0_0_0_075_din;
input   weights_stream_0_0_0_075_full_n;
output   weights_stream_0_0_0_075_write;
output  [31:0] weights_stream_0_0_0_076_din;
input   weights_stream_0_0_0_076_full_n;
output   weights_stream_0_0_0_076_write;
output  [31:0] weights_stream_0_0_0_077_din;
input   weights_stream_0_0_0_077_full_n;
output   weights_stream_0_0_0_077_write;
output  [31:0] weights_stream_0_0_0_078_din;
input   weights_stream_0_0_0_078_full_n;
output   weights_stream_0_0_0_078_write;
output  [31:0] weights_stream_0_0_0_079_din;
input   weights_stream_0_0_0_079_full_n;
output   weights_stream_0_0_0_079_write;
output  [31:0] weights_stream_0_0_0_080_din;
input   weights_stream_0_0_0_080_full_n;
output   weights_stream_0_0_0_080_write;
output  [31:0] weights_stream_0_0_0_081_din;
input   weights_stream_0_0_0_081_full_n;
output   weights_stream_0_0_0_081_write;
output  [31:0] weights_stream_0_0_0_082_din;
input   weights_stream_0_0_0_082_full_n;
output   weights_stream_0_0_0_082_write;
output  [31:0] weights_stream_0_0_0_083_din;
input   weights_stream_0_0_0_083_full_n;
output   weights_stream_0_0_0_083_write;
output  [31:0] weights_stream_0_0_0_084_din;
input   weights_stream_0_0_0_084_full_n;
output   weights_stream_0_0_0_084_write;
output  [31:0] weights_stream_0_0_0_085_din;
input   weights_stream_0_0_0_085_full_n;
output   weights_stream_0_0_0_085_write;
output  [31:0] weights_stream_0_0_0_086_din;
input   weights_stream_0_0_0_086_full_n;
output   weights_stream_0_0_0_086_write;
output  [31:0] weights_stream_0_0_0_087_din;
input   weights_stream_0_0_0_087_full_n;
output   weights_stream_0_0_0_087_write;
output  [31:0] weights_stream_0_0_0_088_din;
input   weights_stream_0_0_0_088_full_n;
output   weights_stream_0_0_0_088_write;
output  [31:0] weights_stream_0_0_0_089_din;
input   weights_stream_0_0_0_089_full_n;
output   weights_stream_0_0_0_089_write;
output  [31:0] weights_stream_0_0_0_090_din;
input   weights_stream_0_0_0_090_full_n;
output   weights_stream_0_0_0_090_write;
output  [31:0] weights_stream_0_0_0_091_din;
input   weights_stream_0_0_0_091_full_n;
output   weights_stream_0_0_0_091_write;
output  [31:0] weights_stream_0_0_0_092_din;
input   weights_stream_0_0_0_092_full_n;
output   weights_stream_0_0_0_092_write;
output  [31:0] weights_stream_0_0_0_093_din;
input   weights_stream_0_0_0_093_full_n;
output   weights_stream_0_0_0_093_write;
output  [31:0] weights_stream_0_0_0_094_din;
input   weights_stream_0_0_0_094_full_n;
output   weights_stream_0_0_0_094_write;
output  [31:0] weights_stream_0_0_0_095_din;
input   weights_stream_0_0_0_095_full_n;
output   weights_stream_0_0_0_095_write;
output  [31:0] weights_stream_0_0_0_096_din;
input   weights_stream_0_0_0_096_full_n;
output   weights_stream_0_0_0_096_write;
output  [31:0] weights_stream_0_0_0_097_din;
input   weights_stream_0_0_0_097_full_n;
output   weights_stream_0_0_0_097_write;
output  [31:0] weights_stream_0_0_0_098_din;
input   weights_stream_0_0_0_098_full_n;
output   weights_stream_0_0_0_098_write;
output  [31:0] weights_stream_0_0_0_099_din;
input   weights_stream_0_0_0_099_full_n;
output   weights_stream_0_0_0_099_write;
output  [31:0] weights_stream_0_0_0_0100_din;
input   weights_stream_0_0_0_0100_full_n;
output   weights_stream_0_0_0_0100_write;
output  [31:0] weights_stream_0_0_0_0101_din;
input   weights_stream_0_0_0_0101_full_n;
output   weights_stream_0_0_0_0101_write;
output  [10:0] iact_buffer_address0;
output   iact_buffer_ce0;
output   iact_buffer_we0;
output  [31:0] iact_buffer_d0;
input  [31:0] iact_buffer_q0;
output  [10:0] iact_buffer_address1;
output   iact_buffer_ce1;
output   iact_buffer_we1;
output  [31:0] iact_buffer_d1;
output  [31:0] iacts_stream64_din;
input   iacts_stream64_full_n;
output   iacts_stream64_write;
input  [31:0] X;
input  [31:0] Y;
input  [31:0] Wt_X;
input  [31:0] Wt_Y;
output  [31:0] X_c_din;
input   X_c_full_n;
output   X_c_write;
output  [31:0] Wt_Y_c_din;
input   Wt_Y_c_full_n;
output   Wt_Y_c_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_ifc1_ARVALID;
reg m_axi_ifc1_RREADY;
reg m_axi_ifc2_ARVALID;
reg m_axi_ifc2_RREADY;
reg m_axi_ifc3_ARVALID;
reg m_axi_ifc3_RREADY;
reg m_axi_ifc4_ARVALID;
reg m_axi_ifc4_RREADY;
reg m_axi_ifc5_ARVALID;
reg m_axi_ifc5_RREADY;
reg m_axi_ifc6_ARVALID;
reg[63:0] m_axi_ifc6_ARADDR;
reg[0:0] m_axi_ifc6_ARID;
reg[31:0] m_axi_ifc6_ARLEN;
reg[2:0] m_axi_ifc6_ARSIZE;
reg[1:0] m_axi_ifc6_ARBURST;
reg[1:0] m_axi_ifc6_ARLOCK;
reg[3:0] m_axi_ifc6_ARCACHE;
reg[2:0] m_axi_ifc6_ARPROT;
reg[3:0] m_axi_ifc6_ARQOS;
reg[3:0] m_axi_ifc6_ARREGION;
reg[0:0] m_axi_ifc6_ARUSER;
reg m_axi_ifc6_RREADY;
reg[11:0] weight_buffer_address0;
reg weight_buffer_ce0;
reg weight_buffer_we0;
reg[11:0] weight_buffer1_address0;
reg weight_buffer1_ce0;
reg weight_buffer1_we0;
reg[11:0] weight_buffer2_address0;
reg weight_buffer2_ce0;
reg weight_buffer2_we0;
reg[11:0] weight_buffer3_address0;
reg weight_buffer3_ce0;
reg weight_buffer3_we0;
reg[11:0] weight_buffer4_address0;
reg weight_buffer4_ce0;
reg weight_buffer4_we0;
reg[11:0] weight_buffer5_address0;
reg weight_buffer5_ce0;
reg weight_buffer5_we0;
reg[11:0] weight_buffer6_address0;
reg weight_buffer6_ce0;
reg weight_buffer6_we0;
reg[11:0] weight_buffer7_address0;
reg weight_buffer7_ce0;
reg weight_buffer7_we0;
reg[11:0] weight_buffer8_address0;
reg weight_buffer8_ce0;
reg weight_buffer8_we0;
reg[11:0] weight_buffer9_address0;
reg weight_buffer9_ce0;
reg weight_buffer9_we0;
reg[11:0] weight_buffer10_address0;
reg weight_buffer10_ce0;
reg weight_buffer10_we0;
reg[11:0] weight_buffer11_address0;
reg weight_buffer11_ce0;
reg weight_buffer11_we0;
reg[11:0] weight_buffer12_address0;
reg weight_buffer12_ce0;
reg weight_buffer12_we0;
reg[11:0] weight_buffer13_address0;
reg weight_buffer13_ce0;
reg weight_buffer13_we0;
reg[11:0] weight_buffer14_address0;
reg weight_buffer14_ce0;
reg weight_buffer14_we0;
reg[11:0] weight_buffer15_address0;
reg weight_buffer15_ce0;
reg weight_buffer15_we0;
reg[11:0] weight_buffer16_address0;
reg weight_buffer16_ce0;
reg weight_buffer16_we0;
reg[11:0] weight_buffer17_address0;
reg weight_buffer17_ce0;
reg weight_buffer17_we0;
reg[11:0] weight_buffer18_address0;
reg weight_buffer18_ce0;
reg weight_buffer18_we0;
reg[11:0] weight_buffer19_address0;
reg weight_buffer19_ce0;
reg weight_buffer19_we0;
reg[11:0] weight_buffer20_address0;
reg weight_buffer20_ce0;
reg weight_buffer20_we0;
reg[11:0] weight_buffer21_address0;
reg weight_buffer21_ce0;
reg weight_buffer21_we0;
reg[11:0] weight_buffer22_address0;
reg weight_buffer22_ce0;
reg weight_buffer22_we0;
reg[11:0] weight_buffer23_address0;
reg weight_buffer23_ce0;
reg weight_buffer23_we0;
reg[11:0] weight_buffer24_address0;
reg weight_buffer24_ce0;
reg weight_buffer24_we0;
reg[11:0] weight_buffer25_address0;
reg weight_buffer25_ce0;
reg weight_buffer25_we0;
reg[11:0] weight_buffer26_address0;
reg weight_buffer26_ce0;
reg weight_buffer26_we0;
reg[11:0] weight_buffer27_address0;
reg weight_buffer27_ce0;
reg weight_buffer27_we0;
reg[11:0] weight_buffer28_address0;
reg weight_buffer28_ce0;
reg weight_buffer28_we0;
reg[11:0] weight_buffer29_address0;
reg weight_buffer29_ce0;
reg weight_buffer29_we0;
reg[11:0] weight_buffer30_address0;
reg weight_buffer30_ce0;
reg weight_buffer30_we0;
reg[11:0] weight_buffer31_address0;
reg weight_buffer31_ce0;
reg weight_buffer31_we0;
reg[11:0] weight_buffer32_address0;
reg weight_buffer32_ce0;
reg weight_buffer32_we0;
reg[11:0] weight_buffer33_address0;
reg weight_buffer33_ce0;
reg weight_buffer33_we0;
reg[11:0] weight_buffer34_address0;
reg weight_buffer34_ce0;
reg weight_buffer34_we0;
reg[11:0] weight_buffer35_address0;
reg weight_buffer35_ce0;
reg weight_buffer35_we0;
reg[11:0] weight_buffer36_address0;
reg weight_buffer36_ce0;
reg weight_buffer36_we0;
reg[11:0] weight_buffer37_address0;
reg weight_buffer37_ce0;
reg weight_buffer37_we0;
reg[11:0] weight_buffer38_address0;
reg weight_buffer38_ce0;
reg weight_buffer38_we0;
reg[11:0] weight_buffer39_address0;
reg weight_buffer39_ce0;
reg weight_buffer39_we0;
reg[11:0] weight_buffer40_address0;
reg weight_buffer40_ce0;
reg weight_buffer40_we0;
reg[11:0] weight_buffer41_address0;
reg weight_buffer41_ce0;
reg weight_buffer41_we0;
reg[11:0] weight_buffer42_address0;
reg weight_buffer42_ce0;
reg weight_buffer42_we0;
reg[11:0] weight_buffer43_address0;
reg weight_buffer43_ce0;
reg weight_buffer43_we0;
reg[11:0] weight_buffer44_address0;
reg weight_buffer44_ce0;
reg weight_buffer44_we0;
reg[11:0] weight_buffer45_address0;
reg weight_buffer45_ce0;
reg weight_buffer45_we0;
reg[11:0] weight_buffer46_address0;
reg weight_buffer46_ce0;
reg weight_buffer46_we0;
reg[11:0] weight_buffer47_address0;
reg weight_buffer47_ce0;
reg weight_buffer47_we0;
reg[11:0] weight_buffer48_address0;
reg weight_buffer48_ce0;
reg weight_buffer48_we0;
reg[11:0] weight_buffer49_address0;
reg weight_buffer49_ce0;
reg weight_buffer49_we0;
reg[11:0] weight_buffer50_address0;
reg weight_buffer50_ce0;
reg weight_buffer50_we0;
reg[11:0] weight_buffer51_address0;
reg weight_buffer51_ce0;
reg weight_buffer51_we0;
reg[11:0] weight_buffer52_address0;
reg weight_buffer52_ce0;
reg weight_buffer52_we0;
reg[11:0] weight_buffer53_address0;
reg weight_buffer53_ce0;
reg weight_buffer53_we0;
reg[11:0] weight_buffer54_address0;
reg weight_buffer54_ce0;
reg weight_buffer54_we0;
reg[11:0] weight_buffer55_address0;
reg weight_buffer55_ce0;
reg weight_buffer55_we0;
reg[11:0] weight_buffer56_address0;
reg weight_buffer56_ce0;
reg weight_buffer56_we0;
reg[11:0] weight_buffer57_address0;
reg weight_buffer57_ce0;
reg weight_buffer57_we0;
reg[11:0] weight_buffer58_address0;
reg weight_buffer58_ce0;
reg weight_buffer58_we0;
reg[11:0] weight_buffer59_address0;
reg weight_buffer59_ce0;
reg weight_buffer59_we0;
reg[11:0] weight_buffer60_address0;
reg weight_buffer60_ce0;
reg weight_buffer60_we0;
reg[11:0] weight_buffer61_address0;
reg weight_buffer61_ce0;
reg weight_buffer61_we0;
reg[11:0] weight_buffer62_address0;
reg weight_buffer62_ce0;
reg weight_buffer62_we0;
reg[11:0] weight_buffer63_address0;
reg weight_buffer63_ce0;
reg weight_buffer63_we0;
reg[11:0] weight_buffer64_address0;
reg weight_buffer64_ce0;
reg weight_buffer64_we0;
reg[11:0] weight_buffer65_address0;
reg weight_buffer65_ce0;
reg weight_buffer65_we0;
reg[11:0] weight_buffer66_address0;
reg weight_buffer66_ce0;
reg weight_buffer66_we0;
reg[11:0] weight_buffer67_address0;
reg weight_buffer67_ce0;
reg weight_buffer67_we0;
reg[11:0] weight_buffer68_address0;
reg weight_buffer68_ce0;
reg weight_buffer68_we0;
reg[11:0] weight_buffer69_address0;
reg weight_buffer69_ce0;
reg weight_buffer69_we0;
reg[11:0] weight_buffer70_address0;
reg weight_buffer70_ce0;
reg weight_buffer70_we0;
reg weights_stream_0_0_0_0_write;
reg weights_stream_0_0_0_071_write;
reg weights_stream_0_0_0_072_write;
reg weights_stream_0_0_0_073_write;
reg weights_stream_0_0_0_074_write;
reg weights_stream_0_0_0_075_write;
reg weights_stream_0_0_0_076_write;
reg weights_stream_0_0_0_077_write;
reg weights_stream_0_0_0_078_write;
reg weights_stream_0_0_0_079_write;
reg weights_stream_0_0_0_080_write;
reg weights_stream_0_0_0_081_write;
reg weights_stream_0_0_0_082_write;
reg weights_stream_0_0_0_083_write;
reg weights_stream_0_0_0_084_write;
reg weights_stream_0_0_0_085_write;
reg weights_stream_0_0_0_086_write;
reg weights_stream_0_0_0_087_write;
reg weights_stream_0_0_0_088_write;
reg weights_stream_0_0_0_089_write;
reg weights_stream_0_0_0_090_write;
reg weights_stream_0_0_0_091_write;
reg weights_stream_0_0_0_092_write;
reg weights_stream_0_0_0_093_write;
reg weights_stream_0_0_0_094_write;
reg weights_stream_0_0_0_095_write;
reg weights_stream_0_0_0_096_write;
reg weights_stream_0_0_0_097_write;
reg weights_stream_0_0_0_098_write;
reg weights_stream_0_0_0_099_write;
reg weights_stream_0_0_0_0100_write;
reg weights_stream_0_0_0_0101_write;
reg[10:0] iact_buffer_address0;
reg iact_buffer_ce0;
reg iact_buffer_we0;
reg[31:0] iact_buffer_d0;
reg iact_buffer_ce1;
reg iact_buffer_we1;
reg iacts_stream64_write;
reg X_c_write;
reg Wt_Y_c_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [28:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ifc6_blk_n_AR;
wire    ap_CS_fsm_state10;
reg    ifc6_blk_n_R;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state22;
reg    X_c_blk_n;
reg    Wt_Y_c_blk_n;
wire  signed [31:0] mul_ln19_fu_989_p2;
reg  signed [31:0] mul_ln19_reg_1961;
reg   [0:0] tmp_reg_1966;
wire   [31:0] block_count_fu_1059_p3;
reg   [31:0] block_count_reg_1972;
wire    ap_CS_fsm_state2;
wire   [67:0] bound_fu_1073_p2;
reg   [67:0] bound_reg_1977;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire   [31:0] mul_ln151_fu_1079_p2;
reg   [31:0] mul_ln151_reg_2022;
wire    ap_CS_fsm_state5;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_ap_return;
wire  signed [31:0] add_ln32_fu_1084_p2;
reg  signed [31:0] add_ln32_reg_2029;
reg   [0:0] tmp_72_reg_2034;
wire   [27:0] block_num_x_fu_1143_p3;
reg   [27:0] block_num_x_reg_2040;
wire   [27:0] select_ln32_1_fu_1199_p3;
reg   [27:0] select_ln32_1_reg_2045;
wire    ap_CS_fsm_state7;
wire   [26:0] trunc_ln168_fu_1206_p1;
reg   [26:0] trunc_ln168_reg_2051;
wire   [27:0] iact_count_fu_1210_p2;
reg   [27:0] iact_count_reg_2056;
wire    ap_CS_fsm_state8;
wire   [26:0] trunc_ln152_fu_1216_p1;
reg   [26:0] trunc_ln152_reg_2063;
wire   [31:0] sub_ln168_fu_1238_p2;
reg   [31:0] sub_ln168_reg_2068;
wire   [31:0] sub_ln152_fu_1262_p2;
reg   [31:0] sub_ln152_reg_2073;
wire    ap_CS_fsm_state9;
wire   [30:0] mul256_fu_1279_p2;
reg   [30:0] mul256_reg_2078;
wire   [10:0] trunc_ln168_1_fu_1308_p1;
reg   [10:0] trunc_ln168_1_reg_2087;
reg   [59:0] trunc_ln4_reg_2092;
reg   [59:0] trunc_ln225_1_reg_2103;
reg   [59:0] trunc_ln225_2_reg_2114;
reg   [59:0] trunc_ln225_3_reg_2125;
reg   [59:0] trunc_ln225_4_reg_2136;
reg   [59:0] trunc_ln225_5_reg_2141;
reg   [127:0] ifc6_addr_read_reg_2158;
reg   [127:0] ifc6_addr_1_read_reg_2168;
reg   [127:0] ifc6_addr_2_read_reg_2177;
reg   [127:0] ifc6_addr_3_read_reg_2185;
wire  signed [31:0] residual_fu_1542_p2;
reg  signed [31:0] residual_reg_2192;
reg   [0:0] tmp_73_reg_2199;
wire   [0:0] icmp_fu_1564_p2;
reg   [0:0] icmp_reg_2206;
wire   [0:0] icmp12444_fu_1580_p2;
reg   [0:0] icmp12444_reg_2212;
wire   [0:0] icmp12447_fu_1596_p2;
reg   [0:0] icmp12447_reg_2218;
reg   [127:0] ifc6_addr_4_read_reg_2224;
wire   [27:0] tmp_75_fu_1627_p4;
reg   [27:0] tmp_75_reg_2230;
wire   [27:0] sub_ln166_1_fu_1644_p2;
reg   [27:0] sub_ln166_1_reg_2235;
wire   [0:0] cmp261_3_fu_1650_p2;
reg   [0:0] cmp261_3_reg_2240;
wire   [0:0] cmp261_5_fu_1655_p2;
reg   [0:0] cmp261_5_reg_2246;
reg   [127:0] ifc6_addr_5_read_reg_2251;
wire   [31:0] add_ln168_1_fu_1676_p2;
reg   [31:0] add_ln168_1_reg_2256;
wire    ap_CS_fsm_state23;
wire   [63:0] mul_ln166_1_fu_1744_p2;
reg   [63:0] mul_ln166_1_reg_2261;
wire   [767:0] payload254_04_fu_1838_p3;
reg   [767:0] payload254_04_reg_2266;
wire   [28:0] block_num_y_fu_1911_p3;
reg   [28:0] block_num_y_reg_2271;
wire   [27:0] trunc_ln184_fu_1919_p1;
reg   [27:0] trunc_ln184_reg_2276;
wire   [32:0] tmp_6_fu_1923_p3;
reg   [32:0] tmp_6_reg_2281;
wire    ap_CS_fsm_state24;
wire   [60:0] mul_ln184_fu_1937_p2;
reg   [60:0] mul_ln184_reg_2286;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_ap_start;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_ap_done;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_ap_idle;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_ap_ready;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_AWVALID;
wire   [63:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_AWADDR;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_AWID;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_AWLEN;
wire   [2:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_AWSIZE;
wire   [1:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_AWBURST;
wire   [1:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_AWLOCK;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_AWCACHE;
wire   [2:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_AWPROT;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_AWQOS;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_AWREGION;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_AWUSER;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_WVALID;
wire   [127:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_WDATA;
wire   [15:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_WSTRB;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_WLAST;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_WID;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_WUSER;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_ARVALID;
wire   [63:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_ARADDR;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_ARID;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_ARLEN;
wire   [2:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_ARSIZE;
wire   [1:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_ARBURST;
wire   [1:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_ARLOCK;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_ARCACHE;
wire   [2:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_ARPROT;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_ARQOS;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_ARREGION;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_ARUSER;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_RREADY;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_BREADY;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_AWVALID;
wire   [63:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_AWADDR;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_AWID;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_AWLEN;
wire   [2:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_AWSIZE;
wire   [1:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_AWBURST;
wire   [1:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_AWLOCK;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_AWCACHE;
wire   [2:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_AWPROT;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_AWQOS;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_AWREGION;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_AWUSER;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_WVALID;
wire   [127:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_WDATA;
wire   [15:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_WSTRB;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_WLAST;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_WID;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_WUSER;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_ARVALID;
wire   [63:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_ARADDR;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_ARID;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_ARLEN;
wire   [2:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_ARSIZE;
wire   [1:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_ARBURST;
wire   [1:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_ARLOCK;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_ARCACHE;
wire   [2:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_ARPROT;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_ARQOS;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_ARREGION;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_ARUSER;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_RREADY;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_BREADY;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_AWVALID;
wire   [63:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_AWADDR;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_AWID;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_AWLEN;
wire   [2:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_AWSIZE;
wire   [1:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_AWBURST;
wire   [1:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_AWLOCK;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_AWCACHE;
wire   [2:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_AWPROT;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_AWQOS;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_AWREGION;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_AWUSER;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_WVALID;
wire   [127:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_WDATA;
wire   [15:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_WSTRB;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_WLAST;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_WID;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_WUSER;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_ARVALID;
wire   [63:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_ARADDR;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_ARID;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_ARLEN;
wire   [2:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_ARSIZE;
wire   [1:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_ARBURST;
wire   [1:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_ARLOCK;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_ARCACHE;
wire   [2:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_ARPROT;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_ARQOS;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_ARREGION;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_ARUSER;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_RREADY;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_BREADY;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_AWVALID;
wire   [63:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_AWADDR;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_AWID;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_AWLEN;
wire   [2:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_AWSIZE;
wire   [1:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_AWBURST;
wire   [1:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_AWLOCK;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_AWCACHE;
wire   [2:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_AWPROT;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_AWQOS;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_AWREGION;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_AWUSER;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_WVALID;
wire   [127:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_WDATA;
wire   [15:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_WSTRB;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_WLAST;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_WID;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_WUSER;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_ARVALID;
wire   [63:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_ARADDR;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_ARID;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_ARLEN;
wire   [2:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_ARSIZE;
wire   [1:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_ARBURST;
wire   [1:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_ARLOCK;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_ARCACHE;
wire   [2:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_ARPROT;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_ARQOS;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_ARREGION;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_ARUSER;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_RREADY;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_BREADY;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_AWVALID;
wire   [63:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_AWADDR;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_AWID;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_AWLEN;
wire   [2:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_AWSIZE;
wire   [1:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_AWBURST;
wire   [1:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_AWLOCK;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_AWCACHE;
wire   [2:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_AWPROT;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_AWQOS;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_AWREGION;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_AWUSER;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_WVALID;
wire   [127:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_WDATA;
wire   [15:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_WSTRB;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_WLAST;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_WID;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_WUSER;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_ARVALID;
wire   [63:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_ARADDR;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_ARID;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_ARLEN;
wire   [2:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_ARSIZE;
wire   [1:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_ARBURST;
wire   [1:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_ARLOCK;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_ARCACHE;
wire   [2:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_ARPROT;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_ARQOS;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_ARREGION;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_ARUSER;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_RREADY;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_BREADY;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_AWVALID;
wire   [63:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_AWADDR;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_AWID;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_AWLEN;
wire   [2:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_AWSIZE;
wire   [1:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_AWBURST;
wire   [1:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_AWLOCK;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_AWCACHE;
wire   [2:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_AWPROT;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_AWQOS;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_AWREGION;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_AWUSER;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_WVALID;
wire   [127:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_WDATA;
wire   [15:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_WSTRB;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_WLAST;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_WID;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_WUSER;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_ARVALID;
wire   [63:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_ARADDR;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_ARID;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_ARLEN;
wire   [2:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_ARSIZE;
wire   [1:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_ARBURST;
wire   [1:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_ARLOCK;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_ARCACHE;
wire   [2:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_ARPROT;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_ARQOS;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_ARREGION;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_ARUSER;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_RREADY;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_BREADY;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer1_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer1_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer1_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer1_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer2_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer2_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer2_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer2_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer3_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer3_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer3_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer3_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer4_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer4_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer4_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer4_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer5_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer5_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer5_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer5_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer6_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer6_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer6_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer6_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer7_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer7_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer7_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer7_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer8_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer8_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer8_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer8_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer9_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer9_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer9_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer9_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer10_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer10_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer10_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer10_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer11_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer11_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer11_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer11_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer12_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer12_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer12_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer12_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer13_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer13_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer13_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer13_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer14_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer14_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer14_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer14_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer15_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer15_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer15_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer15_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer16_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer16_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer16_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer16_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer17_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer17_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer17_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer17_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer18_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer18_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer18_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer18_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer19_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer19_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer19_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer19_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer20_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer20_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer20_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer20_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer21_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer21_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer21_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer21_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer22_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer22_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer22_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer22_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer23_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer23_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer23_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer23_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer24_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer24_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer24_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer24_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer25_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer25_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer25_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer25_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer26_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer26_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer26_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer26_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer27_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer27_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer27_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer27_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer28_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer28_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer28_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer28_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer29_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer29_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer29_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer29_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer30_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer30_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer30_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer30_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer31_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer31_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer31_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer31_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer32_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer32_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer32_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer32_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer33_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer33_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer33_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer33_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer34_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer34_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer34_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer34_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer35_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer35_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer35_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer35_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer36_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer36_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer36_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer36_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer37_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer37_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer37_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer37_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer38_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer38_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer38_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer38_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer39_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer39_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer39_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer39_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer40_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer40_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer40_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer40_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer41_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer41_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer41_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer41_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer42_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer42_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer42_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer42_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer43_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer43_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer43_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer43_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer44_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer44_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer44_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer44_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer45_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer45_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer45_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer45_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer46_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer46_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer46_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer46_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer47_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer47_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer47_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer47_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer48_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer48_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer48_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer48_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer49_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer49_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer49_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer49_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer50_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer50_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer50_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer50_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer51_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer51_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer51_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer51_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer52_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer52_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer52_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer52_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer53_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer53_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer53_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer53_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer54_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer54_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer54_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer54_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer55_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer55_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer55_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer55_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer56_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer56_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer56_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer56_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer57_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer57_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer57_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer57_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer58_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer58_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer58_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer58_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer59_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer59_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer59_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer59_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer60_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer60_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer60_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer60_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer61_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer61_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer61_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer61_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer62_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer62_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer62_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer62_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer63_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer63_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer63_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer63_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer64_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer64_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer64_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer64_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer65_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer65_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer65_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer65_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer66_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer66_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer66_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer66_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer67_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer67_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer67_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer67_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer68_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer68_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer68_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer68_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer69_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer69_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer69_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer69_d0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer70_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer70_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer70_we0;
wire   [287:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer70_d0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_ap_start;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_ap_done;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_ap_idle;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_ap_ready;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_AWVALID;
wire   [63:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_AWADDR;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_AWID;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_AWLEN;
wire   [2:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_AWSIZE;
wire   [1:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_AWBURST;
wire   [1:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_AWLOCK;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_AWCACHE;
wire   [2:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_AWPROT;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_AWQOS;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_AWREGION;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_AWUSER;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_WVALID;
wire   [127:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_WDATA;
wire   [15:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_WSTRB;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_WLAST;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_WID;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_WUSER;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_ARVALID;
wire   [63:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_ARADDR;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_ARID;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_ARLEN;
wire   [2:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_ARSIZE;
wire   [1:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_ARBURST;
wire   [1:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_ARLOCK;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_ARCACHE;
wire   [2:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_ARPROT;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_ARQOS;
wire   [3:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_ARREGION;
wire   [0:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_ARUSER;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_RREADY;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_BREADY;
wire   [10:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_iact_buffer_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_iact_buffer_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_iact_buffer_we0;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_iact_buffer_d0;
wire   [10:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_iact_buffer_address1;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_iact_buffer_ce1;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_iact_buffer_we1;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_iact_buffer_d1;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13_fu_757_ap_start;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13_fu_757_ap_done;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13_fu_757_ap_idle;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13_fu_757_ap_ready;
wire   [10:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13_fu_757_iact_buffer_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13_fu_757_iact_buffer_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13_fu_757_iact_buffer_we0;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13_fu_757_iact_buffer_d0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_ap_start;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_ap_done;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_ap_idle;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_ap_ready;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_0100_din;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_0100_write;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_099_din;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_099_write;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_098_din;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_098_write;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_097_din;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_097_write;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_096_din;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_096_write;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_095_din;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_095_write;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_094_din;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_094_write;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_093_din;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_093_write;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_092_din;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_092_write;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_091_din;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_091_write;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_090_din;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_090_write;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_089_din;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_089_write;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_088_din;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_088_write;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_087_din;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_087_write;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_086_din;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_086_write;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_085_din;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_085_write;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_084_din;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_084_write;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_083_din;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_083_write;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_082_din;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_082_write;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_081_din;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_081_write;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_080_din;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_080_write;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_079_din;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_079_write;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_078_din;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_078_write;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_077_din;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_077_write;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_076_din;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_076_write;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_075_din;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_075_write;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_074_din;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_074_write;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_073_din;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_073_write;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_072_din;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_072_write;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_071_din;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_071_write;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_0_din;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_0_write;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_0101_din;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_0101_write;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer1_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer1_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer2_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer2_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer3_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer3_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer4_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer4_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer5_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer5_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer6_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer6_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer7_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer7_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer8_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer8_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer9_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer9_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer10_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer10_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer11_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer11_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer12_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer12_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer13_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer13_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer14_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer14_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer15_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer15_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer16_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer16_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer17_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer17_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer18_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer18_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer19_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer19_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer20_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer20_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer21_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer21_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer22_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer22_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer23_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer23_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer24_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer24_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer25_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer25_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer26_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer26_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer27_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer27_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer28_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer28_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer29_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer29_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer30_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer30_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer31_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer31_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer32_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer32_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer33_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer33_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer34_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer34_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer35_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer35_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer36_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer36_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer37_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer37_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer38_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer38_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer39_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer39_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer40_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer40_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer41_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer41_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer42_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer42_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer43_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer43_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer44_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer44_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer45_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer45_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer46_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer46_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer47_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer47_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer48_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer48_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer49_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer49_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer50_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer50_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer51_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer51_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer52_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer52_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer53_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer53_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer54_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer54_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer55_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer55_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer56_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer56_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer57_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer57_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer58_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer58_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer59_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer59_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer60_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer60_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer61_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer61_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer62_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer62_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer63_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer63_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer64_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer64_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer65_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer65_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer66_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer66_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer67_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer67_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer68_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer68_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer69_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer69_ce0;
wire   [11:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer70_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer70_ce0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_216_18_fu_980_ap_start;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_216_18_fu_980_ap_done;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_216_18_fu_980_ap_idle;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_216_18_fu_980_ap_ready;
wire   [31:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_216_18_fu_980_iacts_stream64_din;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_216_18_fu_980_iacts_stream64_write;
wire   [10:0] grp_ReadFromMem_Pipeline_VITIS_LOOP_216_18_fu_980_iact_buffer_address0;
wire    grp_ReadFromMem_Pipeline_VITIS_LOOP_216_18_fu_980_iact_buffer_ce0;
reg    grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_ap_start_reg;
reg    grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_ap_start_reg;
reg    grp_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13_fu_757_ap_start_reg;
reg    grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_ap_start_reg;
reg   [28:0] ap_NS_fsm;
wire    ap_NS_fsm_state25;
wire    ap_CS_fsm_state26;
reg    grp_ReadFromMem_Pipeline_VITIS_LOOP_216_18_fu_980_ap_start_reg;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire  signed [63:0] sext_ln225_fu_1344_p1;
wire  signed [63:0] sext_ln225_1_fu_1386_p1;
wire  signed [63:0] sext_ln225_2_fu_1428_p1;
wire  signed [63:0] sext_ln225_3_fu_1492_p1;
wire  signed [63:0] sext_ln225_4_fu_1522_p1;
wire  signed [63:0] sext_ln225_5_fu_1532_p1;
reg    ap_block_state1;
wire   [33:0] mul_ln19_1_fu_1006_p1;
wire   [64:0] mul_ln19_1_fu_1006_p2;
wire   [64:0] sub_ln19_fu_1012_p2;
wire   [22:0] tmp_70_fu_1018_p4;
wire   [22:0] tmp_71_fu_1032_p4;
wire  signed [31:0] sext_ln19_1_fu_1028_p1;
wire  signed [31:0] sext_ln19_2_fu_1042_p1;
wire   [31:0] select_ln19_fu_1046_p3;
wire   [31:0] sub_ln19_1_fu_1053_p2;
wire  signed [63:0] cast_cast_fu_1066_p1;
wire   [63:0] bound_fu_1073_p0;
wire   [4:0] bound_fu_1073_p1;
wire  signed [31:0] tmp_79_fu_1098_p1;
wire  signed [31:0] sub_ln184_fu_1105_p1;
wire   [31:0] sub_ln184_fu_1105_p2;
wire   [26:0] trunc_ln184_1_fu_1110_p4;
wire   [27:0] zext_ln184_fu_1120_p1;
wire  signed [31:0] trunc_ln184_2_fu_1130_p1;
wire   [26:0] trunc_ln184_2_fu_1130_p4;
wire   [0:0] tmp_79_fu_1098_p3;
wire   [27:0] sub_ln184_1_fu_1124_p2;
wire   [27:0] zext_ln184_1_fu_1139_p1;
wire   [33:0] mul_ln32_fu_1154_p1;
wire   [64:0] mul_ln32_fu_1154_p2;
wire   [64:0] sub_ln32_fu_1160_p2;
wire   [27:0] tmp_11_cast_fu_1166_p4;
wire   [27:0] tmp_12_cast_fu_1176_p4;
wire   [27:0] select_ln32_fu_1186_p3;
wire   [27:0] sub_ln32_1_fu_1193_p2;
wire   [30:0] shl_ln168_1_fu_1227_p3;
wire  signed [31:0] sext_ln168_fu_1234_p1;
wire   [31:0] shl_ln3_fu_1220_p3;
wire  signed [30:0] shl_ln152_1_fu_1251_p3;
wire   [31:0] shl_ln_fu_1244_p3;
wire  signed [31:0] sext_ln152_fu_1258_p1;
wire   [28:0] p_shl2_fu_1268_p3;
wire  signed [30:0] p_shl75_cast_fu_1275_p1;
wire   [30:0] addr_offset_1_fu_1285_p2;
wire   [34:0] tmp_s_fu_1291_p3;
wire  signed [63:0] p_cast_fu_1299_p1;
wire   [63:0] empty_259_fu_1303_p2;
wire   [30:0] add262_1_fu_1322_p2;
wire   [34:0] tmp_1_fu_1327_p3;
wire  signed [63:0] p_cast3675_fu_1335_p1;
wire   [63:0] empty_260_fu_1339_p2;
wire   [30:0] add262_2_fu_1364_p2;
wire   [34:0] tmp_2_fu_1369_p3;
wire  signed [63:0] p_cast3676_fu_1377_p1;
wire   [63:0] empty_261_fu_1381_p2;
wire   [30:0] add262_3_fu_1406_p2;
wire   [34:0] tmp_3_fu_1411_p3;
wire  signed [63:0] p_cast3677_fu_1419_p1;
wire   [63:0] empty_262_fu_1423_p2;
wire   [30:0] add262_4_fu_1448_p2;
wire   [34:0] tmp_4_fu_1453_p3;
wire  signed [63:0] p_cast3678_fu_1461_p1;
wire   [30:0] add262_5_fu_1470_p2;
wire   [34:0] tmp_5_fu_1475_p3;
wire  signed [63:0] p_cast3679_fu_1483_p1;
wire   [63:0] empty_263_fu_1465_p2;
wire   [63:0] empty_264_fu_1487_p2;
wire   [29:0] tmp_76_fu_1554_p4;
wire   [28:0] tmp_77_fu_1570_p4;
wire   [27:0] tmp_78_fu_1586_p4;
wire   [33:0] mul_ln166_fu_1605_p1;
wire   [64:0] mul_ln166_fu_1605_p2;
wire   [64:0] sub_ln166_fu_1611_p2;
wire   [27:0] tmp_74_fu_1617_p4;
wire   [27:0] select_ln166_fu_1637_p3;
wire   [27:0] select_ln166_1_fu_1660_p3;
wire   [31:0] add_ln168_fu_1671_p2;
wire   [127:0] select_ln173_fu_1682_p3;
wire   [0:0] sel_tmp1_fu_1692_p2;
wire   [0:0] sel_tmp6_fu_1702_p2;
wire   [0:0] sel_tmp13_fu_1712_p2;
wire   [0:0] sel_tmp22_fu_1722_p2;
wire   [27:0] remaining_cycle_fu_1665_p2;
wire  signed [31:0] sext_ln166_1_fu_1732_p1;
wire   [31:0] mul_ln166_1_fu_1744_p0;
wire   [31:0] mul_ln166_1_fu_1744_p1;
wire   [255:0] p_Result_s_fu_1751_p3;
wire   [383:0] p_Result_1_fu_1761_p4;
wire   [511:0] p_Result_2_fu_1772_p5;
wire   [639:0] p_Result_3_fu_1784_p6;
wire   [767:0] zext_ln414_fu_1688_p1;
wire   [767:0] p_Result_4_fu_1797_p7;
wire   [0:0] sel_tmp2_fu_1697_p2;
wire   [767:0] zext_ln414_1_fu_1757_p1;
wire   [767:0] sel_tmp_fu_1807_p3;
wire   [0:0] sel_tmp7_fu_1707_p2;
wire   [767:0] zext_ln414_2_fu_1768_p1;
wire   [767:0] sel_tmp3_fu_1814_p3;
wire   [0:0] sel_tmp14_fu_1717_p2;
wire   [767:0] zext_ln414_3_fu_1780_p1;
wire   [767:0] sel_tmp8_fu_1822_p3;
wire   [0:0] sel_tmp23_fu_1727_p2;
wire   [767:0] zext_ln414_4_fu_1793_p1;
wire   [767:0] sel_tmp15_fu_1830_p3;
wire   [33:0] mul_ln185_fu_1850_p1;
wire   [64:0] mul_ln185_fu_1850_p2;
wire  signed [31:0] tmp_80_fu_1862_p1;
wire   [64:0] sub_ln185_fu_1856_p2;
wire   [27:0] tmp_81_fu_1869_p4;
wire   [27:0] tmp_82_fu_1883_p4;
wire   [0:0] tmp_80_fu_1862_p3;
wire  signed [28:0] sext_ln185_1_fu_1879_p1;
wire  signed [28:0] sext_ln185_2_fu_1893_p1;
wire   [28:0] select_ln185_fu_1897_p3;
wire   [28:0] sub_ln185_1_fu_1905_p2;
wire   [27:0] mul_ln184_fu_1937_p0;
wire   [32:0] mul_ln184_fu_1937_p1;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
reg    ap_ST_fsm_state29_blk;
wire   [67:0] bound_fu_1073_p00;
wire   [63:0] mul_ln166_1_fu_1744_p00;
wire   [63:0] mul_ln166_1_fu_1744_p10;
wire   [60:0] mul_ln184_fu_1937_p00;
wire   [60:0] mul_ln184_fu_1937_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 29'd1;
#0 grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_ap_start_reg = 1'b0;
#0 grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_ap_start_reg = 1'b0;
#0 grp_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13_fu_757_ap_start_reg = 1'b0;
#0 grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_ap_start_reg = 1'b0;
#0 grp_ReadFromMem_Pipeline_VITIS_LOOP_216_18_fu_980_ap_start_reg = 1'b0;
end

LINEAR_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2 grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_ap_start),
    .ap_done(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_ap_done),
    .ap_idle(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_ap_idle),
    .ap_ready(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_ap_ready),
    .m_axi_ifc1_AWVALID(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_AWVALID),
    .m_axi_ifc1_AWREADY(1'b0),
    .m_axi_ifc1_AWADDR(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_AWADDR),
    .m_axi_ifc1_AWID(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_AWID),
    .m_axi_ifc1_AWLEN(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_AWLEN),
    .m_axi_ifc1_AWSIZE(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_AWSIZE),
    .m_axi_ifc1_AWBURST(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_AWBURST),
    .m_axi_ifc1_AWLOCK(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_AWLOCK),
    .m_axi_ifc1_AWCACHE(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_AWCACHE),
    .m_axi_ifc1_AWPROT(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_AWPROT),
    .m_axi_ifc1_AWQOS(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_AWQOS),
    .m_axi_ifc1_AWREGION(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_AWREGION),
    .m_axi_ifc1_AWUSER(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_AWUSER),
    .m_axi_ifc1_WVALID(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_WVALID),
    .m_axi_ifc1_WREADY(1'b0),
    .m_axi_ifc1_WDATA(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_WDATA),
    .m_axi_ifc1_WSTRB(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_WSTRB),
    .m_axi_ifc1_WLAST(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_WLAST),
    .m_axi_ifc1_WID(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_WID),
    .m_axi_ifc1_WUSER(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_WUSER),
    .m_axi_ifc1_ARVALID(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_ARVALID),
    .m_axi_ifc1_ARREADY(m_axi_ifc1_ARREADY),
    .m_axi_ifc1_ARADDR(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_ARADDR),
    .m_axi_ifc1_ARID(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_ARID),
    .m_axi_ifc1_ARLEN(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_ARLEN),
    .m_axi_ifc1_ARSIZE(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_ARSIZE),
    .m_axi_ifc1_ARBURST(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_ARBURST),
    .m_axi_ifc1_ARLOCK(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_ARLOCK),
    .m_axi_ifc1_ARCACHE(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_ARCACHE),
    .m_axi_ifc1_ARPROT(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_ARPROT),
    .m_axi_ifc1_ARQOS(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_ARQOS),
    .m_axi_ifc1_ARREGION(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_ARREGION),
    .m_axi_ifc1_ARUSER(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_ARUSER),
    .m_axi_ifc1_RVALID(m_axi_ifc1_RVALID),
    .m_axi_ifc1_RREADY(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_RREADY),
    .m_axi_ifc1_RDATA(m_axi_ifc1_RDATA),
    .m_axi_ifc1_RLAST(m_axi_ifc1_RLAST),
    .m_axi_ifc1_RID(m_axi_ifc1_RID),
    .m_axi_ifc1_RUSER(m_axi_ifc1_RUSER),
    .m_axi_ifc1_RRESP(m_axi_ifc1_RRESP),
    .m_axi_ifc1_BVALID(1'b0),
    .m_axi_ifc1_BREADY(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_BREADY),
    .m_axi_ifc1_BRESP(2'd0),
    .m_axi_ifc1_BID(1'd0),
    .m_axi_ifc1_BUSER(1'd0),
    .m_axi_ifc2_AWVALID(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_AWVALID),
    .m_axi_ifc2_AWREADY(1'b0),
    .m_axi_ifc2_AWADDR(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_AWADDR),
    .m_axi_ifc2_AWID(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_AWID),
    .m_axi_ifc2_AWLEN(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_AWLEN),
    .m_axi_ifc2_AWSIZE(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_AWSIZE),
    .m_axi_ifc2_AWBURST(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_AWBURST),
    .m_axi_ifc2_AWLOCK(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_AWLOCK),
    .m_axi_ifc2_AWCACHE(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_AWCACHE),
    .m_axi_ifc2_AWPROT(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_AWPROT),
    .m_axi_ifc2_AWQOS(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_AWQOS),
    .m_axi_ifc2_AWREGION(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_AWREGION),
    .m_axi_ifc2_AWUSER(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_AWUSER),
    .m_axi_ifc2_WVALID(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_WVALID),
    .m_axi_ifc2_WREADY(1'b0),
    .m_axi_ifc2_WDATA(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_WDATA),
    .m_axi_ifc2_WSTRB(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_WSTRB),
    .m_axi_ifc2_WLAST(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_WLAST),
    .m_axi_ifc2_WID(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_WID),
    .m_axi_ifc2_WUSER(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_WUSER),
    .m_axi_ifc2_ARVALID(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_ARVALID),
    .m_axi_ifc2_ARREADY(m_axi_ifc2_ARREADY),
    .m_axi_ifc2_ARADDR(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_ARADDR),
    .m_axi_ifc2_ARID(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_ARID),
    .m_axi_ifc2_ARLEN(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_ARLEN),
    .m_axi_ifc2_ARSIZE(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_ARSIZE),
    .m_axi_ifc2_ARBURST(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_ARBURST),
    .m_axi_ifc2_ARLOCK(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_ARLOCK),
    .m_axi_ifc2_ARCACHE(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_ARCACHE),
    .m_axi_ifc2_ARPROT(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_ARPROT),
    .m_axi_ifc2_ARQOS(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_ARQOS),
    .m_axi_ifc2_ARREGION(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_ARREGION),
    .m_axi_ifc2_ARUSER(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_ARUSER),
    .m_axi_ifc2_RVALID(m_axi_ifc2_RVALID),
    .m_axi_ifc2_RREADY(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_RREADY),
    .m_axi_ifc2_RDATA(m_axi_ifc2_RDATA),
    .m_axi_ifc2_RLAST(m_axi_ifc2_RLAST),
    .m_axi_ifc2_RID(m_axi_ifc2_RID),
    .m_axi_ifc2_RUSER(m_axi_ifc2_RUSER),
    .m_axi_ifc2_RRESP(m_axi_ifc2_RRESP),
    .m_axi_ifc2_BVALID(1'b0),
    .m_axi_ifc2_BREADY(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_BREADY),
    .m_axi_ifc2_BRESP(2'd0),
    .m_axi_ifc2_BID(1'd0),
    .m_axi_ifc2_BUSER(1'd0),
    .m_axi_ifc3_AWVALID(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_AWVALID),
    .m_axi_ifc3_AWREADY(1'b0),
    .m_axi_ifc3_AWADDR(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_AWADDR),
    .m_axi_ifc3_AWID(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_AWID),
    .m_axi_ifc3_AWLEN(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_AWLEN),
    .m_axi_ifc3_AWSIZE(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_AWSIZE),
    .m_axi_ifc3_AWBURST(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_AWBURST),
    .m_axi_ifc3_AWLOCK(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_AWLOCK),
    .m_axi_ifc3_AWCACHE(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_AWCACHE),
    .m_axi_ifc3_AWPROT(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_AWPROT),
    .m_axi_ifc3_AWQOS(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_AWQOS),
    .m_axi_ifc3_AWREGION(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_AWREGION),
    .m_axi_ifc3_AWUSER(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_AWUSER),
    .m_axi_ifc3_WVALID(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_WVALID),
    .m_axi_ifc3_WREADY(1'b0),
    .m_axi_ifc3_WDATA(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_WDATA),
    .m_axi_ifc3_WSTRB(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_WSTRB),
    .m_axi_ifc3_WLAST(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_WLAST),
    .m_axi_ifc3_WID(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_WID),
    .m_axi_ifc3_WUSER(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_WUSER),
    .m_axi_ifc3_ARVALID(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_ARVALID),
    .m_axi_ifc3_ARREADY(m_axi_ifc3_ARREADY),
    .m_axi_ifc3_ARADDR(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_ARADDR),
    .m_axi_ifc3_ARID(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_ARID),
    .m_axi_ifc3_ARLEN(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_ARLEN),
    .m_axi_ifc3_ARSIZE(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_ARSIZE),
    .m_axi_ifc3_ARBURST(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_ARBURST),
    .m_axi_ifc3_ARLOCK(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_ARLOCK),
    .m_axi_ifc3_ARCACHE(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_ARCACHE),
    .m_axi_ifc3_ARPROT(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_ARPROT),
    .m_axi_ifc3_ARQOS(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_ARQOS),
    .m_axi_ifc3_ARREGION(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_ARREGION),
    .m_axi_ifc3_ARUSER(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_ARUSER),
    .m_axi_ifc3_RVALID(m_axi_ifc3_RVALID),
    .m_axi_ifc3_RREADY(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_RREADY),
    .m_axi_ifc3_RDATA(m_axi_ifc3_RDATA),
    .m_axi_ifc3_RLAST(m_axi_ifc3_RLAST),
    .m_axi_ifc3_RID(m_axi_ifc3_RID),
    .m_axi_ifc3_RUSER(m_axi_ifc3_RUSER),
    .m_axi_ifc3_RRESP(m_axi_ifc3_RRESP),
    .m_axi_ifc3_BVALID(1'b0),
    .m_axi_ifc3_BREADY(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_BREADY),
    .m_axi_ifc3_BRESP(2'd0),
    .m_axi_ifc3_BID(1'd0),
    .m_axi_ifc3_BUSER(1'd0),
    .m_axi_ifc4_AWVALID(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_AWVALID),
    .m_axi_ifc4_AWREADY(1'b0),
    .m_axi_ifc4_AWADDR(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_AWADDR),
    .m_axi_ifc4_AWID(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_AWID),
    .m_axi_ifc4_AWLEN(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_AWLEN),
    .m_axi_ifc4_AWSIZE(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_AWSIZE),
    .m_axi_ifc4_AWBURST(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_AWBURST),
    .m_axi_ifc4_AWLOCK(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_AWLOCK),
    .m_axi_ifc4_AWCACHE(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_AWCACHE),
    .m_axi_ifc4_AWPROT(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_AWPROT),
    .m_axi_ifc4_AWQOS(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_AWQOS),
    .m_axi_ifc4_AWREGION(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_AWREGION),
    .m_axi_ifc4_AWUSER(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_AWUSER),
    .m_axi_ifc4_WVALID(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_WVALID),
    .m_axi_ifc4_WREADY(1'b0),
    .m_axi_ifc4_WDATA(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_WDATA),
    .m_axi_ifc4_WSTRB(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_WSTRB),
    .m_axi_ifc4_WLAST(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_WLAST),
    .m_axi_ifc4_WID(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_WID),
    .m_axi_ifc4_WUSER(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_WUSER),
    .m_axi_ifc4_ARVALID(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_ARVALID),
    .m_axi_ifc4_ARREADY(m_axi_ifc4_ARREADY),
    .m_axi_ifc4_ARADDR(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_ARADDR),
    .m_axi_ifc4_ARID(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_ARID),
    .m_axi_ifc4_ARLEN(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_ARLEN),
    .m_axi_ifc4_ARSIZE(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_ARSIZE),
    .m_axi_ifc4_ARBURST(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_ARBURST),
    .m_axi_ifc4_ARLOCK(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_ARLOCK),
    .m_axi_ifc4_ARCACHE(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_ARCACHE),
    .m_axi_ifc4_ARPROT(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_ARPROT),
    .m_axi_ifc4_ARQOS(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_ARQOS),
    .m_axi_ifc4_ARREGION(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_ARREGION),
    .m_axi_ifc4_ARUSER(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_ARUSER),
    .m_axi_ifc4_RVALID(m_axi_ifc4_RVALID),
    .m_axi_ifc4_RREADY(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_RREADY),
    .m_axi_ifc4_RDATA(m_axi_ifc4_RDATA),
    .m_axi_ifc4_RLAST(m_axi_ifc4_RLAST),
    .m_axi_ifc4_RID(m_axi_ifc4_RID),
    .m_axi_ifc4_RUSER(m_axi_ifc4_RUSER),
    .m_axi_ifc4_RRESP(m_axi_ifc4_RRESP),
    .m_axi_ifc4_BVALID(1'b0),
    .m_axi_ifc4_BREADY(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_BREADY),
    .m_axi_ifc4_BRESP(2'd0),
    .m_axi_ifc4_BID(1'd0),
    .m_axi_ifc4_BUSER(1'd0),
    .m_axi_ifc5_AWVALID(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_AWVALID),
    .m_axi_ifc5_AWREADY(1'b0),
    .m_axi_ifc5_AWADDR(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_AWADDR),
    .m_axi_ifc5_AWID(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_AWID),
    .m_axi_ifc5_AWLEN(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_AWLEN),
    .m_axi_ifc5_AWSIZE(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_AWSIZE),
    .m_axi_ifc5_AWBURST(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_AWBURST),
    .m_axi_ifc5_AWLOCK(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_AWLOCK),
    .m_axi_ifc5_AWCACHE(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_AWCACHE),
    .m_axi_ifc5_AWPROT(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_AWPROT),
    .m_axi_ifc5_AWQOS(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_AWQOS),
    .m_axi_ifc5_AWREGION(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_AWREGION),
    .m_axi_ifc5_AWUSER(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_AWUSER),
    .m_axi_ifc5_WVALID(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_WVALID),
    .m_axi_ifc5_WREADY(1'b0),
    .m_axi_ifc5_WDATA(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_WDATA),
    .m_axi_ifc5_WSTRB(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_WSTRB),
    .m_axi_ifc5_WLAST(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_WLAST),
    .m_axi_ifc5_WID(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_WID),
    .m_axi_ifc5_WUSER(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_WUSER),
    .m_axi_ifc5_ARVALID(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_ARVALID),
    .m_axi_ifc5_ARREADY(m_axi_ifc5_ARREADY),
    .m_axi_ifc5_ARADDR(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_ARADDR),
    .m_axi_ifc5_ARID(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_ARID),
    .m_axi_ifc5_ARLEN(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_ARLEN),
    .m_axi_ifc5_ARSIZE(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_ARSIZE),
    .m_axi_ifc5_ARBURST(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_ARBURST),
    .m_axi_ifc5_ARLOCK(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_ARLOCK),
    .m_axi_ifc5_ARCACHE(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_ARCACHE),
    .m_axi_ifc5_ARPROT(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_ARPROT),
    .m_axi_ifc5_ARQOS(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_ARQOS),
    .m_axi_ifc5_ARREGION(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_ARREGION),
    .m_axi_ifc5_ARUSER(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_ARUSER),
    .m_axi_ifc5_RVALID(m_axi_ifc5_RVALID),
    .m_axi_ifc5_RREADY(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_RREADY),
    .m_axi_ifc5_RDATA(m_axi_ifc5_RDATA),
    .m_axi_ifc5_RLAST(m_axi_ifc5_RLAST),
    .m_axi_ifc5_RID(m_axi_ifc5_RID),
    .m_axi_ifc5_RUSER(m_axi_ifc5_RUSER),
    .m_axi_ifc5_RRESP(m_axi_ifc5_RRESP),
    .m_axi_ifc5_BVALID(1'b0),
    .m_axi_ifc5_BREADY(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_BREADY),
    .m_axi_ifc5_BRESP(2'd0),
    .m_axi_ifc5_BID(1'd0),
    .m_axi_ifc5_BUSER(1'd0),
    .m_axi_ifc6_AWVALID(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_AWVALID),
    .m_axi_ifc6_AWREADY(1'b0),
    .m_axi_ifc6_AWADDR(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_AWADDR),
    .m_axi_ifc6_AWID(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_AWID),
    .m_axi_ifc6_AWLEN(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_AWLEN),
    .m_axi_ifc6_AWSIZE(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_AWSIZE),
    .m_axi_ifc6_AWBURST(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_AWBURST),
    .m_axi_ifc6_AWLOCK(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_AWLOCK),
    .m_axi_ifc6_AWCACHE(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_AWCACHE),
    .m_axi_ifc6_AWPROT(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_AWPROT),
    .m_axi_ifc6_AWQOS(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_AWQOS),
    .m_axi_ifc6_AWREGION(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_AWREGION),
    .m_axi_ifc6_AWUSER(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_AWUSER),
    .m_axi_ifc6_WVALID(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_WVALID),
    .m_axi_ifc6_WREADY(1'b0),
    .m_axi_ifc6_WDATA(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_WDATA),
    .m_axi_ifc6_WSTRB(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_WSTRB),
    .m_axi_ifc6_WLAST(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_WLAST),
    .m_axi_ifc6_WID(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_WID),
    .m_axi_ifc6_WUSER(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_WUSER),
    .m_axi_ifc6_ARVALID(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_ARVALID),
    .m_axi_ifc6_ARREADY(m_axi_ifc6_ARREADY),
    .m_axi_ifc6_ARADDR(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_ARADDR),
    .m_axi_ifc6_ARID(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_ARID),
    .m_axi_ifc6_ARLEN(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_ARLEN),
    .m_axi_ifc6_ARSIZE(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_ARSIZE),
    .m_axi_ifc6_ARBURST(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_ARBURST),
    .m_axi_ifc6_ARLOCK(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_ARLOCK),
    .m_axi_ifc6_ARCACHE(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_ARCACHE),
    .m_axi_ifc6_ARPROT(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_ARPROT),
    .m_axi_ifc6_ARQOS(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_ARQOS),
    .m_axi_ifc6_ARREGION(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_ARREGION),
    .m_axi_ifc6_ARUSER(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_ARUSER),
    .m_axi_ifc6_RVALID(m_axi_ifc6_RVALID),
    .m_axi_ifc6_RREADY(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_RREADY),
    .m_axi_ifc6_RDATA(m_axi_ifc6_RDATA),
    .m_axi_ifc6_RLAST(m_axi_ifc6_RLAST),
    .m_axi_ifc6_RID(m_axi_ifc6_RID),
    .m_axi_ifc6_RUSER(m_axi_ifc6_RUSER),
    .m_axi_ifc6_RRESP(m_axi_ifc6_RRESP),
    .m_axi_ifc6_BVALID(1'b0),
    .m_axi_ifc6_BREADY(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_BREADY),
    .m_axi_ifc6_BRESP(2'd0),
    .m_axi_ifc6_BID(1'd0),
    .m_axi_ifc6_BUSER(1'd0),
    .bound(bound_reg_1977),
    .ifc11(ifc11),
    .ifc22(ifc22),
    .ifc33(ifc33),
    .ifc44(ifc44),
    .ifc55(ifc55),
    .ifc66(ifc66),
    .weight_buffer_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer_address0),
    .weight_buffer_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer_ce0),
    .weight_buffer_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer_we0),
    .weight_buffer_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer_d0),
    .weight_buffer1_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer1_address0),
    .weight_buffer1_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer1_ce0),
    .weight_buffer1_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer1_we0),
    .weight_buffer1_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer1_d0),
    .weight_buffer2_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer2_address0),
    .weight_buffer2_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer2_ce0),
    .weight_buffer2_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer2_we0),
    .weight_buffer2_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer2_d0),
    .weight_buffer3_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer3_address0),
    .weight_buffer3_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer3_ce0),
    .weight_buffer3_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer3_we0),
    .weight_buffer3_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer3_d0),
    .weight_buffer4_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer4_address0),
    .weight_buffer4_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer4_ce0),
    .weight_buffer4_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer4_we0),
    .weight_buffer4_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer4_d0),
    .weight_buffer5_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer5_address0),
    .weight_buffer5_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer5_ce0),
    .weight_buffer5_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer5_we0),
    .weight_buffer5_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer5_d0),
    .weight_buffer6_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer6_address0),
    .weight_buffer6_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer6_ce0),
    .weight_buffer6_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer6_we0),
    .weight_buffer6_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer6_d0),
    .weight_buffer7_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer7_address0),
    .weight_buffer7_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer7_ce0),
    .weight_buffer7_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer7_we0),
    .weight_buffer7_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer7_d0),
    .weight_buffer8_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer8_address0),
    .weight_buffer8_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer8_ce0),
    .weight_buffer8_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer8_we0),
    .weight_buffer8_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer8_d0),
    .weight_buffer9_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer9_address0),
    .weight_buffer9_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer9_ce0),
    .weight_buffer9_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer9_we0),
    .weight_buffer9_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer9_d0),
    .weight_buffer10_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer10_address0),
    .weight_buffer10_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer10_ce0),
    .weight_buffer10_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer10_we0),
    .weight_buffer10_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer10_d0),
    .weight_buffer11_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer11_address0),
    .weight_buffer11_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer11_ce0),
    .weight_buffer11_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer11_we0),
    .weight_buffer11_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer11_d0),
    .weight_buffer12_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer12_address0),
    .weight_buffer12_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer12_ce0),
    .weight_buffer12_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer12_we0),
    .weight_buffer12_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer12_d0),
    .weight_buffer13_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer13_address0),
    .weight_buffer13_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer13_ce0),
    .weight_buffer13_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer13_we0),
    .weight_buffer13_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer13_d0),
    .weight_buffer14_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer14_address0),
    .weight_buffer14_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer14_ce0),
    .weight_buffer14_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer14_we0),
    .weight_buffer14_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer14_d0),
    .weight_buffer15_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer15_address0),
    .weight_buffer15_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer15_ce0),
    .weight_buffer15_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer15_we0),
    .weight_buffer15_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer15_d0),
    .weight_buffer16_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer16_address0),
    .weight_buffer16_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer16_ce0),
    .weight_buffer16_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer16_we0),
    .weight_buffer16_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer16_d0),
    .weight_buffer17_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer17_address0),
    .weight_buffer17_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer17_ce0),
    .weight_buffer17_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer17_we0),
    .weight_buffer17_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer17_d0),
    .weight_buffer18_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer18_address0),
    .weight_buffer18_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer18_ce0),
    .weight_buffer18_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer18_we0),
    .weight_buffer18_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer18_d0),
    .weight_buffer19_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer19_address0),
    .weight_buffer19_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer19_ce0),
    .weight_buffer19_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer19_we0),
    .weight_buffer19_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer19_d0),
    .weight_buffer20_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer20_address0),
    .weight_buffer20_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer20_ce0),
    .weight_buffer20_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer20_we0),
    .weight_buffer20_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer20_d0),
    .weight_buffer21_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer21_address0),
    .weight_buffer21_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer21_ce0),
    .weight_buffer21_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer21_we0),
    .weight_buffer21_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer21_d0),
    .weight_buffer22_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer22_address0),
    .weight_buffer22_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer22_ce0),
    .weight_buffer22_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer22_we0),
    .weight_buffer22_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer22_d0),
    .weight_buffer23_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer23_address0),
    .weight_buffer23_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer23_ce0),
    .weight_buffer23_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer23_we0),
    .weight_buffer23_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer23_d0),
    .weight_buffer24_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer24_address0),
    .weight_buffer24_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer24_ce0),
    .weight_buffer24_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer24_we0),
    .weight_buffer24_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer24_d0),
    .weight_buffer25_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer25_address0),
    .weight_buffer25_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer25_ce0),
    .weight_buffer25_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer25_we0),
    .weight_buffer25_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer25_d0),
    .weight_buffer26_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer26_address0),
    .weight_buffer26_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer26_ce0),
    .weight_buffer26_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer26_we0),
    .weight_buffer26_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer26_d0),
    .weight_buffer27_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer27_address0),
    .weight_buffer27_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer27_ce0),
    .weight_buffer27_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer27_we0),
    .weight_buffer27_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer27_d0),
    .weight_buffer28_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer28_address0),
    .weight_buffer28_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer28_ce0),
    .weight_buffer28_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer28_we0),
    .weight_buffer28_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer28_d0),
    .weight_buffer29_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer29_address0),
    .weight_buffer29_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer29_ce0),
    .weight_buffer29_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer29_we0),
    .weight_buffer29_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer29_d0),
    .weight_buffer30_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer30_address0),
    .weight_buffer30_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer30_ce0),
    .weight_buffer30_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer30_we0),
    .weight_buffer30_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer30_d0),
    .weight_buffer31_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer31_address0),
    .weight_buffer31_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer31_ce0),
    .weight_buffer31_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer31_we0),
    .weight_buffer31_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer31_d0),
    .weight_buffer32_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer32_address0),
    .weight_buffer32_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer32_ce0),
    .weight_buffer32_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer32_we0),
    .weight_buffer32_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer32_d0),
    .weight_buffer33_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer33_address0),
    .weight_buffer33_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer33_ce0),
    .weight_buffer33_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer33_we0),
    .weight_buffer33_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer33_d0),
    .weight_buffer34_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer34_address0),
    .weight_buffer34_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer34_ce0),
    .weight_buffer34_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer34_we0),
    .weight_buffer34_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer34_d0),
    .weight_buffer35_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer35_address0),
    .weight_buffer35_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer35_ce0),
    .weight_buffer35_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer35_we0),
    .weight_buffer35_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer35_d0),
    .weight_buffer36_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer36_address0),
    .weight_buffer36_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer36_ce0),
    .weight_buffer36_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer36_we0),
    .weight_buffer36_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer36_d0),
    .weight_buffer37_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer37_address0),
    .weight_buffer37_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer37_ce0),
    .weight_buffer37_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer37_we0),
    .weight_buffer37_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer37_d0),
    .weight_buffer38_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer38_address0),
    .weight_buffer38_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer38_ce0),
    .weight_buffer38_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer38_we0),
    .weight_buffer38_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer38_d0),
    .weight_buffer39_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer39_address0),
    .weight_buffer39_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer39_ce0),
    .weight_buffer39_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer39_we0),
    .weight_buffer39_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer39_d0),
    .weight_buffer40_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer40_address0),
    .weight_buffer40_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer40_ce0),
    .weight_buffer40_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer40_we0),
    .weight_buffer40_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer40_d0),
    .weight_buffer41_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer41_address0),
    .weight_buffer41_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer41_ce0),
    .weight_buffer41_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer41_we0),
    .weight_buffer41_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer41_d0),
    .weight_buffer42_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer42_address0),
    .weight_buffer42_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer42_ce0),
    .weight_buffer42_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer42_we0),
    .weight_buffer42_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer42_d0),
    .weight_buffer43_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer43_address0),
    .weight_buffer43_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer43_ce0),
    .weight_buffer43_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer43_we0),
    .weight_buffer43_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer43_d0),
    .weight_buffer44_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer44_address0),
    .weight_buffer44_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer44_ce0),
    .weight_buffer44_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer44_we0),
    .weight_buffer44_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer44_d0),
    .weight_buffer45_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer45_address0),
    .weight_buffer45_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer45_ce0),
    .weight_buffer45_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer45_we0),
    .weight_buffer45_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer45_d0),
    .weight_buffer46_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer46_address0),
    .weight_buffer46_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer46_ce0),
    .weight_buffer46_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer46_we0),
    .weight_buffer46_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer46_d0),
    .weight_buffer47_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer47_address0),
    .weight_buffer47_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer47_ce0),
    .weight_buffer47_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer47_we0),
    .weight_buffer47_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer47_d0),
    .weight_buffer48_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer48_address0),
    .weight_buffer48_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer48_ce0),
    .weight_buffer48_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer48_we0),
    .weight_buffer48_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer48_d0),
    .weight_buffer49_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer49_address0),
    .weight_buffer49_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer49_ce0),
    .weight_buffer49_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer49_we0),
    .weight_buffer49_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer49_d0),
    .weight_buffer50_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer50_address0),
    .weight_buffer50_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer50_ce0),
    .weight_buffer50_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer50_we0),
    .weight_buffer50_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer50_d0),
    .weight_buffer51_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer51_address0),
    .weight_buffer51_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer51_ce0),
    .weight_buffer51_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer51_we0),
    .weight_buffer51_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer51_d0),
    .weight_buffer52_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer52_address0),
    .weight_buffer52_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer52_ce0),
    .weight_buffer52_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer52_we0),
    .weight_buffer52_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer52_d0),
    .weight_buffer53_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer53_address0),
    .weight_buffer53_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer53_ce0),
    .weight_buffer53_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer53_we0),
    .weight_buffer53_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer53_d0),
    .weight_buffer54_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer54_address0),
    .weight_buffer54_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer54_ce0),
    .weight_buffer54_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer54_we0),
    .weight_buffer54_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer54_d0),
    .weight_buffer55_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer55_address0),
    .weight_buffer55_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer55_ce0),
    .weight_buffer55_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer55_we0),
    .weight_buffer55_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer55_d0),
    .weight_buffer56_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer56_address0),
    .weight_buffer56_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer56_ce0),
    .weight_buffer56_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer56_we0),
    .weight_buffer56_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer56_d0),
    .weight_buffer57_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer57_address0),
    .weight_buffer57_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer57_ce0),
    .weight_buffer57_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer57_we0),
    .weight_buffer57_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer57_d0),
    .weight_buffer58_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer58_address0),
    .weight_buffer58_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer58_ce0),
    .weight_buffer58_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer58_we0),
    .weight_buffer58_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer58_d0),
    .weight_buffer59_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer59_address0),
    .weight_buffer59_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer59_ce0),
    .weight_buffer59_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer59_we0),
    .weight_buffer59_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer59_d0),
    .weight_buffer60_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer60_address0),
    .weight_buffer60_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer60_ce0),
    .weight_buffer60_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer60_we0),
    .weight_buffer60_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer60_d0),
    .weight_buffer61_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer61_address0),
    .weight_buffer61_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer61_ce0),
    .weight_buffer61_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer61_we0),
    .weight_buffer61_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer61_d0),
    .weight_buffer62_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer62_address0),
    .weight_buffer62_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer62_ce0),
    .weight_buffer62_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer62_we0),
    .weight_buffer62_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer62_d0),
    .weight_buffer63_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer63_address0),
    .weight_buffer63_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer63_ce0),
    .weight_buffer63_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer63_we0),
    .weight_buffer63_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer63_d0),
    .weight_buffer64_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer64_address0),
    .weight_buffer64_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer64_ce0),
    .weight_buffer64_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer64_we0),
    .weight_buffer64_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer64_d0),
    .weight_buffer65_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer65_address0),
    .weight_buffer65_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer65_ce0),
    .weight_buffer65_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer65_we0),
    .weight_buffer65_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer65_d0),
    .weight_buffer66_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer66_address0),
    .weight_buffer66_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer66_ce0),
    .weight_buffer66_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer66_we0),
    .weight_buffer66_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer66_d0),
    .weight_buffer67_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer67_address0),
    .weight_buffer67_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer67_ce0),
    .weight_buffer67_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer67_we0),
    .weight_buffer67_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer67_d0),
    .weight_buffer68_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer68_address0),
    .weight_buffer68_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer68_ce0),
    .weight_buffer68_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer68_we0),
    .weight_buffer68_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer68_d0),
    .weight_buffer69_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer69_address0),
    .weight_buffer69_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer69_ce0),
    .weight_buffer69_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer69_we0),
    .weight_buffer69_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer69_d0),
    .weight_buffer70_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer70_address0),
    .weight_buffer70_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer70_ce0),
    .weight_buffer70_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer70_we0),
    .weight_buffer70_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer70_d0),
    .ap_return(grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_ap_return)
);

LINEAR_ReadFromMem_Pipeline_VITIS_LOOP_153_8 grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_ap_start),
    .ap_done(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_ap_done),
    .ap_idle(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_ap_idle),
    .ap_ready(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_ap_ready),
    .m_axi_ifc6_AWVALID(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_AWVALID),
    .m_axi_ifc6_AWREADY(1'b0),
    .m_axi_ifc6_AWADDR(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_AWADDR),
    .m_axi_ifc6_AWID(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_AWID),
    .m_axi_ifc6_AWLEN(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_AWLEN),
    .m_axi_ifc6_AWSIZE(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_AWSIZE),
    .m_axi_ifc6_AWBURST(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_AWBURST),
    .m_axi_ifc6_AWLOCK(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_AWLOCK),
    .m_axi_ifc6_AWCACHE(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_AWCACHE),
    .m_axi_ifc6_AWPROT(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_AWPROT),
    .m_axi_ifc6_AWQOS(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_AWQOS),
    .m_axi_ifc6_AWREGION(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_AWREGION),
    .m_axi_ifc6_AWUSER(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_AWUSER),
    .m_axi_ifc6_WVALID(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_WVALID),
    .m_axi_ifc6_WREADY(1'b0),
    .m_axi_ifc6_WDATA(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_WDATA),
    .m_axi_ifc6_WSTRB(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_WSTRB),
    .m_axi_ifc6_WLAST(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_WLAST),
    .m_axi_ifc6_WID(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_WID),
    .m_axi_ifc6_WUSER(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_WUSER),
    .m_axi_ifc6_ARVALID(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_ARVALID),
    .m_axi_ifc6_ARREADY(m_axi_ifc6_ARREADY),
    .m_axi_ifc6_ARADDR(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_ARADDR),
    .m_axi_ifc6_ARID(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_ARID),
    .m_axi_ifc6_ARLEN(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_ARLEN),
    .m_axi_ifc6_ARSIZE(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_ARSIZE),
    .m_axi_ifc6_ARBURST(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_ARBURST),
    .m_axi_ifc6_ARLOCK(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_ARLOCK),
    .m_axi_ifc6_ARCACHE(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_ARCACHE),
    .m_axi_ifc6_ARPROT(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_ARPROT),
    .m_axi_ifc6_ARQOS(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_ARQOS),
    .m_axi_ifc6_ARREGION(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_ARREGION),
    .m_axi_ifc6_ARUSER(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_ARUSER),
    .m_axi_ifc6_RVALID(m_axi_ifc6_RVALID),
    .m_axi_ifc6_RREADY(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_RREADY),
    .m_axi_ifc6_RDATA(m_axi_ifc6_RDATA),
    .m_axi_ifc6_RLAST(m_axi_ifc6_RLAST),
    .m_axi_ifc6_RID(m_axi_ifc6_RID),
    .m_axi_ifc6_RUSER(m_axi_ifc6_RUSER),
    .m_axi_ifc6_RRESP(m_axi_ifc6_RRESP),
    .m_axi_ifc6_BVALID(1'b0),
    .m_axi_ifc6_BREADY(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_BREADY),
    .m_axi_ifc6_BRESP(2'd0),
    .m_axi_ifc6_BID(1'd0),
    .m_axi_ifc6_BUSER(1'd0),
    .sext_ln153(iact_count_reg_2056),
    .ifc66(ifc66),
    .iact_buffer_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_iact_buffer_address0),
    .iact_buffer_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_iact_buffer_ce0),
    .iact_buffer_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_iact_buffer_we0),
    .iact_buffer_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_iact_buffer_d0),
    .iact_buffer_address1(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_iact_buffer_address1),
    .iact_buffer_ce1(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_iact_buffer_ce1),
    .iact_buffer_we1(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_iact_buffer_we1),
    .iact_buffer_d1(grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_iact_buffer_d1)
);

LINEAR_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 grp_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13_fu_757(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13_fu_757_ap_start),
    .ap_done(grp_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13_fu_757_ap_done),
    .ap_idle(grp_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13_fu_757_ap_idle),
    .ap_ready(grp_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13_fu_757_ap_ready),
    .mul_ln166_1(mul_ln166_1_reg_2261),
    .add_ln168_1(add_ln168_1_reg_2256),
    .payload254_04(payload254_04_reg_2266),
    .trunc_ln3(trunc_ln168_1_reg_2087),
    .iact_buffer_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13_fu_757_iact_buffer_address0),
    .iact_buffer_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13_fu_757_iact_buffer_ce0),
    .iact_buffer_we0(grp_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13_fu_757_iact_buffer_we0),
    .iact_buffer_d0(grp_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13_fu_757_iact_buffer_d0)
);

LINEAR_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16 grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_ap_start),
    .ap_done(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_ap_done),
    .ap_idle(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_ap_idle),
    .ap_ready(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_ap_ready),
    .weights_stream_0_0_0_0100_din(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_0100_din),
    .weights_stream_0_0_0_0100_full_n(weights_stream_0_0_0_0100_full_n),
    .weights_stream_0_0_0_0100_write(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_0100_write),
    .weights_stream_0_0_0_099_din(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_099_din),
    .weights_stream_0_0_0_099_full_n(weights_stream_0_0_0_099_full_n),
    .weights_stream_0_0_0_099_write(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_099_write),
    .weights_stream_0_0_0_098_din(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_098_din),
    .weights_stream_0_0_0_098_full_n(weights_stream_0_0_0_098_full_n),
    .weights_stream_0_0_0_098_write(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_098_write),
    .weights_stream_0_0_0_097_din(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_097_din),
    .weights_stream_0_0_0_097_full_n(weights_stream_0_0_0_097_full_n),
    .weights_stream_0_0_0_097_write(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_097_write),
    .weights_stream_0_0_0_096_din(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_096_din),
    .weights_stream_0_0_0_096_full_n(weights_stream_0_0_0_096_full_n),
    .weights_stream_0_0_0_096_write(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_096_write),
    .weights_stream_0_0_0_095_din(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_095_din),
    .weights_stream_0_0_0_095_full_n(weights_stream_0_0_0_095_full_n),
    .weights_stream_0_0_0_095_write(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_095_write),
    .weights_stream_0_0_0_094_din(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_094_din),
    .weights_stream_0_0_0_094_full_n(weights_stream_0_0_0_094_full_n),
    .weights_stream_0_0_0_094_write(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_094_write),
    .weights_stream_0_0_0_093_din(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_093_din),
    .weights_stream_0_0_0_093_full_n(weights_stream_0_0_0_093_full_n),
    .weights_stream_0_0_0_093_write(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_093_write),
    .weights_stream_0_0_0_092_din(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_092_din),
    .weights_stream_0_0_0_092_full_n(weights_stream_0_0_0_092_full_n),
    .weights_stream_0_0_0_092_write(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_092_write),
    .weights_stream_0_0_0_091_din(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_091_din),
    .weights_stream_0_0_0_091_full_n(weights_stream_0_0_0_091_full_n),
    .weights_stream_0_0_0_091_write(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_091_write),
    .weights_stream_0_0_0_090_din(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_090_din),
    .weights_stream_0_0_0_090_full_n(weights_stream_0_0_0_090_full_n),
    .weights_stream_0_0_0_090_write(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_090_write),
    .weights_stream_0_0_0_089_din(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_089_din),
    .weights_stream_0_0_0_089_full_n(weights_stream_0_0_0_089_full_n),
    .weights_stream_0_0_0_089_write(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_089_write),
    .weights_stream_0_0_0_088_din(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_088_din),
    .weights_stream_0_0_0_088_full_n(weights_stream_0_0_0_088_full_n),
    .weights_stream_0_0_0_088_write(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_088_write),
    .weights_stream_0_0_0_087_din(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_087_din),
    .weights_stream_0_0_0_087_full_n(weights_stream_0_0_0_087_full_n),
    .weights_stream_0_0_0_087_write(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_087_write),
    .weights_stream_0_0_0_086_din(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_086_din),
    .weights_stream_0_0_0_086_full_n(weights_stream_0_0_0_086_full_n),
    .weights_stream_0_0_0_086_write(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_086_write),
    .weights_stream_0_0_0_085_din(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_085_din),
    .weights_stream_0_0_0_085_full_n(weights_stream_0_0_0_085_full_n),
    .weights_stream_0_0_0_085_write(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_085_write),
    .weights_stream_0_0_0_084_din(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_084_din),
    .weights_stream_0_0_0_084_full_n(weights_stream_0_0_0_084_full_n),
    .weights_stream_0_0_0_084_write(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_084_write),
    .weights_stream_0_0_0_083_din(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_083_din),
    .weights_stream_0_0_0_083_full_n(weights_stream_0_0_0_083_full_n),
    .weights_stream_0_0_0_083_write(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_083_write),
    .weights_stream_0_0_0_082_din(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_082_din),
    .weights_stream_0_0_0_082_full_n(weights_stream_0_0_0_082_full_n),
    .weights_stream_0_0_0_082_write(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_082_write),
    .weights_stream_0_0_0_081_din(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_081_din),
    .weights_stream_0_0_0_081_full_n(weights_stream_0_0_0_081_full_n),
    .weights_stream_0_0_0_081_write(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_081_write),
    .weights_stream_0_0_0_080_din(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_080_din),
    .weights_stream_0_0_0_080_full_n(weights_stream_0_0_0_080_full_n),
    .weights_stream_0_0_0_080_write(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_080_write),
    .weights_stream_0_0_0_079_din(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_079_din),
    .weights_stream_0_0_0_079_full_n(weights_stream_0_0_0_079_full_n),
    .weights_stream_0_0_0_079_write(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_079_write),
    .weights_stream_0_0_0_078_din(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_078_din),
    .weights_stream_0_0_0_078_full_n(weights_stream_0_0_0_078_full_n),
    .weights_stream_0_0_0_078_write(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_078_write),
    .weights_stream_0_0_0_077_din(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_077_din),
    .weights_stream_0_0_0_077_full_n(weights_stream_0_0_0_077_full_n),
    .weights_stream_0_0_0_077_write(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_077_write),
    .weights_stream_0_0_0_076_din(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_076_din),
    .weights_stream_0_0_0_076_full_n(weights_stream_0_0_0_076_full_n),
    .weights_stream_0_0_0_076_write(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_076_write),
    .weights_stream_0_0_0_075_din(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_075_din),
    .weights_stream_0_0_0_075_full_n(weights_stream_0_0_0_075_full_n),
    .weights_stream_0_0_0_075_write(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_075_write),
    .weights_stream_0_0_0_074_din(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_074_din),
    .weights_stream_0_0_0_074_full_n(weights_stream_0_0_0_074_full_n),
    .weights_stream_0_0_0_074_write(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_074_write),
    .weights_stream_0_0_0_073_din(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_073_din),
    .weights_stream_0_0_0_073_full_n(weights_stream_0_0_0_073_full_n),
    .weights_stream_0_0_0_073_write(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_073_write),
    .weights_stream_0_0_0_072_din(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_072_din),
    .weights_stream_0_0_0_072_full_n(weights_stream_0_0_0_072_full_n),
    .weights_stream_0_0_0_072_write(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_072_write),
    .weights_stream_0_0_0_071_din(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_071_din),
    .weights_stream_0_0_0_071_full_n(weights_stream_0_0_0_071_full_n),
    .weights_stream_0_0_0_071_write(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_071_write),
    .weights_stream_0_0_0_0_din(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_0_din),
    .weights_stream_0_0_0_0_full_n(weights_stream_0_0_0_0_full_n),
    .weights_stream_0_0_0_0_write(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_0_write),
    .weights_stream_0_0_0_0101_din(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_0101_din),
    .weights_stream_0_0_0_0101_full_n(weights_stream_0_0_0_0101_full_n),
    .weights_stream_0_0_0_0101_write(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_0101_write),
    .block_num_y_cast_cast(block_num_y_reg_2271),
    .mul_ln184(mul_ln184_reg_2286),
    .weight_buffer_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer_address0),
    .weight_buffer_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer_ce0),
    .weight_buffer_q0(weight_buffer_q0),
    .weight_buffer1_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer1_address0),
    .weight_buffer1_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer1_ce0),
    .weight_buffer1_q0(weight_buffer1_q0),
    .weight_buffer2_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer2_address0),
    .weight_buffer2_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer2_ce0),
    .weight_buffer2_q0(weight_buffer2_q0),
    .weight_buffer3_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer3_address0),
    .weight_buffer3_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer3_ce0),
    .weight_buffer3_q0(weight_buffer3_q0),
    .weight_buffer4_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer4_address0),
    .weight_buffer4_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer4_ce0),
    .weight_buffer4_q0(weight_buffer4_q0),
    .weight_buffer5_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer5_address0),
    .weight_buffer5_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer5_ce0),
    .weight_buffer5_q0(weight_buffer5_q0),
    .weight_buffer6_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer6_address0),
    .weight_buffer6_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer6_ce0),
    .weight_buffer6_q0(weight_buffer6_q0),
    .weight_buffer7_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer7_address0),
    .weight_buffer7_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer7_ce0),
    .weight_buffer7_q0(weight_buffer7_q0),
    .weight_buffer8_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer8_address0),
    .weight_buffer8_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer8_ce0),
    .weight_buffer8_q0(weight_buffer8_q0),
    .weight_buffer9_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer9_address0),
    .weight_buffer9_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer9_ce0),
    .weight_buffer9_q0(weight_buffer9_q0),
    .weight_buffer10_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer10_address0),
    .weight_buffer10_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer10_ce0),
    .weight_buffer10_q0(weight_buffer10_q0),
    .weight_buffer11_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer11_address0),
    .weight_buffer11_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer11_ce0),
    .weight_buffer11_q0(weight_buffer11_q0),
    .weight_buffer12_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer12_address0),
    .weight_buffer12_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer12_ce0),
    .weight_buffer12_q0(weight_buffer12_q0),
    .weight_buffer13_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer13_address0),
    .weight_buffer13_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer13_ce0),
    .weight_buffer13_q0(weight_buffer13_q0),
    .weight_buffer14_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer14_address0),
    .weight_buffer14_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer14_ce0),
    .weight_buffer14_q0(weight_buffer14_q0),
    .weight_buffer15_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer15_address0),
    .weight_buffer15_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer15_ce0),
    .weight_buffer15_q0(weight_buffer15_q0),
    .weight_buffer16_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer16_address0),
    .weight_buffer16_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer16_ce0),
    .weight_buffer16_q0(weight_buffer16_q0),
    .weight_buffer17_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer17_address0),
    .weight_buffer17_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer17_ce0),
    .weight_buffer17_q0(weight_buffer17_q0),
    .weight_buffer18_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer18_address0),
    .weight_buffer18_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer18_ce0),
    .weight_buffer18_q0(weight_buffer18_q0),
    .weight_buffer19_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer19_address0),
    .weight_buffer19_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer19_ce0),
    .weight_buffer19_q0(weight_buffer19_q0),
    .weight_buffer20_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer20_address0),
    .weight_buffer20_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer20_ce0),
    .weight_buffer20_q0(weight_buffer20_q0),
    .weight_buffer21_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer21_address0),
    .weight_buffer21_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer21_ce0),
    .weight_buffer21_q0(weight_buffer21_q0),
    .weight_buffer22_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer22_address0),
    .weight_buffer22_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer22_ce0),
    .weight_buffer22_q0(weight_buffer22_q0),
    .weight_buffer23_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer23_address0),
    .weight_buffer23_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer23_ce0),
    .weight_buffer23_q0(weight_buffer23_q0),
    .weight_buffer24_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer24_address0),
    .weight_buffer24_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer24_ce0),
    .weight_buffer24_q0(weight_buffer24_q0),
    .weight_buffer25_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer25_address0),
    .weight_buffer25_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer25_ce0),
    .weight_buffer25_q0(weight_buffer25_q0),
    .weight_buffer26_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer26_address0),
    .weight_buffer26_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer26_ce0),
    .weight_buffer26_q0(weight_buffer26_q0),
    .weight_buffer27_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer27_address0),
    .weight_buffer27_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer27_ce0),
    .weight_buffer27_q0(weight_buffer27_q0),
    .weight_buffer28_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer28_address0),
    .weight_buffer28_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer28_ce0),
    .weight_buffer28_q0(weight_buffer28_q0),
    .weight_buffer29_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer29_address0),
    .weight_buffer29_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer29_ce0),
    .weight_buffer29_q0(weight_buffer29_q0),
    .weight_buffer30_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer30_address0),
    .weight_buffer30_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer30_ce0),
    .weight_buffer30_q0(weight_buffer30_q0),
    .weight_buffer31_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer31_address0),
    .weight_buffer31_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer31_ce0),
    .weight_buffer31_q0(weight_buffer31_q0),
    .weight_buffer32_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer32_address0),
    .weight_buffer32_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer32_ce0),
    .weight_buffer32_q0(weight_buffer32_q0),
    .weight_buffer33_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer33_address0),
    .weight_buffer33_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer33_ce0),
    .weight_buffer33_q0(weight_buffer33_q0),
    .weight_buffer34_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer34_address0),
    .weight_buffer34_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer34_ce0),
    .weight_buffer34_q0(weight_buffer34_q0),
    .weight_buffer35_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer35_address0),
    .weight_buffer35_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer35_ce0),
    .weight_buffer35_q0(weight_buffer35_q0),
    .weight_buffer36_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer36_address0),
    .weight_buffer36_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer36_ce0),
    .weight_buffer36_q0(weight_buffer36_q0),
    .weight_buffer37_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer37_address0),
    .weight_buffer37_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer37_ce0),
    .weight_buffer37_q0(weight_buffer37_q0),
    .weight_buffer38_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer38_address0),
    .weight_buffer38_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer38_ce0),
    .weight_buffer38_q0(weight_buffer38_q0),
    .weight_buffer39_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer39_address0),
    .weight_buffer39_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer39_ce0),
    .weight_buffer39_q0(weight_buffer39_q0),
    .weight_buffer40_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer40_address0),
    .weight_buffer40_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer40_ce0),
    .weight_buffer40_q0(weight_buffer40_q0),
    .weight_buffer41_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer41_address0),
    .weight_buffer41_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer41_ce0),
    .weight_buffer41_q0(weight_buffer41_q0),
    .weight_buffer42_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer42_address0),
    .weight_buffer42_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer42_ce0),
    .weight_buffer42_q0(weight_buffer42_q0),
    .weight_buffer43_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer43_address0),
    .weight_buffer43_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer43_ce0),
    .weight_buffer43_q0(weight_buffer43_q0),
    .weight_buffer44_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer44_address0),
    .weight_buffer44_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer44_ce0),
    .weight_buffer44_q0(weight_buffer44_q0),
    .weight_buffer45_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer45_address0),
    .weight_buffer45_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer45_ce0),
    .weight_buffer45_q0(weight_buffer45_q0),
    .weight_buffer46_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer46_address0),
    .weight_buffer46_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer46_ce0),
    .weight_buffer46_q0(weight_buffer46_q0),
    .weight_buffer47_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer47_address0),
    .weight_buffer47_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer47_ce0),
    .weight_buffer47_q0(weight_buffer47_q0),
    .weight_buffer48_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer48_address0),
    .weight_buffer48_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer48_ce0),
    .weight_buffer48_q0(weight_buffer48_q0),
    .weight_buffer49_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer49_address0),
    .weight_buffer49_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer49_ce0),
    .weight_buffer49_q0(weight_buffer49_q0),
    .weight_buffer50_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer50_address0),
    .weight_buffer50_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer50_ce0),
    .weight_buffer50_q0(weight_buffer50_q0),
    .weight_buffer51_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer51_address0),
    .weight_buffer51_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer51_ce0),
    .weight_buffer51_q0(weight_buffer51_q0),
    .weight_buffer52_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer52_address0),
    .weight_buffer52_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer52_ce0),
    .weight_buffer52_q0(weight_buffer52_q0),
    .weight_buffer53_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer53_address0),
    .weight_buffer53_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer53_ce0),
    .weight_buffer53_q0(weight_buffer53_q0),
    .weight_buffer54_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer54_address0),
    .weight_buffer54_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer54_ce0),
    .weight_buffer54_q0(weight_buffer54_q0),
    .weight_buffer55_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer55_address0),
    .weight_buffer55_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer55_ce0),
    .weight_buffer55_q0(weight_buffer55_q0),
    .weight_buffer56_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer56_address0),
    .weight_buffer56_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer56_ce0),
    .weight_buffer56_q0(weight_buffer56_q0),
    .weight_buffer57_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer57_address0),
    .weight_buffer57_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer57_ce0),
    .weight_buffer57_q0(weight_buffer57_q0),
    .weight_buffer58_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer58_address0),
    .weight_buffer58_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer58_ce0),
    .weight_buffer58_q0(weight_buffer58_q0),
    .weight_buffer59_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer59_address0),
    .weight_buffer59_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer59_ce0),
    .weight_buffer59_q0(weight_buffer59_q0),
    .weight_buffer60_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer60_address0),
    .weight_buffer60_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer60_ce0),
    .weight_buffer60_q0(weight_buffer60_q0),
    .weight_buffer61_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer61_address0),
    .weight_buffer61_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer61_ce0),
    .weight_buffer61_q0(weight_buffer61_q0),
    .weight_buffer62_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer62_address0),
    .weight_buffer62_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer62_ce0),
    .weight_buffer62_q0(weight_buffer62_q0),
    .weight_buffer63_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer63_address0),
    .weight_buffer63_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer63_ce0),
    .weight_buffer63_q0(weight_buffer63_q0),
    .weight_buffer64_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer64_address0),
    .weight_buffer64_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer64_ce0),
    .weight_buffer64_q0(weight_buffer64_q0),
    .weight_buffer65_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer65_address0),
    .weight_buffer65_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer65_ce0),
    .weight_buffer65_q0(weight_buffer65_q0),
    .weight_buffer66_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer66_address0),
    .weight_buffer66_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer66_ce0),
    .weight_buffer66_q0(weight_buffer66_q0),
    .weight_buffer67_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer67_address0),
    .weight_buffer67_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer67_ce0),
    .weight_buffer67_q0(weight_buffer67_q0),
    .weight_buffer68_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer68_address0),
    .weight_buffer68_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer68_ce0),
    .weight_buffer68_q0(weight_buffer68_q0),
    .weight_buffer69_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer69_address0),
    .weight_buffer69_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer69_ce0),
    .weight_buffer69_q0(weight_buffer69_q0),
    .weight_buffer70_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer70_address0),
    .weight_buffer70_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer70_ce0),
    .weight_buffer70_q0(weight_buffer70_q0),
    .zext_ln184_2(tmp_6_reg_2281)
);

LINEAR_ReadFromMem_Pipeline_VITIS_LOOP_216_18 grp_ReadFromMem_Pipeline_VITIS_LOOP_216_18_fu_980(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ReadFromMem_Pipeline_VITIS_LOOP_216_18_fu_980_ap_start),
    .ap_done(grp_ReadFromMem_Pipeline_VITIS_LOOP_216_18_fu_980_ap_done),
    .ap_idle(grp_ReadFromMem_Pipeline_VITIS_LOOP_216_18_fu_980_ap_idle),
    .ap_ready(grp_ReadFromMem_Pipeline_VITIS_LOOP_216_18_fu_980_ap_ready),
    .iacts_stream64_din(grp_ReadFromMem_Pipeline_VITIS_LOOP_216_18_fu_980_iacts_stream64_din),
    .iacts_stream64_full_n(iacts_stream64_full_n),
    .iacts_stream64_write(grp_ReadFromMem_Pipeline_VITIS_LOOP_216_18_fu_980_iacts_stream64_write),
    .mul_ln151(mul_ln151_reg_2022),
    .iact_buffer_address0(grp_ReadFromMem_Pipeline_VITIS_LOOP_216_18_fu_980_iact_buffer_address0),
    .iact_buffer_ce0(grp_ReadFromMem_Pipeline_VITIS_LOOP_216_18_fu_980_iact_buffer_ce0),
    .iact_buffer_q0(iact_buffer_q0)
);

LINEAR_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U305(
    .din0(Wt_Y),
    .din1(Wt_X),
    .dout(mul_ln19_fu_989_p2)
);

LINEAR_mul_32s_34ns_65_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32s_34ns_65_1_1_U306(
    .din0(mul_ln19_reg_1961),
    .din1(mul_ln19_1_fu_1006_p1),
    .dout(mul_ln19_1_fu_1006_p2)
);

LINEAR_mul_64ns_5ns_68_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 68 ))
mul_64ns_5ns_68_1_1_U307(
    .din0(bound_fu_1073_p0),
    .din1(bound_fu_1073_p1),
    .dout(bound_fu_1073_p2)
);

LINEAR_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U308(
    .din0(Y),
    .din1(X),
    .dout(mul_ln151_fu_1079_p2)
);

LINEAR_mul_32s_34ns_65_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32s_34ns_65_1_1_U309(
    .din0(add_ln32_reg_2029),
    .din1(mul_ln32_fu_1154_p1),
    .dout(mul_ln32_fu_1154_p2)
);

LINEAR_mul_32s_34ns_65_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32s_34ns_65_1_1_U310(
    .din0(residual_reg_2192),
    .din1(mul_ln166_fu_1605_p1),
    .dout(mul_ln166_fu_1605_p2)
);

LINEAR_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U311(
    .din0(mul_ln166_1_fu_1744_p0),
    .din1(mul_ln166_1_fu_1744_p1),
    .dout(mul_ln166_1_fu_1744_p2)
);

LINEAR_mul_32s_34ns_65_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32s_34ns_65_1_1_U312(
    .din0(Wt_Y),
    .din1(mul_ln185_fu_1850_p1),
    .dout(mul_ln185_fu_1850_p2)
);

LINEAR_mul_28ns_33ns_61_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 61 ))
mul_28ns_33ns_61_1_1_U313(
    .din0(mul_ln184_fu_1937_p0),
    .din1(mul_ln184_fu_1937_p1),
    .dout(mul_ln184_fu_1937_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_ReadFromMem_Pipeline_VITIS_LOOP_216_18_fu_980_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state29))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_ap_start_reg <= 1'b1;
        end else if ((grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_ap_ready == 1'b1)) begin
            grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13_fu_757_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state23)) begin
            grp_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13_fu_757_ap_start_reg <= 1'b1;
        end else if ((grp_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13_fu_757_ap_ready == 1'b1)) begin
            grp_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13_fu_757_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state25) & (1'b1 == ap_CS_fsm_state24))) begin
            grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_ap_start_reg <= 1'b1;
        end else if ((grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_ap_ready == 1'b1)) begin
            grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ReadFromMem_Pipeline_VITIS_LOOP_216_18_fu_980_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state28)) begin
            grp_ReadFromMem_Pipeline_VITIS_LOOP_216_18_fu_980_ap_start_reg <= 1'b1;
        end else if ((grp_ReadFromMem_Pipeline_VITIS_LOOP_216_18_fu_980_ap_ready == 1'b1)) begin
            grp_ReadFromMem_Pipeline_VITIS_LOOP_216_18_fu_980_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_ap_start_reg <= 1'b1;
        end else if ((grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_ap_ready == 1'b1)) begin
            grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        add_ln168_1_reg_2256 <= add_ln168_1_fu_1676_p2;
        block_num_y_reg_2271 <= block_num_y_fu_1911_p3;
        mul_ln166_1_reg_2261 <= mul_ln166_1_fu_1744_p2;
        payload254_04_reg_2266 <= payload254_04_fu_1838_p3;
        trunc_ln184_reg_2276 <= trunc_ln184_fu_1919_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_ap_return == 1'd1))) begin
        add_ln32_reg_2029 <= add_ln32_fu_1084_p2;
        block_num_x_reg_2040 <= block_num_x_fu_1143_p3;
        mul_ln151_reg_2022 <= mul_ln151_fu_1079_p2;
        tmp_72_reg_2034 <= add_ln32_fu_1084_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        block_count_reg_1972 <= block_count_fu_1059_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        bound_reg_1977 <= bound_fu_1073_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        cmp261_3_reg_2240 <= cmp261_3_fu_1650_p2;
        cmp261_5_reg_2246 <= cmp261_5_fu_1655_p2;
        ifc6_addr_5_read_reg_2251 <= m_axi_ifc6_RDATA;
        tmp_75_reg_2230 <= {{mul_ln166_fu_1605_p2[64:37]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iact_count_reg_2056 <= iact_count_fu_1210_p2;
        sub_ln168_reg_2068[31 : 3] <= sub_ln168_fu_1238_p2[31 : 3];
        trunc_ln152_reg_2063 <= trunc_ln152_fu_1216_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        icmp12444_reg_2212 <= icmp12444_fu_1580_p2;
        icmp12447_reg_2218 <= icmp12447_fu_1596_p2;
        icmp_reg_2206 <= icmp_fu_1564_p2;
        ifc6_addr_4_read_reg_2224 <= m_axi_ifc6_RDATA;
        residual_reg_2192 <= residual_fu_1542_p2;
        tmp_73_reg_2199 <= residual_fu_1542_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        ifc6_addr_1_read_reg_2168 <= m_axi_ifc6_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        ifc6_addr_2_read_reg_2177 <= m_axi_ifc6_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        ifc6_addr_3_read_reg_2185 <= m_axi_ifc6_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ifc6_addr_read_reg_2158 <= m_axi_ifc6_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        mul256_reg_2078[30 : 1] <= mul256_fu_1279_p2[30 : 1];
        sub_ln152_reg_2073[31 : 3] <= sub_ln152_fu_1262_p2[31 : 3];
        trunc_ln168_1_reg_2087[10 : 3] <= trunc_ln168_1_fu_1308_p1[10 : 3];
        trunc_ln4_reg_2092 <= {{empty_259_fu_1303_p2[63:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        mul_ln184_reg_2286 <= mul_ln184_fu_1937_p2;
        tmp_6_reg_2281[32 : 5] <= tmp_6_fu_1923_p3[32 : 5];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        mul_ln19_reg_1961 <= mul_ln19_fu_989_p2;
        tmp_reg_1966 <= mul_ln19_fu_989_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        select_ln32_1_reg_2045 <= select_ln32_1_fu_1199_p3;
        trunc_ln168_reg_2051 <= trunc_ln168_fu_1206_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) & (tmp_73_reg_2199 == 1'd1))) begin
        sub_ln166_1_reg_2235 <= sub_ln166_1_fu_1644_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        trunc_ln225_1_reg_2103 <= {{empty_260_fu_1339_p2[63:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        trunc_ln225_2_reg_2114 <= {{empty_261_fu_1381_p2[63:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        trunc_ln225_3_reg_2125 <= {{empty_262_fu_1423_p2[63:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        trunc_ln225_4_reg_2136 <= {{empty_263_fu_1465_p2[63:4]}};
        trunc_ln225_5_reg_2141 <= {{empty_264_fu_1487_p2[63:4]}};
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        Wt_Y_c_blk_n = Wt_Y_c_full_n;
    end else begin
        Wt_Y_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == Wt_Y_c_full_n) | (1'b0 == X_c_full_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        Wt_Y_c_write = 1'b1;
    end else begin
        Wt_Y_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        X_c_blk_n = X_c_full_n;
    end else begin
        X_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == Wt_Y_c_full_n) | (1'b0 == X_c_full_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        X_c_write = 1'b1;
    end else begin
        X_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_ifc6_ARREADY == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_ifc6_ARREADY == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_ifc6_ARREADY == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_ifc6_ARREADY == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_ifc6_ARREADY == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_ifc6_ARREADY == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((m_axi_ifc6_RVALID == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_ifc6_RVALID == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_ifc6_RVALID == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == Wt_Y_c_full_n) | (1'b0 == X_c_full_n))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_ifc6_RVALID == 1'b0)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_ifc6_RVALID == 1'b0)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_ifc6_RVALID == 1'b0)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

assign ap_ST_fsm_state23_blk = 1'b0;

always @ (*) begin
    if ((grp_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13_fu_757_ap_done == 1'b0)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

assign ap_ST_fsm_state25_blk = 1'b0;

always @ (*) begin
    if ((grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_ap_done == 1'b0)) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

always @ (*) begin
    if ((grp_ReadFromMem_Pipeline_VITIS_LOOP_216_18_fu_980_ap_done == 1'b0)) begin
        ap_ST_fsm_state29_blk = 1'b1;
    end else begin
        ap_ST_fsm_state29_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_ReadFromMem_Pipeline_VITIS_LOOP_216_18_fu_980_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state29))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_ReadFromMem_Pipeline_VITIS_LOOP_216_18_fu_980_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state29))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        iact_buffer_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_216_18_fu_980_iact_buffer_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        iact_buffer_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13_fu_757_iact_buffer_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        iact_buffer_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_iact_buffer_address0;
    end else begin
        iact_buffer_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        iact_buffer_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_216_18_fu_980_iact_buffer_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        iact_buffer_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13_fu_757_iact_buffer_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        iact_buffer_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_iact_buffer_ce0;
    end else begin
        iact_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        iact_buffer_ce1 = grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_iact_buffer_ce1;
    end else begin
        iact_buffer_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        iact_buffer_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13_fu_757_iact_buffer_d0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        iact_buffer_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_iact_buffer_d0;
    end else begin
        iact_buffer_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        iact_buffer_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13_fu_757_iact_buffer_we0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        iact_buffer_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_iact_buffer_we0;
    end else begin
        iact_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        iact_buffer_we1 = grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_iact_buffer_we1;
    end else begin
        iact_buffer_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        iacts_stream64_write = grp_ReadFromMem_Pipeline_VITIS_LOOP_216_18_fu_980_iacts_stream64_write;
    end else begin
        iacts_stream64_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        ifc6_blk_n_AR = m_axi_ifc6_ARREADY;
    end else begin
        ifc6_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        ifc6_blk_n_R = m_axi_ifc6_RVALID;
    end else begin
        ifc6_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_ifc1_ARVALID = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_ARVALID;
    end else begin
        m_axi_ifc1_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_ifc1_RREADY = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_RREADY;
    end else begin
        m_axi_ifc1_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_ifc2_ARVALID = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_ARVALID;
    end else begin
        m_axi_ifc2_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_ifc2_RREADY = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_RREADY;
    end else begin
        m_axi_ifc2_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_ifc3_ARVALID = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_ARVALID;
    end else begin
        m_axi_ifc3_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_ifc3_RREADY = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_RREADY;
    end else begin
        m_axi_ifc3_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_ifc4_ARVALID = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_ARVALID;
    end else begin
        m_axi_ifc4_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_ifc4_RREADY = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_RREADY;
    end else begin
        m_axi_ifc4_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_ifc5_ARVALID = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_ARVALID;
    end else begin
        m_axi_ifc5_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_ifc5_RREADY = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_RREADY;
    end else begin
        m_axi_ifc5_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_ifc6_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        m_axi_ifc6_ARADDR = sext_ln225_5_fu_1532_p1;
    end else if (((m_axi_ifc6_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_ifc6_ARADDR = sext_ln225_4_fu_1522_p1;
    end else if (((m_axi_ifc6_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        m_axi_ifc6_ARADDR = sext_ln225_3_fu_1492_p1;
    end else if (((m_axi_ifc6_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        m_axi_ifc6_ARADDR = sext_ln225_2_fu_1428_p1;
    end else if (((m_axi_ifc6_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_ifc6_ARADDR = sext_ln225_1_fu_1386_p1;
    end else if (((m_axi_ifc6_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_ifc6_ARADDR = sext_ln225_fu_1344_p1;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_ifc6_ARADDR = grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_ifc6_ARADDR = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_ARADDR;
    end else begin
        m_axi_ifc6_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_ifc6_ARBURST = grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_ifc6_ARBURST = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_ARBURST;
    end else begin
        m_axi_ifc6_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_ifc6_ARCACHE = grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_ifc6_ARCACHE = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_ARCACHE;
    end else begin
        m_axi_ifc6_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_ifc6_ARID = grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_ARID;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_ifc6_ARID = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_ARID;
    end else begin
        m_axi_ifc6_ARID = 1'd0;
    end
end

always @ (*) begin
    if ((((m_axi_ifc6_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((m_axi_ifc6_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((m_axi_ifc6_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((m_axi_ifc6_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((m_axi_ifc6_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((m_axi_ifc6_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state10)))) begin
        m_axi_ifc6_ARLEN = 32'd1;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_ifc6_ARLEN = grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_ifc6_ARLEN = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_ARLEN;
    end else begin
        m_axi_ifc6_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_ifc6_ARLOCK = grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_ifc6_ARLOCK = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_ARLOCK;
    end else begin
        m_axi_ifc6_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_ifc6_ARPROT = grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_ifc6_ARPROT = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_ARPROT;
    end else begin
        m_axi_ifc6_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_ifc6_ARQOS = grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_ifc6_ARQOS = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_ARQOS;
    end else begin
        m_axi_ifc6_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_ifc6_ARREGION = grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_ifc6_ARREGION = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_ARREGION;
    end else begin
        m_axi_ifc6_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_ifc6_ARSIZE = grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_ifc6_ARSIZE = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_ARSIZE;
    end else begin
        m_axi_ifc6_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_ifc6_ARUSER = grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_ifc6_ARUSER = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_ARUSER;
    end else begin
        m_axi_ifc6_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if ((((m_axi_ifc6_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((m_axi_ifc6_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((m_axi_ifc6_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((m_axi_ifc6_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((m_axi_ifc6_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((m_axi_ifc6_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state10)))) begin
        m_axi_ifc6_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_ifc6_ARVALID = grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_ifc6_ARVALID = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_ARVALID;
    end else begin
        m_axi_ifc6_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((m_axi_ifc6_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state22)) | ((m_axi_ifc6_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state21)) | ((m_axi_ifc6_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state20)) | ((m_axi_ifc6_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state19)) | ((m_axi_ifc6_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state18)) | ((m_axi_ifc6_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state17)))) begin
        m_axi_ifc6_RREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_ifc6_RREADY = grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_m_axi_ifc6_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_ifc6_RREADY = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc6_RREADY;
    end else begin
        m_axi_ifc6_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer10_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer10_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer10_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer10_address0;
    end else begin
        weight_buffer10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer10_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer10_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer10_ce0;
    end else begin
        weight_buffer10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer10_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer10_we0;
    end else begin
        weight_buffer10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer11_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer11_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer11_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer11_address0;
    end else begin
        weight_buffer11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer11_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer11_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer11_ce0;
    end else begin
        weight_buffer11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer11_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer11_we0;
    end else begin
        weight_buffer11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer12_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer12_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer12_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer12_address0;
    end else begin
        weight_buffer12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer12_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer12_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer12_ce0;
    end else begin
        weight_buffer12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer12_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer12_we0;
    end else begin
        weight_buffer12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer13_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer13_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer13_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer13_address0;
    end else begin
        weight_buffer13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer13_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer13_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer13_ce0;
    end else begin
        weight_buffer13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer13_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer13_we0;
    end else begin
        weight_buffer13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer14_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer14_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer14_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer14_address0;
    end else begin
        weight_buffer14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer14_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer14_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer14_ce0;
    end else begin
        weight_buffer14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer14_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer14_we0;
    end else begin
        weight_buffer14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer15_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer15_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer15_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer15_address0;
    end else begin
        weight_buffer15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer15_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer15_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer15_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer15_ce0;
    end else begin
        weight_buffer15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer15_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer15_we0;
    end else begin
        weight_buffer15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer16_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer16_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer16_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer16_address0;
    end else begin
        weight_buffer16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer16_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer16_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer16_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer16_ce0;
    end else begin
        weight_buffer16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer16_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer16_we0;
    end else begin
        weight_buffer16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer17_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer17_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer17_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer17_address0;
    end else begin
        weight_buffer17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer17_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer17_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer17_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer17_ce0;
    end else begin
        weight_buffer17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer17_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer17_we0;
    end else begin
        weight_buffer17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer18_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer18_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer18_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer18_address0;
    end else begin
        weight_buffer18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer18_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer18_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer18_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer18_ce0;
    end else begin
        weight_buffer18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer18_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer18_we0;
    end else begin
        weight_buffer18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer19_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer19_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer19_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer19_address0;
    end else begin
        weight_buffer19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer19_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer19_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer19_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer19_ce0;
    end else begin
        weight_buffer19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer19_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer19_we0;
    end else begin
        weight_buffer19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer1_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer1_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer1_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer1_address0;
    end else begin
        weight_buffer1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer1_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer1_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer1_ce0;
    end else begin
        weight_buffer1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer1_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer1_we0;
    end else begin
        weight_buffer1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer20_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer20_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer20_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer20_address0;
    end else begin
        weight_buffer20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer20_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer20_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer20_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer20_ce0;
    end else begin
        weight_buffer20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer20_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer20_we0;
    end else begin
        weight_buffer20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer21_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer21_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer21_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer21_address0;
    end else begin
        weight_buffer21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer21_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer21_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer21_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer21_ce0;
    end else begin
        weight_buffer21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer21_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer21_we0;
    end else begin
        weight_buffer21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer22_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer22_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer22_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer22_address0;
    end else begin
        weight_buffer22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer22_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer22_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer22_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer22_ce0;
    end else begin
        weight_buffer22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer22_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer22_we0;
    end else begin
        weight_buffer22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer23_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer23_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer23_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer23_address0;
    end else begin
        weight_buffer23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer23_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer23_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer23_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer23_ce0;
    end else begin
        weight_buffer23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer23_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer23_we0;
    end else begin
        weight_buffer23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer24_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer24_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer24_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer24_address0;
    end else begin
        weight_buffer24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer24_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer24_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer24_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer24_ce0;
    end else begin
        weight_buffer24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer24_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer24_we0;
    end else begin
        weight_buffer24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer25_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer25_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer25_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer25_address0;
    end else begin
        weight_buffer25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer25_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer25_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer25_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer25_ce0;
    end else begin
        weight_buffer25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer25_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer25_we0;
    end else begin
        weight_buffer25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer26_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer26_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer26_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer26_address0;
    end else begin
        weight_buffer26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer26_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer26_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer26_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer26_ce0;
    end else begin
        weight_buffer26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer26_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer26_we0;
    end else begin
        weight_buffer26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer27_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer27_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer27_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer27_address0;
    end else begin
        weight_buffer27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer27_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer27_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer27_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer27_ce0;
    end else begin
        weight_buffer27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer27_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer27_we0;
    end else begin
        weight_buffer27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer28_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer28_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer28_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer28_address0;
    end else begin
        weight_buffer28_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer28_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer28_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer28_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer28_ce0;
    end else begin
        weight_buffer28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer28_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer28_we0;
    end else begin
        weight_buffer28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer29_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer29_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer29_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer29_address0;
    end else begin
        weight_buffer29_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer29_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer29_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer29_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer29_ce0;
    end else begin
        weight_buffer29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer29_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer29_we0;
    end else begin
        weight_buffer29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer2_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer2_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer2_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer2_address0;
    end else begin
        weight_buffer2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer2_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer2_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer2_ce0;
    end else begin
        weight_buffer2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer2_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer2_we0;
    end else begin
        weight_buffer2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer30_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer30_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer30_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer30_address0;
    end else begin
        weight_buffer30_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer30_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer30_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer30_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer30_ce0;
    end else begin
        weight_buffer30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer30_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer30_we0;
    end else begin
        weight_buffer30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer31_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer31_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer31_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer31_address0;
    end else begin
        weight_buffer31_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer31_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer31_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer31_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer31_ce0;
    end else begin
        weight_buffer31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer31_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer31_we0;
    end else begin
        weight_buffer31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer32_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer32_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer32_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer32_address0;
    end else begin
        weight_buffer32_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer32_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer32_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer32_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer32_ce0;
    end else begin
        weight_buffer32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer32_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer32_we0;
    end else begin
        weight_buffer32_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer33_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer33_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer33_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer33_address0;
    end else begin
        weight_buffer33_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer33_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer33_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer33_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer33_ce0;
    end else begin
        weight_buffer33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer33_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer33_we0;
    end else begin
        weight_buffer33_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer34_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer34_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer34_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer34_address0;
    end else begin
        weight_buffer34_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer34_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer34_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer34_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer34_ce0;
    end else begin
        weight_buffer34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer34_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer34_we0;
    end else begin
        weight_buffer34_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer35_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer35_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer35_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer35_address0;
    end else begin
        weight_buffer35_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer35_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer35_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer35_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer35_ce0;
    end else begin
        weight_buffer35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer35_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer35_we0;
    end else begin
        weight_buffer35_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer36_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer36_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer36_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer36_address0;
    end else begin
        weight_buffer36_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer36_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer36_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer36_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer36_ce0;
    end else begin
        weight_buffer36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer36_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer36_we0;
    end else begin
        weight_buffer36_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer37_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer37_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer37_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer37_address0;
    end else begin
        weight_buffer37_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer37_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer37_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer37_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer37_ce0;
    end else begin
        weight_buffer37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer37_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer37_we0;
    end else begin
        weight_buffer37_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer38_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer38_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer38_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer38_address0;
    end else begin
        weight_buffer38_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer38_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer38_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer38_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer38_ce0;
    end else begin
        weight_buffer38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer38_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer38_we0;
    end else begin
        weight_buffer38_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer39_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer39_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer39_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer39_address0;
    end else begin
        weight_buffer39_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer39_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer39_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer39_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer39_ce0;
    end else begin
        weight_buffer39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer39_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer39_we0;
    end else begin
        weight_buffer39_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer3_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer3_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer3_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer3_address0;
    end else begin
        weight_buffer3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer3_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer3_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer3_ce0;
    end else begin
        weight_buffer3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer3_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer3_we0;
    end else begin
        weight_buffer3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer40_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer40_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer40_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer40_address0;
    end else begin
        weight_buffer40_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer40_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer40_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer40_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer40_ce0;
    end else begin
        weight_buffer40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer40_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer40_we0;
    end else begin
        weight_buffer40_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer41_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer41_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer41_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer41_address0;
    end else begin
        weight_buffer41_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer41_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer41_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer41_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer41_ce0;
    end else begin
        weight_buffer41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer41_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer41_we0;
    end else begin
        weight_buffer41_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer42_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer42_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer42_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer42_address0;
    end else begin
        weight_buffer42_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer42_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer42_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer42_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer42_ce0;
    end else begin
        weight_buffer42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer42_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer42_we0;
    end else begin
        weight_buffer42_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer43_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer43_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer43_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer43_address0;
    end else begin
        weight_buffer43_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer43_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer43_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer43_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer43_ce0;
    end else begin
        weight_buffer43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer43_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer43_we0;
    end else begin
        weight_buffer43_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer44_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer44_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer44_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer44_address0;
    end else begin
        weight_buffer44_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer44_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer44_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer44_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer44_ce0;
    end else begin
        weight_buffer44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer44_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer44_we0;
    end else begin
        weight_buffer44_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer45_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer45_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer45_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer45_address0;
    end else begin
        weight_buffer45_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer45_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer45_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer45_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer45_ce0;
    end else begin
        weight_buffer45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer45_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer45_we0;
    end else begin
        weight_buffer45_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer46_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer46_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer46_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer46_address0;
    end else begin
        weight_buffer46_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer46_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer46_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer46_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer46_ce0;
    end else begin
        weight_buffer46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer46_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer46_we0;
    end else begin
        weight_buffer46_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer47_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer47_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer47_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer47_address0;
    end else begin
        weight_buffer47_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer47_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer47_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer47_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer47_ce0;
    end else begin
        weight_buffer47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer47_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer47_we0;
    end else begin
        weight_buffer47_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer48_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer48_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer48_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer48_address0;
    end else begin
        weight_buffer48_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer48_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer48_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer48_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer48_ce0;
    end else begin
        weight_buffer48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer48_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer48_we0;
    end else begin
        weight_buffer48_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer49_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer49_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer49_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer49_address0;
    end else begin
        weight_buffer49_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer49_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer49_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer49_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer49_ce0;
    end else begin
        weight_buffer49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer49_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer49_we0;
    end else begin
        weight_buffer49_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer4_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer4_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer4_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer4_address0;
    end else begin
        weight_buffer4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer4_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer4_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer4_ce0;
    end else begin
        weight_buffer4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer4_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer4_we0;
    end else begin
        weight_buffer4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer50_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer50_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer50_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer50_address0;
    end else begin
        weight_buffer50_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer50_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer50_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer50_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer50_ce0;
    end else begin
        weight_buffer50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer50_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer50_we0;
    end else begin
        weight_buffer50_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer51_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer51_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer51_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer51_address0;
    end else begin
        weight_buffer51_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer51_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer51_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer51_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer51_ce0;
    end else begin
        weight_buffer51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer51_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer51_we0;
    end else begin
        weight_buffer51_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer52_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer52_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer52_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer52_address0;
    end else begin
        weight_buffer52_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer52_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer52_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer52_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer52_ce0;
    end else begin
        weight_buffer52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer52_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer52_we0;
    end else begin
        weight_buffer52_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer53_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer53_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer53_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer53_address0;
    end else begin
        weight_buffer53_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer53_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer53_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer53_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer53_ce0;
    end else begin
        weight_buffer53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer53_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer53_we0;
    end else begin
        weight_buffer53_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer54_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer54_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer54_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer54_address0;
    end else begin
        weight_buffer54_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer54_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer54_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer54_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer54_ce0;
    end else begin
        weight_buffer54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer54_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer54_we0;
    end else begin
        weight_buffer54_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer55_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer55_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer55_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer55_address0;
    end else begin
        weight_buffer55_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer55_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer55_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer55_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer55_ce0;
    end else begin
        weight_buffer55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer55_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer55_we0;
    end else begin
        weight_buffer55_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer56_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer56_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer56_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer56_address0;
    end else begin
        weight_buffer56_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer56_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer56_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer56_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer56_ce0;
    end else begin
        weight_buffer56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer56_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer56_we0;
    end else begin
        weight_buffer56_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer57_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer57_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer57_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer57_address0;
    end else begin
        weight_buffer57_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer57_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer57_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer57_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer57_ce0;
    end else begin
        weight_buffer57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer57_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer57_we0;
    end else begin
        weight_buffer57_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer58_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer58_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer58_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer58_address0;
    end else begin
        weight_buffer58_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer58_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer58_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer58_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer58_ce0;
    end else begin
        weight_buffer58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer58_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer58_we0;
    end else begin
        weight_buffer58_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer59_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer59_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer59_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer59_address0;
    end else begin
        weight_buffer59_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer59_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer59_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer59_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer59_ce0;
    end else begin
        weight_buffer59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer59_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer59_we0;
    end else begin
        weight_buffer59_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer5_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer5_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer5_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer5_address0;
    end else begin
        weight_buffer5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer5_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer5_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer5_ce0;
    end else begin
        weight_buffer5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer5_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer5_we0;
    end else begin
        weight_buffer5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer60_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer60_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer60_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer60_address0;
    end else begin
        weight_buffer60_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer60_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer60_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer60_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer60_ce0;
    end else begin
        weight_buffer60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer60_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer60_we0;
    end else begin
        weight_buffer60_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer61_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer61_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer61_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer61_address0;
    end else begin
        weight_buffer61_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer61_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer61_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer61_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer61_ce0;
    end else begin
        weight_buffer61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer61_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer61_we0;
    end else begin
        weight_buffer61_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer62_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer62_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer62_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer62_address0;
    end else begin
        weight_buffer62_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer62_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer62_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer62_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer62_ce0;
    end else begin
        weight_buffer62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer62_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer62_we0;
    end else begin
        weight_buffer62_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer63_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer63_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer63_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer63_address0;
    end else begin
        weight_buffer63_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer63_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer63_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer63_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer63_ce0;
    end else begin
        weight_buffer63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer63_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer63_we0;
    end else begin
        weight_buffer63_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer64_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer64_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer64_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer64_address0;
    end else begin
        weight_buffer64_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer64_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer64_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer64_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer64_ce0;
    end else begin
        weight_buffer64_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer64_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer64_we0;
    end else begin
        weight_buffer64_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer65_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer65_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer65_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer65_address0;
    end else begin
        weight_buffer65_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer65_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer65_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer65_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer65_ce0;
    end else begin
        weight_buffer65_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer65_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer65_we0;
    end else begin
        weight_buffer65_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer66_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer66_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer66_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer66_address0;
    end else begin
        weight_buffer66_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer66_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer66_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer66_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer66_ce0;
    end else begin
        weight_buffer66_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer66_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer66_we0;
    end else begin
        weight_buffer66_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer67_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer67_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer67_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer67_address0;
    end else begin
        weight_buffer67_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer67_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer67_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer67_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer67_ce0;
    end else begin
        weight_buffer67_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer67_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer67_we0;
    end else begin
        weight_buffer67_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer68_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer68_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer68_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer68_address0;
    end else begin
        weight_buffer68_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer68_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer68_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer68_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer68_ce0;
    end else begin
        weight_buffer68_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer68_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer68_we0;
    end else begin
        weight_buffer68_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer69_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer69_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer69_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer69_address0;
    end else begin
        weight_buffer69_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer69_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer69_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer69_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer69_ce0;
    end else begin
        weight_buffer69_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer69_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer69_we0;
    end else begin
        weight_buffer69_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer6_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer6_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer6_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer6_address0;
    end else begin
        weight_buffer6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer6_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer6_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer6_ce0;
    end else begin
        weight_buffer6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer6_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer6_we0;
    end else begin
        weight_buffer6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer70_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer70_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer70_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer70_address0;
    end else begin
        weight_buffer70_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer70_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer70_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer70_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer70_ce0;
    end else begin
        weight_buffer70_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer70_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer70_we0;
    end else begin
        weight_buffer70_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer7_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer7_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer7_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer7_address0;
    end else begin
        weight_buffer7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer7_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer7_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer7_ce0;
    end else begin
        weight_buffer7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer7_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer7_we0;
    end else begin
        weight_buffer7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer8_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer8_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer8_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer8_address0;
    end else begin
        weight_buffer8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer8_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer8_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer8_ce0;
    end else begin
        weight_buffer8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer8_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer8_we0;
    end else begin
        weight_buffer8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer9_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer9_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer9_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer9_address0;
    end else begin
        weight_buffer9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer9_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer9_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer9_ce0;
    end else begin
        weight_buffer9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer9_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer9_we0;
    end else begin
        weight_buffer9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer_address0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer_address0;
    end else begin
        weight_buffer_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weight_buffer_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weight_buffer_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer_ce0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer_ce0;
    end else begin
        weight_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        weight_buffer_we0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer_we0;
    end else begin
        weight_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weights_stream_0_0_0_0100_write = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_0100_write;
    end else begin
        weights_stream_0_0_0_0100_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weights_stream_0_0_0_0101_write = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_0101_write;
    end else begin
        weights_stream_0_0_0_0101_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weights_stream_0_0_0_071_write = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_071_write;
    end else begin
        weights_stream_0_0_0_071_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weights_stream_0_0_0_072_write = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_072_write;
    end else begin
        weights_stream_0_0_0_072_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weights_stream_0_0_0_073_write = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_073_write;
    end else begin
        weights_stream_0_0_0_073_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weights_stream_0_0_0_074_write = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_074_write;
    end else begin
        weights_stream_0_0_0_074_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weights_stream_0_0_0_075_write = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_075_write;
    end else begin
        weights_stream_0_0_0_075_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weights_stream_0_0_0_076_write = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_076_write;
    end else begin
        weights_stream_0_0_0_076_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weights_stream_0_0_0_077_write = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_077_write;
    end else begin
        weights_stream_0_0_0_077_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weights_stream_0_0_0_078_write = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_078_write;
    end else begin
        weights_stream_0_0_0_078_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weights_stream_0_0_0_079_write = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_079_write;
    end else begin
        weights_stream_0_0_0_079_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weights_stream_0_0_0_080_write = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_080_write;
    end else begin
        weights_stream_0_0_0_080_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weights_stream_0_0_0_081_write = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_081_write;
    end else begin
        weights_stream_0_0_0_081_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weights_stream_0_0_0_082_write = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_082_write;
    end else begin
        weights_stream_0_0_0_082_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weights_stream_0_0_0_083_write = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_083_write;
    end else begin
        weights_stream_0_0_0_083_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weights_stream_0_0_0_084_write = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_084_write;
    end else begin
        weights_stream_0_0_0_084_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weights_stream_0_0_0_085_write = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_085_write;
    end else begin
        weights_stream_0_0_0_085_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weights_stream_0_0_0_086_write = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_086_write;
    end else begin
        weights_stream_0_0_0_086_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weights_stream_0_0_0_087_write = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_087_write;
    end else begin
        weights_stream_0_0_0_087_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weights_stream_0_0_0_088_write = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_088_write;
    end else begin
        weights_stream_0_0_0_088_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weights_stream_0_0_0_089_write = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_089_write;
    end else begin
        weights_stream_0_0_0_089_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weights_stream_0_0_0_090_write = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_090_write;
    end else begin
        weights_stream_0_0_0_090_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weights_stream_0_0_0_091_write = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_091_write;
    end else begin
        weights_stream_0_0_0_091_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weights_stream_0_0_0_092_write = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_092_write;
    end else begin
        weights_stream_0_0_0_092_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weights_stream_0_0_0_093_write = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_093_write;
    end else begin
        weights_stream_0_0_0_093_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weights_stream_0_0_0_094_write = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_094_write;
    end else begin
        weights_stream_0_0_0_094_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weights_stream_0_0_0_095_write = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_095_write;
    end else begin
        weights_stream_0_0_0_095_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weights_stream_0_0_0_096_write = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_096_write;
    end else begin
        weights_stream_0_0_0_096_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weights_stream_0_0_0_097_write = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_097_write;
    end else begin
        weights_stream_0_0_0_097_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weights_stream_0_0_0_098_write = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_098_write;
    end else begin
        weights_stream_0_0_0_098_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weights_stream_0_0_0_099_write = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_099_write;
    end else begin
        weights_stream_0_0_0_099_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        weights_stream_0_0_0_0_write = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_0_write;
    end else begin
        weights_stream_0_0_0_0_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == Wt_Y_c_full_n) | (1'b0 == X_c_full_n)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_ap_done == 1'b1) & (grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_ap_return == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((1'b1 == ap_CS_fsm_state5) & (grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_ap_done == 1'b1) & (grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_ap_return == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((m_axi_ifc6_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((m_axi_ifc6_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((m_axi_ifc6_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((m_axi_ifc6_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((m_axi_ifc6_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((m_axi_ifc6_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((m_axi_ifc6_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((m_axi_ifc6_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((m_axi_ifc6_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((m_axi_ifc6_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((m_axi_ifc6_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((m_axi_ifc6_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((1'b1 == ap_CS_fsm_state24) & (grp_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13_fu_757_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((1'b1 == ap_CS_fsm_state26) & (grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            if (((grp_ReadFromMem_Pipeline_VITIS_LOOP_216_18_fu_980_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Wt_Y_c_din = Wt_Y;

assign X_c_din = X;

assign add262_1_fu_1322_p2 = (mul256_reg_2078 + 31'd161);

assign add262_2_fu_1364_p2 = (mul256_reg_2078 + 31'd162);

assign add262_3_fu_1406_p2 = (mul256_reg_2078 + 31'd163);

assign add262_4_fu_1448_p2 = (mul256_reg_2078 + 31'd164);

assign add262_5_fu_1470_p2 = (mul256_reg_2078 + 31'd165);

assign add_ln168_1_fu_1676_p2 = (add_ln168_fu_1671_p2 + mul_ln151_reg_2022);

assign add_ln168_fu_1671_p2 = (sub_ln168_reg_2068 + 32'd24);

assign add_ln32_fu_1084_p2 = (mul_ln151_fu_1079_p2 + 32'd23);

assign addr_offset_1_fu_1285_p2 = (mul256_fu_1279_p2 + 31'd160);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state25 = ap_NS_fsm[32'd24];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == Wt_Y_c_full_n) | (1'b0 == X_c_full_n));
end

assign block_count_fu_1059_p3 = ((tmp_reg_1966[0:0] == 1'b1) ? sub_ln19_1_fu_1053_p2 : sext_ln19_2_fu_1042_p1);

assign block_num_x_fu_1143_p3 = ((tmp_79_fu_1098_p3[0:0] == 1'b1) ? sub_ln184_1_fu_1124_p2 : zext_ln184_1_fu_1139_p1);

assign block_num_y_fu_1911_p3 = ((tmp_80_fu_1862_p3[0:0] == 1'b1) ? sub_ln185_1_fu_1905_p2 : sext_ln185_2_fu_1893_p1);

assign bound_fu_1073_p0 = bound_fu_1073_p00;

assign bound_fu_1073_p00 = $unsigned(cast_cast_fu_1066_p1);

assign bound_fu_1073_p1 = 68'd9;

assign cast_cast_fu_1066_p1 = $signed(block_count_reg_1972);

assign cmp261_3_fu_1650_p2 = (($signed(residual_reg_2192) < $signed(32'd12)) ? 1'b1 : 1'b0);

assign cmp261_5_fu_1655_p2 = (($signed(residual_reg_2192) < $signed(32'd20)) ? 1'b1 : 1'b0);

assign empty_259_fu_1303_p2 = ($signed(p_cast_fu_1299_p1) + $signed(ifc66));

assign empty_260_fu_1339_p2 = ($signed(p_cast3675_fu_1335_p1) + $signed(ifc66));

assign empty_261_fu_1381_p2 = ($signed(p_cast3676_fu_1377_p1) + $signed(ifc66));

assign empty_262_fu_1423_p2 = ($signed(p_cast3677_fu_1419_p1) + $signed(ifc66));

assign empty_263_fu_1465_p2 = ($signed(p_cast3678_fu_1461_p1) + $signed(ifc66));

assign empty_264_fu_1487_p2 = ($signed(p_cast3679_fu_1483_p1) + $signed(ifc66));

assign grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_ap_start = grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_ap_start_reg;

assign grp_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13_fu_757_ap_start = grp_ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13_fu_757_ap_start_reg;

assign grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_ap_start = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_ap_start_reg;

assign grp_ReadFromMem_Pipeline_VITIS_LOOP_216_18_fu_980_ap_start = grp_ReadFromMem_Pipeline_VITIS_LOOP_216_18_fu_980_ap_start_reg;

assign grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_ap_start = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_ap_start_reg;

assign iact_buffer_address1 = grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_iact_buffer_address1;

assign iact_buffer_d1 = grp_ReadFromMem_Pipeline_VITIS_LOOP_153_8_fu_747_iact_buffer_d1;

assign iact_count_fu_1210_p2 = ($signed(select_ln32_1_reg_2045) + $signed(28'd268435455));

assign iacts_stream64_din = grp_ReadFromMem_Pipeline_VITIS_LOOP_216_18_fu_980_iacts_stream64_din;

assign icmp12444_fu_1580_p2 = (($signed(tmp_77_fu_1570_p4) < $signed(29'd1)) ? 1'b1 : 1'b0);

assign icmp12447_fu_1596_p2 = (($signed(tmp_78_fu_1586_p4) < $signed(28'd1)) ? 1'b1 : 1'b0);

assign icmp_fu_1564_p2 = (($signed(tmp_76_fu_1554_p4) < $signed(30'd1)) ? 1'b1 : 1'b0);

assign m_axi_ifc1_ARADDR = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_ARADDR;

assign m_axi_ifc1_ARBURST = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_ARBURST;

assign m_axi_ifc1_ARCACHE = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_ARCACHE;

assign m_axi_ifc1_ARID = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_ARID;

assign m_axi_ifc1_ARLEN = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_ARLEN;

assign m_axi_ifc1_ARLOCK = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_ARLOCK;

assign m_axi_ifc1_ARPROT = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_ARPROT;

assign m_axi_ifc1_ARQOS = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_ARQOS;

assign m_axi_ifc1_ARREGION = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_ARREGION;

assign m_axi_ifc1_ARSIZE = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_ARSIZE;

assign m_axi_ifc1_ARUSER = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc1_ARUSER;

assign m_axi_ifc1_AWADDR = 64'd0;

assign m_axi_ifc1_AWBURST = 2'd0;

assign m_axi_ifc1_AWCACHE = 4'd0;

assign m_axi_ifc1_AWID = 1'd0;

assign m_axi_ifc1_AWLEN = 32'd0;

assign m_axi_ifc1_AWLOCK = 2'd0;

assign m_axi_ifc1_AWPROT = 3'd0;

assign m_axi_ifc1_AWQOS = 4'd0;

assign m_axi_ifc1_AWREGION = 4'd0;

assign m_axi_ifc1_AWSIZE = 3'd0;

assign m_axi_ifc1_AWUSER = 1'd0;

assign m_axi_ifc1_AWVALID = 1'b0;

assign m_axi_ifc1_BREADY = 1'b0;

assign m_axi_ifc1_WDATA = 128'd0;

assign m_axi_ifc1_WID = 1'd0;

assign m_axi_ifc1_WLAST = 1'b0;

assign m_axi_ifc1_WSTRB = 16'd0;

assign m_axi_ifc1_WUSER = 1'd0;

assign m_axi_ifc1_WVALID = 1'b0;

assign m_axi_ifc2_ARADDR = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_ARADDR;

assign m_axi_ifc2_ARBURST = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_ARBURST;

assign m_axi_ifc2_ARCACHE = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_ARCACHE;

assign m_axi_ifc2_ARID = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_ARID;

assign m_axi_ifc2_ARLEN = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_ARLEN;

assign m_axi_ifc2_ARLOCK = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_ARLOCK;

assign m_axi_ifc2_ARPROT = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_ARPROT;

assign m_axi_ifc2_ARQOS = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_ARQOS;

assign m_axi_ifc2_ARREGION = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_ARREGION;

assign m_axi_ifc2_ARSIZE = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_ARSIZE;

assign m_axi_ifc2_ARUSER = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc2_ARUSER;

assign m_axi_ifc2_AWADDR = 64'd0;

assign m_axi_ifc2_AWBURST = 2'd0;

assign m_axi_ifc2_AWCACHE = 4'd0;

assign m_axi_ifc2_AWID = 1'd0;

assign m_axi_ifc2_AWLEN = 32'd0;

assign m_axi_ifc2_AWLOCK = 2'd0;

assign m_axi_ifc2_AWPROT = 3'd0;

assign m_axi_ifc2_AWQOS = 4'd0;

assign m_axi_ifc2_AWREGION = 4'd0;

assign m_axi_ifc2_AWSIZE = 3'd0;

assign m_axi_ifc2_AWUSER = 1'd0;

assign m_axi_ifc2_AWVALID = 1'b0;

assign m_axi_ifc2_BREADY = 1'b0;

assign m_axi_ifc2_WDATA = 128'd0;

assign m_axi_ifc2_WID = 1'd0;

assign m_axi_ifc2_WLAST = 1'b0;

assign m_axi_ifc2_WSTRB = 16'd0;

assign m_axi_ifc2_WUSER = 1'd0;

assign m_axi_ifc2_WVALID = 1'b0;

assign m_axi_ifc3_ARADDR = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_ARADDR;

assign m_axi_ifc3_ARBURST = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_ARBURST;

assign m_axi_ifc3_ARCACHE = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_ARCACHE;

assign m_axi_ifc3_ARID = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_ARID;

assign m_axi_ifc3_ARLEN = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_ARLEN;

assign m_axi_ifc3_ARLOCK = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_ARLOCK;

assign m_axi_ifc3_ARPROT = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_ARPROT;

assign m_axi_ifc3_ARQOS = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_ARQOS;

assign m_axi_ifc3_ARREGION = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_ARREGION;

assign m_axi_ifc3_ARSIZE = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_ARSIZE;

assign m_axi_ifc3_ARUSER = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc3_ARUSER;

assign m_axi_ifc3_AWADDR = 64'd0;

assign m_axi_ifc3_AWBURST = 2'd0;

assign m_axi_ifc3_AWCACHE = 4'd0;

assign m_axi_ifc3_AWID = 1'd0;

assign m_axi_ifc3_AWLEN = 32'd0;

assign m_axi_ifc3_AWLOCK = 2'd0;

assign m_axi_ifc3_AWPROT = 3'd0;

assign m_axi_ifc3_AWQOS = 4'd0;

assign m_axi_ifc3_AWREGION = 4'd0;

assign m_axi_ifc3_AWSIZE = 3'd0;

assign m_axi_ifc3_AWUSER = 1'd0;

assign m_axi_ifc3_AWVALID = 1'b0;

assign m_axi_ifc3_BREADY = 1'b0;

assign m_axi_ifc3_WDATA = 128'd0;

assign m_axi_ifc3_WID = 1'd0;

assign m_axi_ifc3_WLAST = 1'b0;

assign m_axi_ifc3_WSTRB = 16'd0;

assign m_axi_ifc3_WUSER = 1'd0;

assign m_axi_ifc3_WVALID = 1'b0;

assign m_axi_ifc4_ARADDR = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_ARADDR;

assign m_axi_ifc4_ARBURST = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_ARBURST;

assign m_axi_ifc4_ARCACHE = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_ARCACHE;

assign m_axi_ifc4_ARID = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_ARID;

assign m_axi_ifc4_ARLEN = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_ARLEN;

assign m_axi_ifc4_ARLOCK = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_ARLOCK;

assign m_axi_ifc4_ARPROT = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_ARPROT;

assign m_axi_ifc4_ARQOS = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_ARQOS;

assign m_axi_ifc4_ARREGION = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_ARREGION;

assign m_axi_ifc4_ARSIZE = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_ARSIZE;

assign m_axi_ifc4_ARUSER = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc4_ARUSER;

assign m_axi_ifc4_AWADDR = 64'd0;

assign m_axi_ifc4_AWBURST = 2'd0;

assign m_axi_ifc4_AWCACHE = 4'd0;

assign m_axi_ifc4_AWID = 1'd0;

assign m_axi_ifc4_AWLEN = 32'd0;

assign m_axi_ifc4_AWLOCK = 2'd0;

assign m_axi_ifc4_AWPROT = 3'd0;

assign m_axi_ifc4_AWQOS = 4'd0;

assign m_axi_ifc4_AWREGION = 4'd0;

assign m_axi_ifc4_AWSIZE = 3'd0;

assign m_axi_ifc4_AWUSER = 1'd0;

assign m_axi_ifc4_AWVALID = 1'b0;

assign m_axi_ifc4_BREADY = 1'b0;

assign m_axi_ifc4_WDATA = 128'd0;

assign m_axi_ifc4_WID = 1'd0;

assign m_axi_ifc4_WLAST = 1'b0;

assign m_axi_ifc4_WSTRB = 16'd0;

assign m_axi_ifc4_WUSER = 1'd0;

assign m_axi_ifc4_WVALID = 1'b0;

assign m_axi_ifc5_ARADDR = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_ARADDR;

assign m_axi_ifc5_ARBURST = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_ARBURST;

assign m_axi_ifc5_ARCACHE = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_ARCACHE;

assign m_axi_ifc5_ARID = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_ARID;

assign m_axi_ifc5_ARLEN = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_ARLEN;

assign m_axi_ifc5_ARLOCK = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_ARLOCK;

assign m_axi_ifc5_ARPROT = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_ARPROT;

assign m_axi_ifc5_ARQOS = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_ARQOS;

assign m_axi_ifc5_ARREGION = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_ARREGION;

assign m_axi_ifc5_ARSIZE = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_ARSIZE;

assign m_axi_ifc5_ARUSER = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_m_axi_ifc5_ARUSER;

assign m_axi_ifc5_AWADDR = 64'd0;

assign m_axi_ifc5_AWBURST = 2'd0;

assign m_axi_ifc5_AWCACHE = 4'd0;

assign m_axi_ifc5_AWID = 1'd0;

assign m_axi_ifc5_AWLEN = 32'd0;

assign m_axi_ifc5_AWLOCK = 2'd0;

assign m_axi_ifc5_AWPROT = 3'd0;

assign m_axi_ifc5_AWQOS = 4'd0;

assign m_axi_ifc5_AWREGION = 4'd0;

assign m_axi_ifc5_AWSIZE = 3'd0;

assign m_axi_ifc5_AWUSER = 1'd0;

assign m_axi_ifc5_AWVALID = 1'b0;

assign m_axi_ifc5_BREADY = 1'b0;

assign m_axi_ifc5_WDATA = 128'd0;

assign m_axi_ifc5_WID = 1'd0;

assign m_axi_ifc5_WLAST = 1'b0;

assign m_axi_ifc5_WSTRB = 16'd0;

assign m_axi_ifc5_WUSER = 1'd0;

assign m_axi_ifc5_WVALID = 1'b0;

assign m_axi_ifc6_AWADDR = 64'd0;

assign m_axi_ifc6_AWBURST = 2'd0;

assign m_axi_ifc6_AWCACHE = 4'd0;

assign m_axi_ifc6_AWID = 1'd0;

assign m_axi_ifc6_AWLEN = 32'd0;

assign m_axi_ifc6_AWLOCK = 2'd0;

assign m_axi_ifc6_AWPROT = 3'd0;

assign m_axi_ifc6_AWQOS = 4'd0;

assign m_axi_ifc6_AWREGION = 4'd0;

assign m_axi_ifc6_AWSIZE = 3'd0;

assign m_axi_ifc6_AWUSER = 1'd0;

assign m_axi_ifc6_AWVALID = 1'b0;

assign m_axi_ifc6_BREADY = 1'b0;

assign m_axi_ifc6_WDATA = 128'd0;

assign m_axi_ifc6_WID = 1'd0;

assign m_axi_ifc6_WLAST = 1'b0;

assign m_axi_ifc6_WSTRB = 16'd0;

assign m_axi_ifc6_WUSER = 1'd0;

assign m_axi_ifc6_WVALID = 1'b0;

assign mul256_fu_1279_p2 = ($signed(shl_ln152_1_fu_1251_p3) - $signed(p_shl75_cast_fu_1275_p1));

assign mul_ln166_1_fu_1744_p0 = mul_ln166_1_fu_1744_p00;

assign mul_ln166_1_fu_1744_p00 = $unsigned(sext_ln166_1_fu_1732_p1);

assign mul_ln166_1_fu_1744_p1 = mul_ln166_1_fu_1744_p10;

assign mul_ln166_1_fu_1744_p10 = add_ln168_1_fu_1676_p2;

assign mul_ln166_fu_1605_p1 = 65'd5726623062;

assign mul_ln184_fu_1937_p0 = mul_ln184_fu_1937_p00;

assign mul_ln184_fu_1937_p00 = block_num_x_reg_2040;

assign mul_ln184_fu_1937_p1 = mul_ln184_fu_1937_p10;

assign mul_ln184_fu_1937_p10 = tmp_6_fu_1923_p3;

assign mul_ln185_fu_1850_p1 = 65'd6871947674;

assign mul_ln19_1_fu_1006_p1 = 65'd6871947674;

assign mul_ln32_fu_1154_p1 = 65'd5726623062;

assign p_Result_1_fu_1761_p4 = {{{ifc6_addr_2_read_reg_2177}, {ifc6_addr_1_read_reg_2168}}, {ifc6_addr_read_reg_2158}};

assign p_Result_2_fu_1772_p5 = {{{{ifc6_addr_3_read_reg_2185}, {ifc6_addr_2_read_reg_2177}}, {ifc6_addr_1_read_reg_2168}}, {ifc6_addr_read_reg_2158}};

assign p_Result_3_fu_1784_p6 = {{{{{ifc6_addr_4_read_reg_2224}, {ifc6_addr_3_read_reg_2185}}, {ifc6_addr_2_read_reg_2177}}, {ifc6_addr_1_read_reg_2168}}, {ifc6_addr_read_reg_2158}};

assign p_Result_4_fu_1797_p7 = {{{{{{ifc6_addr_5_read_reg_2251}, {ifc6_addr_4_read_reg_2224}}, {ifc6_addr_3_read_reg_2185}}, {ifc6_addr_2_read_reg_2177}}, {ifc6_addr_1_read_reg_2168}}, {ifc6_addr_read_reg_2158}};

assign p_Result_s_fu_1751_p3 = {{ifc6_addr_1_read_reg_2168}, {ifc6_addr_read_reg_2158}};

assign p_cast3675_fu_1335_p1 = $signed(tmp_1_fu_1327_p3);

assign p_cast3676_fu_1377_p1 = $signed(tmp_2_fu_1369_p3);

assign p_cast3677_fu_1419_p1 = $signed(tmp_3_fu_1411_p3);

assign p_cast3678_fu_1461_p1 = $signed(tmp_4_fu_1453_p3);

assign p_cast3679_fu_1483_p1 = $signed(tmp_5_fu_1475_p3);

assign p_cast_fu_1299_p1 = $signed(tmp_s_fu_1291_p3);

assign p_shl2_fu_1268_p3 = {{iact_count_reg_2056}, {1'd0}};

assign p_shl75_cast_fu_1275_p1 = $signed(p_shl2_fu_1268_p3);

assign payload254_04_fu_1838_p3 = ((sel_tmp23_fu_1727_p2[0:0] == 1'b1) ? zext_ln414_4_fu_1793_p1 : sel_tmp15_fu_1830_p3);

assign remaining_cycle_fu_1665_p2 = (select_ln166_1_fu_1660_p3 + 28'd1);

assign residual_fu_1542_p2 = (mul_ln151_reg_2022 - sub_ln152_reg_2073);

assign sel_tmp13_fu_1712_p2 = (cmp261_3_reg_2240 ^ 1'd1);

assign sel_tmp14_fu_1717_p2 = (sel_tmp13_fu_1712_p2 & icmp12447_reg_2218);

assign sel_tmp15_fu_1830_p3 = ((sel_tmp14_fu_1717_p2[0:0] == 1'b1) ? zext_ln414_3_fu_1780_p1 : sel_tmp8_fu_1822_p3);

assign sel_tmp1_fu_1692_p2 = (icmp_reg_2206 ^ 1'd1);

assign sel_tmp22_fu_1722_p2 = (icmp12447_reg_2218 ^ 1'd1);

assign sel_tmp23_fu_1727_p2 = (sel_tmp22_fu_1722_p2 & cmp261_5_reg_2246);

assign sel_tmp2_fu_1697_p2 = (sel_tmp1_fu_1692_p2 & icmp12444_reg_2212);

assign sel_tmp3_fu_1814_p3 = ((sel_tmp2_fu_1697_p2[0:0] == 1'b1) ? zext_ln414_1_fu_1757_p1 : sel_tmp_fu_1807_p3);

assign sel_tmp6_fu_1702_p2 = (icmp12444_reg_2212 ^ 1'd1);

assign sel_tmp7_fu_1707_p2 = (sel_tmp6_fu_1702_p2 & cmp261_3_reg_2240);

assign sel_tmp8_fu_1822_p3 = ((sel_tmp7_fu_1707_p2[0:0] == 1'b1) ? zext_ln414_2_fu_1768_p1 : sel_tmp3_fu_1814_p3);

assign sel_tmp_fu_1807_p3 = ((icmp_reg_2206[0:0] == 1'b1) ? zext_ln414_fu_1688_p1 : p_Result_4_fu_1797_p7);

assign select_ln166_1_fu_1660_p3 = ((tmp_73_reg_2199[0:0] == 1'b1) ? sub_ln166_1_reg_2235 : tmp_75_reg_2230);

assign select_ln166_fu_1637_p3 = ((tmp_73_reg_2199[0:0] == 1'b1) ? tmp_74_fu_1617_p4 : tmp_75_fu_1627_p4);

assign select_ln173_fu_1682_p3 = ((tmp_73_reg_2199[0:0] == 1'b1) ? 128'd0 : ifc6_addr_read_reg_2158);

assign select_ln185_fu_1897_p3 = ((tmp_80_fu_1862_p3[0:0] == 1'b1) ? sext_ln185_1_fu_1879_p1 : sext_ln185_2_fu_1893_p1);

assign select_ln19_fu_1046_p3 = ((tmp_reg_1966[0:0] == 1'b1) ? sext_ln19_1_fu_1028_p1 : sext_ln19_2_fu_1042_p1);

assign select_ln32_1_fu_1199_p3 = ((tmp_72_reg_2034[0:0] == 1'b1) ? sub_ln32_1_fu_1193_p2 : tmp_12_cast_fu_1176_p4);

assign select_ln32_fu_1186_p3 = ((tmp_72_reg_2034[0:0] == 1'b1) ? tmp_11_cast_fu_1166_p4 : tmp_12_cast_fu_1176_p4);

assign sext_ln152_fu_1258_p1 = shl_ln152_1_fu_1251_p3;

assign sext_ln166_1_fu_1732_p1 = $signed(remaining_cycle_fu_1665_p2);

assign sext_ln168_fu_1234_p1 = $signed(shl_ln168_1_fu_1227_p3);

assign sext_ln185_1_fu_1879_p1 = $signed(tmp_81_fu_1869_p4);

assign sext_ln185_2_fu_1893_p1 = $signed(tmp_82_fu_1883_p4);

assign sext_ln19_1_fu_1028_p1 = $signed(tmp_70_fu_1018_p4);

assign sext_ln19_2_fu_1042_p1 = $signed(tmp_71_fu_1032_p4);

assign sext_ln225_1_fu_1386_p1 = $signed(trunc_ln225_1_reg_2103);

assign sext_ln225_2_fu_1428_p1 = $signed(trunc_ln225_2_reg_2114);

assign sext_ln225_3_fu_1492_p1 = $signed(trunc_ln225_3_reg_2125);

assign sext_ln225_4_fu_1522_p1 = $signed(trunc_ln225_4_reg_2136);

assign sext_ln225_5_fu_1532_p1 = $signed(trunc_ln225_5_reg_2141);

assign sext_ln225_fu_1344_p1 = $signed(trunc_ln4_reg_2092);

assign shl_ln152_1_fu_1251_p3 = {{iact_count_reg_2056}, {3'd0}};

assign shl_ln168_1_fu_1227_p3 = {{select_ln32_1_reg_2045}, {3'd0}};

assign shl_ln3_fu_1220_p3 = {{trunc_ln168_reg_2051}, {5'd0}};

assign shl_ln_fu_1244_p3 = {{trunc_ln152_reg_2063}, {5'd0}};

assign sub_ln152_fu_1262_p2 = ($signed(shl_ln_fu_1244_p3) - $signed(sext_ln152_fu_1258_p1));

assign sub_ln166_1_fu_1644_p2 = (28'd0 - select_ln166_fu_1637_p3);

assign sub_ln166_fu_1611_p2 = (65'd0 - mul_ln166_fu_1605_p2);

assign sub_ln168_fu_1238_p2 = ($signed(sext_ln168_fu_1234_p1) - $signed(shl_ln3_fu_1220_p3));

assign sub_ln184_1_fu_1124_p2 = (28'd0 - zext_ln184_fu_1120_p1);

assign sub_ln184_fu_1105_p1 = Wt_X;

assign sub_ln184_fu_1105_p2 = ($signed(32'd0) - $signed(sub_ln184_fu_1105_p1));

assign sub_ln185_1_fu_1905_p2 = (29'd0 - select_ln185_fu_1897_p3);

assign sub_ln185_fu_1856_p2 = (65'd0 - mul_ln185_fu_1850_p2);

assign sub_ln19_1_fu_1053_p2 = (32'd0 - select_ln19_fu_1046_p3);

assign sub_ln19_fu_1012_p2 = (65'd0 - mul_ln19_1_fu_1006_p2);

assign sub_ln32_1_fu_1193_p2 = (28'd0 - select_ln32_fu_1186_p3);

assign sub_ln32_fu_1160_p2 = (65'd0 - mul_ln32_fu_1154_p2);

assign tmp_11_cast_fu_1166_p4 = {{sub_ln32_fu_1160_p2[64:37]}};

assign tmp_12_cast_fu_1176_p4 = {{mul_ln32_fu_1154_p2[64:37]}};

assign tmp_1_fu_1327_p3 = {{add262_1_fu_1322_p2}, {4'd0}};

assign tmp_2_fu_1369_p3 = {{add262_2_fu_1364_p2}, {4'd0}};

assign tmp_3_fu_1411_p3 = {{add262_3_fu_1406_p2}, {4'd0}};

assign tmp_4_fu_1453_p3 = {{add262_4_fu_1448_p2}, {4'd0}};

assign tmp_5_fu_1475_p3 = {{add262_5_fu_1470_p2}, {4'd0}};

assign tmp_6_fu_1923_p3 = {{trunc_ln184_reg_2276}, {5'd0}};

assign tmp_70_fu_1018_p4 = {{sub_ln19_fu_1012_p2[64:42]}};

assign tmp_71_fu_1032_p4 = {{mul_ln19_1_fu_1006_p2[64:42]}};

assign tmp_74_fu_1617_p4 = {{sub_ln166_fu_1611_p2[64:37]}};

assign tmp_75_fu_1627_p4 = {{mul_ln166_fu_1605_p2[64:37]}};

assign tmp_76_fu_1554_p4 = {{residual_fu_1542_p2[31:2]}};

assign tmp_77_fu_1570_p4 = {{residual_fu_1542_p2[31:3]}};

assign tmp_78_fu_1586_p4 = {{residual_fu_1542_p2[31:4]}};

assign tmp_79_fu_1098_p1 = Wt_X;

assign tmp_79_fu_1098_p3 = tmp_79_fu_1098_p1[32'd31];

assign tmp_80_fu_1862_p1 = Wt_Y;

assign tmp_80_fu_1862_p3 = tmp_80_fu_1862_p1[32'd31];

assign tmp_81_fu_1869_p4 = {{sub_ln185_fu_1856_p2[64:37]}};

assign tmp_82_fu_1883_p4 = {{mul_ln185_fu_1850_p2[64:37]}};

assign tmp_s_fu_1291_p3 = {{addr_offset_1_fu_1285_p2}, {4'd0}};

assign trunc_ln152_fu_1216_p1 = iact_count_fu_1210_p2[26:0];

assign trunc_ln168_1_fu_1308_p1 = sub_ln152_fu_1262_p2[10:0];

assign trunc_ln168_fu_1206_p1 = select_ln32_1_fu_1199_p3[26:0];

assign trunc_ln184_1_fu_1110_p4 = {{sub_ln184_fu_1105_p2[31:5]}};

assign trunc_ln184_2_fu_1130_p1 = Wt_X;

assign trunc_ln184_2_fu_1130_p4 = {{trunc_ln184_2_fu_1130_p1[31:5]}};

assign trunc_ln184_fu_1919_p1 = block_num_y_fu_1911_p3[27:0];

assign weight_buffer10_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer10_d0;

assign weight_buffer11_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer11_d0;

assign weight_buffer12_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer12_d0;

assign weight_buffer13_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer13_d0;

assign weight_buffer14_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer14_d0;

assign weight_buffer15_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer15_d0;

assign weight_buffer16_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer16_d0;

assign weight_buffer17_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer17_d0;

assign weight_buffer18_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer18_d0;

assign weight_buffer19_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer19_d0;

assign weight_buffer1_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer1_d0;

assign weight_buffer20_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer20_d0;

assign weight_buffer21_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer21_d0;

assign weight_buffer22_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer22_d0;

assign weight_buffer23_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer23_d0;

assign weight_buffer24_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer24_d0;

assign weight_buffer25_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer25_d0;

assign weight_buffer26_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer26_d0;

assign weight_buffer27_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer27_d0;

assign weight_buffer28_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer28_d0;

assign weight_buffer29_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer29_d0;

assign weight_buffer2_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer2_d0;

assign weight_buffer30_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer30_d0;

assign weight_buffer31_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer31_d0;

assign weight_buffer32_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer32_d0;

assign weight_buffer33_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer33_d0;

assign weight_buffer34_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer34_d0;

assign weight_buffer35_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer35_d0;

assign weight_buffer36_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer36_d0;

assign weight_buffer37_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer37_d0;

assign weight_buffer38_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer38_d0;

assign weight_buffer39_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer39_d0;

assign weight_buffer3_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer3_d0;

assign weight_buffer40_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer40_d0;

assign weight_buffer41_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer41_d0;

assign weight_buffer42_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer42_d0;

assign weight_buffer43_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer43_d0;

assign weight_buffer44_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer44_d0;

assign weight_buffer45_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer45_d0;

assign weight_buffer46_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer46_d0;

assign weight_buffer47_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer47_d0;

assign weight_buffer48_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer48_d0;

assign weight_buffer49_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer49_d0;

assign weight_buffer4_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer4_d0;

assign weight_buffer50_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer50_d0;

assign weight_buffer51_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer51_d0;

assign weight_buffer52_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer52_d0;

assign weight_buffer53_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer53_d0;

assign weight_buffer54_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer54_d0;

assign weight_buffer55_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer55_d0;

assign weight_buffer56_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer56_d0;

assign weight_buffer57_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer57_d0;

assign weight_buffer58_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer58_d0;

assign weight_buffer59_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer59_d0;

assign weight_buffer5_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer5_d0;

assign weight_buffer60_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer60_d0;

assign weight_buffer61_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer61_d0;

assign weight_buffer62_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer62_d0;

assign weight_buffer63_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer63_d0;

assign weight_buffer64_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer64_d0;

assign weight_buffer65_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer65_d0;

assign weight_buffer66_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer66_d0;

assign weight_buffer67_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer67_d0;

assign weight_buffer68_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer68_d0;

assign weight_buffer69_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer69_d0;

assign weight_buffer6_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer6_d0;

assign weight_buffer70_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer70_d0;

assign weight_buffer7_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer7_d0;

assign weight_buffer8_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer8_d0;

assign weight_buffer9_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer9_d0;

assign weight_buffer_d0 = grp_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2_fu_576_weight_buffer_d0;

assign weights_stream_0_0_0_0100_din = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_0100_din;

assign weights_stream_0_0_0_0101_din = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_0101_din;

assign weights_stream_0_0_0_071_din = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_071_din;

assign weights_stream_0_0_0_072_din = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_072_din;

assign weights_stream_0_0_0_073_din = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_073_din;

assign weights_stream_0_0_0_074_din = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_074_din;

assign weights_stream_0_0_0_075_din = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_075_din;

assign weights_stream_0_0_0_076_din = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_076_din;

assign weights_stream_0_0_0_077_din = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_077_din;

assign weights_stream_0_0_0_078_din = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_078_din;

assign weights_stream_0_0_0_079_din = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_079_din;

assign weights_stream_0_0_0_080_din = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_080_din;

assign weights_stream_0_0_0_081_din = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_081_din;

assign weights_stream_0_0_0_082_din = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_082_din;

assign weights_stream_0_0_0_083_din = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_083_din;

assign weights_stream_0_0_0_084_din = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_084_din;

assign weights_stream_0_0_0_085_din = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_085_din;

assign weights_stream_0_0_0_086_din = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_086_din;

assign weights_stream_0_0_0_087_din = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_087_din;

assign weights_stream_0_0_0_088_din = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_088_din;

assign weights_stream_0_0_0_089_din = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_089_din;

assign weights_stream_0_0_0_090_din = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_090_din;

assign weights_stream_0_0_0_091_din = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_091_din;

assign weights_stream_0_0_0_092_din = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_092_din;

assign weights_stream_0_0_0_093_din = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_093_din;

assign weights_stream_0_0_0_094_din = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_094_din;

assign weights_stream_0_0_0_095_din = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_095_din;

assign weights_stream_0_0_0_096_din = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_096_din;

assign weights_stream_0_0_0_097_din = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_097_din;

assign weights_stream_0_0_0_098_din = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_098_din;

assign weights_stream_0_0_0_099_din = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_099_din;

assign weights_stream_0_0_0_0_din = grp_ReadFromMem_Pipeline_VITIS_LOOP_187_14_VITIS_LOOP_189_15_VITIS_LOOP_192_16_fu_767_weights_stream_0_0_0_0_din;

assign zext_ln184_1_fu_1139_p1 = trunc_ln184_2_fu_1130_p4;

assign zext_ln184_fu_1120_p1 = trunc_ln184_1_fu_1110_p4;

assign zext_ln414_1_fu_1757_p1 = p_Result_s_fu_1751_p3;

assign zext_ln414_2_fu_1768_p1 = p_Result_1_fu_1761_p4;

assign zext_ln414_3_fu_1780_p1 = p_Result_2_fu_1772_p5;

assign zext_ln414_4_fu_1793_p1 = p_Result_3_fu_1784_p6;

assign zext_ln414_fu_1688_p1 = select_ln173_fu_1682_p3;

always @ (posedge ap_clk) begin
    sub_ln168_reg_2068[2:0] <= 3'b000;
    sub_ln152_reg_2073[2:0] <= 3'b000;
    mul256_reg_2078[0] <= 1'b0;
    trunc_ln168_1_reg_2087[2:0] <= 3'b000;
    tmp_6_reg_2281[4:0] <= 5'b00000;
end

endmodule //LINEAR_ReadFromMem
