

================================================================
== Vivado HLS Report for 'matrix_mult'
================================================================
* Date:           Wed Nov 12 20:11:11 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Lab4_MatrixMult
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.470 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       37|       37| 0.370 us | 0.370 us |   37|   37|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_loop         |       36|       36|        18|          -|          -|     2|    no    |
        | + Col_loop        |       16|       16|         8|          -|          -|     2|    no    |
        |  ++ Product_loop  |        6|        6|         3|          -|          -|     2|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      3|      0|    309|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|     74|    -|
|Register         |        -|      -|    212|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      3|    212|    383|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      3|   ~0  |      1|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln32_fu_272_p2       |     *    |      3|  0|  21|          32|          32|
    |c_fu_205_p2              |     +    |      0|  0|  10|           2|           1|
    |p_fu_237_p2              |     +    |      0|  0|  10|           2|           1|
    |r_fu_189_p2              |     +    |      0|  0|  10|           2|           1|
    |sum_fu_276_p2            |     +    |      0|  0|  39|          32|          32|
    |icmp_ln26_fu_183_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln28_fu_199_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln31_fu_231_p2      |   icmp   |      0|  0|   9|           2|           3|
    |select_ln32_1_fu_253_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln32_2_fu_215_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln32_3_fu_223_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln32_4_fu_259_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln32_5_fu_266_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln32_fu_247_p3    |  select  |      0|  0|  32|           1|          32|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      3|  0| 309|          82|         268|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  38|          7|    1|          7|
    |c_0_reg_145    |   9|          2|    2|          4|
    |p_0_reg_172    |   9|          2|    2|          4|
    |r_0_reg_134    |   9|          2|    2|          4|
    |sum_0_reg_156  |   9|          2|   32|         64|
    +---------------+----+-----------+-----+-----------+
    |Total          |  74|         15|   39|         83|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   6|   0|    6|          0|
    |c_0_reg_145            |   2|   0|    2|          0|
    |c_reg_297              |   2|   0|    2|          0|
    |mul_ln32_reg_354       |  32|   0|   32|          0|
    |p_0_reg_172            |   2|   0|    2|          0|
    |p_reg_339              |   2|   0|    2|          0|
    |r_0_reg_134            |   2|   0|    2|          0|
    |r_reg_284              |   2|   0|    2|          0|
    |select_ln32_2_reg_326  |  32|   0|   32|          0|
    |select_ln32_3_reg_331  |  32|   0|   32|          0|
    |select_ln32_4_reg_344  |  32|   0|   32|          0|
    |select_ln32_5_reg_349  |  32|   0|   32|          0|
    |sum_0_reg_156          |  32|   0|   32|          0|
    |trunc_ln32_1_reg_312   |   1|   0|    1|          0|
    |trunc_ln32_reg_289     |   1|   0|    1|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 212|   0|  212|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_start          |  in |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_done           | out |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_idle           | out |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_ready          | out |    1| ap_ctrl_hs |  matrix_mult | return value |
|mat_a_0_0         |  in |   32|   ap_none  |   mat_a_0_0  |    pointer   |
|mat_a_0_1         |  in |   32|   ap_none  |   mat_a_0_1  |    pointer   |
|mat_a_1_0         |  in |   32|   ap_none  |   mat_a_1_0  |    pointer   |
|mat_a_1_1         |  in |   32|   ap_none  |   mat_a_1_1  |    pointer   |
|mat_b_0_0         |  in |   32|   ap_none  |   mat_b_0_0  |    pointer   |
|mat_b_0_1         |  in |   32|   ap_none  |   mat_b_0_1  |    pointer   |
|mat_b_1_0         |  in |   32|   ap_none  |   mat_b_1_0  |    pointer   |
|mat_b_1_1         |  in |   32|   ap_none  |   mat_b_1_1  |    pointer   |
|mat_c_0_0         | out |   32|   ap_vld   |   mat_c_0_0  |    pointer   |
|mat_c_0_0_ap_vld  | out |    1|   ap_vld   |   mat_c_0_0  |    pointer   |
|mat_c_0_1         | out |   32|   ap_vld   |   mat_c_0_1  |    pointer   |
|mat_c_0_1_ap_vld  | out |    1|   ap_vld   |   mat_c_0_1  |    pointer   |
|mat_c_1_0         | out |   32|   ap_vld   |   mat_c_1_0  |    pointer   |
|mat_c_1_0_ap_vld  | out |    1|   ap_vld   |   mat_c_1_0  |    pointer   |
|mat_c_1_1         | out |   32|   ap_vld   |   mat_c_1_1  |    pointer   |
|mat_c_1_1_ap_vld  | out |    1|   ap_vld   |   mat_c_1_1  |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

