// Seed: 2439792960
module module_0 ();
endmodule
module module_1 (
    input  tri   id_0,
    input  wire  id_1,
    output logic id_2,
    output logic id_3
);
  always @(*) begin : LABEL_0
    id_2 <= ~id_1;
    id_3 = -1;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    input tri0 id_1,
    input wor id_2,
    output tri0 id_3,
    output supply0 id_4,
    input wor id_5,
    input wand id_6,
    input tri1 id_7,
    output uwire id_8
    , id_19,
    input wire id_9,
    input tri0 id_10,
    input tri0 id_11,
    input wand id_12,
    input tri0 id_13,
    input supply0 id_14,
    input supply1 id_15,
    input tri1 id_16,
    inout uwire id_17
    , id_20
);
  assign id_4 = id_16;
  module_0 modCall_1 ();
endmodule
