Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/kwesi/Desktop/VHDL_proj/SPI_master_slave/Master_tb_isim_beh.exe -prj /home/kwesi/Desktop/VHDL_proj/SPI_master_slave/Master_tb_beh.prj work.Master_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/kwesi/Desktop/VHDL_proj/SPI_master_slave/Master.vhd" into library work
Parsing VHDL file "/home/kwesi/Desktop/VHDL_proj/SPI_master_slave/Master_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 84428 KB
Fuse CPU Usage: 1400 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity Master [master_default]
Compiling architecture tb of entity master_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable /home/kwesi/Desktop/VHDL_proj/SPI_master_slave/Master_tb_isim_beh.exe
Fuse Memory Usage: 656784 KB
Fuse CPU Usage: 1500 ms
GCC CPU Usage: 310 ms
