# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do lab6_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+F:/lab6_demo2 {F:/lab6_demo2/setCC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:39 on Mar 04,2019
# vlog -reportprogress 300 -sv -work work "+incdir+F:/lab6_demo2" F:/lab6_demo2/setCC.sv 
# -- Compiling module setCC
# 
# Top level modules:
# 	setCC
# End time: 18:50:40 on Mar 04,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/lab6_demo2 {F:/lab6_demo2/ADDR2_MUX.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:40 on Mar 04,2019
# vlog -reportprogress 300 -sv -work work "+incdir+F:/lab6_demo2" F:/lab6_demo2/ADDR2_MUX.sv 
# -- Compiling module ADDR2_MUX
# 
# Top level modules:
# 	ADDR2_MUX
# End time: 18:50:41 on Mar 04,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/lab6_demo2 {F:/lab6_demo2/ADDR1_MUX.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:41 on Mar 04,2019
# vlog -reportprogress 300 -sv -work work "+incdir+F:/lab6_demo2" F:/lab6_demo2/ADDR1_MUX.sv 
# -- Compiling module ADDR1_MUX
# 
# Top level modules:
# 	ADDR1_MUX
# End time: 18:50:41 on Mar 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/lab6_demo2 {F:/lab6_demo2/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:41 on Mar 04,2019
# vlog -reportprogress 300 -sv -work work "+incdir+F:/lab6_demo2" F:/lab6_demo2/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 18:50:41 on Mar 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/lab6_demo2 {F:/lab6_demo2/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:42 on Mar 04,2019
# vlog -reportprogress 300 -sv -work work "+incdir+F:/lab6_demo2" F:/lab6_demo2/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 18:50:42 on Mar 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/lab6_demo2 {F:/lab6_demo2/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:42 on Mar 04,2019
# vlog -reportprogress 300 -sv -work work "+incdir+F:/lab6_demo2" F:/lab6_demo2/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 18:50:43 on Mar 04,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/lab6_demo2 {F:/lab6_demo2/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:43 on Mar 04,2019
# vlog -reportprogress 300 -sv -work work "+incdir+F:/lab6_demo2" F:/lab6_demo2/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 18:50:43 on Mar 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/lab6_demo2 {F:/lab6_demo2/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:43 on Mar 04,2019
# vlog -reportprogress 300 -sv -work work "+incdir+F:/lab6_demo2" F:/lab6_demo2/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 18:50:44 on Mar 04,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/lab6_demo2 {F:/lab6_demo2/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:44 on Mar 04,2019
# vlog -reportprogress 300 -sv -work work "+incdir+F:/lab6_demo2" F:/lab6_demo2/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:50:44 on Mar 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/lab6_demo2 {F:/lab6_demo2/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:44 on Mar 04,2019
# vlog -reportprogress 300 -sv -work work "+incdir+F:/lab6_demo2" F:/lab6_demo2/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 18:50:45 on Mar 04,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/lab6_demo2 {F:/lab6_demo2/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:45 on Mar 04,2019
# vlog -reportprogress 300 -sv -work work "+incdir+F:/lab6_demo2" F:/lab6_demo2/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 18:50:45 on Mar 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/lab6_demo2 {F:/lab6_demo2/register_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:45 on Mar 04,2019
# vlog -reportprogress 300 -sv -work work "+incdir+F:/lab6_demo2" F:/lab6_demo2/register_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 18:50:46 on Mar 04,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/lab6_demo2 {F:/lab6_demo2/ALU_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:46 on Mar 04,2019
# vlog -reportprogress 300 -sv -work work "+incdir+F:/lab6_demo2" F:/lab6_demo2/ALU_mux.sv 
# -- Compiling module ALU_MUX
# 
# Top level modules:
# 	ALU_MUX
# End time: 18:50:46 on Mar 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/lab6_demo2 {F:/lab6_demo2/databusMUX.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:46 on Mar 04,2019
# vlog -reportprogress 300 -sv -work work "+incdir+F:/lab6_demo2" F:/lab6_demo2/databusMUX.sv 
# -- Compiling module DatabusMUX
# 
# Top level modules:
# 	DatabusMUX
# End time: 18:50:47 on Mar 04,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/lab6_demo2 {F:/lab6_demo2/PCMUX.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:47 on Mar 04,2019
# vlog -reportprogress 300 -sv -work work "+incdir+F:/lab6_demo2" F:/lab6_demo2/PCMUX.sv 
# -- Compiling module PC_MUX
# 
# Top level modules:
# 	PC_MUX
# End time: 18:50:47 on Mar 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/lab6_demo2 {F:/lab6_demo2/DRMUX.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:47 on Mar 04,2019
# vlog -reportprogress 300 -sv -work work "+incdir+F:/lab6_demo2" F:/lab6_demo2/DRMUX.sv 
# -- Compiling module DR_MUX
# 
# Top level modules:
# 	DR_MUX
# End time: 18:50:48 on Mar 04,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/lab6_demo2 {F:/lab6_demo2/SR1mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:48 on Mar 04,2019
# vlog -reportprogress 300 -sv -work work "+incdir+F:/lab6_demo2" F:/lab6_demo2/SR1mux.sv 
# -- Compiling module SR1_MUX
# 
# Top level modules:
# 	SR1_MUX
# End time: 18:50:48 on Mar 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/lab6_demo2 {F:/lab6_demo2/SR2mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:48 on Mar 04,2019
# vlog -reportprogress 300 -sv -work work "+incdir+F:/lab6_demo2" F:/lab6_demo2/SR2mux.sv 
# -- Compiling module SR2_MUX
# 
# Top level modules:
# 	SR2_MUX
# End time: 18:50:49 on Mar 04,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/lab6_demo2 {F:/lab6_demo2/setBEN.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:49 on Mar 04,2019
# vlog -reportprogress 300 -sv -work work "+incdir+F:/lab6_demo2" F:/lab6_demo2/setBEN.sv 
# -- Compiling module setBEN
# 
# Top level modules:
# 	setBEN
# End time: 18:50:49 on Mar 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/lab6_demo2 {F:/lab6_demo2/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:49 on Mar 04,2019
# vlog -reportprogress 300 -sv -work work "+incdir+F:/lab6_demo2" F:/lab6_demo2/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 18:50:50 on Mar 04,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/lab6_demo2 {F:/lab6_demo2/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:50 on Mar 04,2019
# vlog -reportprogress 300 -sv -work work "+incdir+F:/lab6_demo2" F:/lab6_demo2/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 18:50:50 on Mar 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/lab6_demo2 {F:/lab6_demo2/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:50 on Mar 04,2019
# vlog -reportprogress 300 -sv -work work "+incdir+F:/lab6_demo2" F:/lab6_demo2/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 18:50:51 on Mar 04,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+F:/lab6_demo2 {F:/lab6_demo2/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:51 on Mar 04,2019
# vlog -reportprogress 300 -sv -work work "+incdir+F:/lab6_demo2" F:/lab6_demo2/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 18:50:51 on Mar 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+F:/lab6_demo2 {F:/lab6_demo2/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:52 on Mar 04,2019
# vlog -reportprogress 300 -sv -work work "+incdir+F:/lab6_demo2" F:/lab6_demo2/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:50:52 on Mar 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:50:52 on Mar 04,2019
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.slc3
# Loading work.PC_MUX
# Loading work.ALU_MUX
# Loading work.DatabusMUX
# Loading work.SR1_MUX
# Loading work.SR2_MUX
# Loading work.DR_MUX
# Loading work.setBEN
# Loading work.ADDR2_MUX
# Loading work.ADDR1_MUX
# Loading work.setCC
# Loading work.HexDriver
# Loading work.reg_16
# Loading work.datapath
# Loading work.reg_file
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 5000 ns
# ** Warning: (vsim-8315) F:/lab6_demo2/register_file.sv(36): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mt/my_slc/reg_file_unit
# ** Warning: (vsim-8315) F:/lab6_demo2/register_file.sv(47): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mt/my_slc/reg_file_unit
# ** Warning: (vsim-8315) F:/lab6_demo2/ADDR1_MUX.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mt/my_slc/addr1mux
# ** Warning: (vsim-8315) F:/lab6_demo2/ADDR2_MUX.sv(8): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mt/my_slc/addr2mux
# ** Warning: (vsim-8315) F:/lab6_demo2/register_file.sv(36): No condition is true in the unique/priority if/case statement.
#    Time: 30 ns  Iteration: 2  Instance: /testbench/mt/my_slc/reg_file_unit
# End time: 19:34:37 on Mar 04,2019, Elapsed time: 0:43:45
# Errors: 0, Warnings: 5
