{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 05 13:46:23 2020 " "Info: Processing started: Mon Oct 05 13:46:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8X300_gen2 -c 8X300 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 8X300_gen2 -c 8X300" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.v 10 10 " "Info: Found 10 design units, including 10 entities, in source file toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 N8X300 " "Info: Found entity 1: N8X300" {  } { { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 right_rotate " "Info: Found entity 2: right_rotate" {  } { { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 492 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 mask_unit " "Info: Found entity 3: mask_unit" {  } { { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 514 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 ALU " "Info: Found entity 4: ALU" {  } { { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 532 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "5 IO_latch " "Info: Found entity 5: IO_latch" {  } { { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 562 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "6 shift_merge " "Info: Found entity 6: shift_merge" {  } { { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 589 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "7 reg_file " "Info: Found entity 7: reg_file" {  } { { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 629 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "8 decode_unit " "Info: Found entity 8: decode_unit" {  } { { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 642 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "9 PC " "Info: Found entity 9: PC" {  } { { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 1187 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "10 hazard_unit " "Info: Found entity 10: hazard_unit" {  } { { "toplevel.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 1248 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Info: Found entity 1: Testbench" {  } { { "testbench.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/testbench.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file ROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_high " "Info: Found entity 1: ROM_high" {  } { { "ROM.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/ROM.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 ROM_low " "Info: Found entity 2: ROM_low" {  } { { "ROM.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/ROM.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file IO.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO_mod " "Info: Found entity 1: IO_mod" {  } { { "IO.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/IO.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 testmem " "Info: Found entity 2: testmem" {  } { { "IO.v" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/IO.v" 41 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "N8X300 " "Info: Elaborating entity \"N8X300\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_latch IO_latch:IO_latch0 " "Info: Elaborating entity \"IO_latch\" for hierarchy \"IO_latch:IO_latch0\"" {  } { { "toplevel.v" "IO_latch0" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 382 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "IO_latch:IO_latch0\|altsyncram:LBA_reg\[7\]__1 " "Info: Inferred altsyncram megafunction from the following design logic: \"IO_latch:IO_latch0\|altsyncram:LBA_reg\[7\]__1\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Info: Parameter WIDTH_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Info: Parameter WIDTHAD_A set to 2" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Info: Parameter NUMWORDS_A set to 4" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Info: Parameter WIDTH_B set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Info: Parameter WIDTHAD_B set to 2" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Info: Parameter NUMWORDS_B set to 4" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IO_latch:IO_latch0\|altsyncram:LBA_reg\[7\]__1 " "Info: Elaborating entity \"altsyncram\" for hierarchy \"IO_latch:IO_latch0\|altsyncram:LBA_reg\[7\]__1\"" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_latch:IO_latch0\|altsyncram:LBA_reg\[7\]__1 " "Info: Elaborated megafunction instantiation \"IO_latch:IO_latch0\|altsyncram:LBA_reg\[7\]__1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_latch:IO_latch0\|altsyncram:LBA_reg\[7\]__1 " "Info: Instantiated megafunction \"IO_latch:IO_latch0\|altsyncram:LBA_reg\[7\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Info: Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Info: Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Info: Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Info: Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Info: Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vii1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vii1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vii1 " "Info: Found entity 1: altsyncram_vii1" {  } { { "db/altsyncram_vii1.tdf" "" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/db/altsyncram_vii1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vii1 IO_latch:IO_latch0\|altsyncram:LBA_reg\[7\]__1\|altsyncram_vii1:auto_generated " "Info: Elaborating entity \"altsyncram_vii1\" for hierarchy \"IO_latch:IO_latch0\|altsyncram:LBA_reg\[7\]__1\|altsyncram_vii1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:reg_file0 " "Info: Elaborating entity \"reg_file\" for hierarchy \"reg_file:reg_file0\"" {  } { { "toplevel.v" "reg_file0" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 391 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_rotate right_rotate:right_rotate0 " "Info: Elaborating entity \"right_rotate\" for hierarchy \"right_rotate:right_rotate0\"" {  } { { "toplevel.v" "right_rotate0" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 401 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mask_unit mask_unit:mask0 " "Info: Elaborating entity \"mask_unit\" for hierarchy \"mask_unit:mask0\"" {  } { { "toplevel.v" "mask0" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 403 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU0 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:ALU0\"" {  } { { "toplevel.v" "ALU0" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 414 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_merge shift_merge:shift_merge0 " "Info: Elaborating entity \"shift_merge\" for hierarchy \"shift_merge:shift_merge0\"" {  } { { "toplevel.v" "shift_merge0" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 416 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC0 " "Info: Elaborating entity \"PC\" for hierarchy \"PC:PC0\"" {  } { { "toplevel.v" "PC0" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 429 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_unit decode_unit:decode_unit0 " "Info: Elaborating entity \"decode_unit\" for hierarchy \"decode_unit:decode_unit0\"" {  } { { "toplevel.v" "decode_unit0" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 462 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit hazard_unit:hazard_unit0 " "Info: Elaborating entity \"hazard_unit\" for hierarchy \"hazard_unit:hazard_unit0\"" {  } { { "toplevel.v" "hazard_unit0" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 489 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "2 " "Info: Found 2 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "reg_file:reg_file0\|rfile__dual " "Info: RAM logic \"reg_file:reg_file0\|rfile__dual\" is uninferred due to inappropriate RAM size" {  } { { "toplevel.v" "rfile__dual" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 631 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 0} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "reg_file:reg_file0\|rfile " "Info: RAM logic \"reg_file:reg_file0\|rfile\" is uninferred due to inappropriate RAM size" {  } { { "toplevel.v" "rfile" { Text "C:/Documents and Settings/Admin/My Documents/Pipelined_8X300_gen2/toplevel.v" 631 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "56 56 " "Info: 56 registers lost all their fanouts during netlist optimizations. The first 56 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~32 " "Info: Register \"reg_file:reg_file0\|rfile__dual~32\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~34 " "Info: Register \"reg_file:reg_file0\|rfile__dual~34\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~36 " "Info: Register \"reg_file:reg_file0\|rfile__dual~36\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~38 " "Info: Register \"reg_file:reg_file0\|rfile__dual~38\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~40 " "Info: Register \"reg_file:reg_file0\|rfile__dual~40\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~42 " "Info: Register \"reg_file:reg_file0\|rfile__dual~42\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~44 " "Info: Register \"reg_file:reg_file0\|rfile__dual~44\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~46 " "Info: Register \"reg_file:reg_file0\|rfile__dual~46\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~48 " "Info: Register \"reg_file:reg_file0\|rfile__dual~48\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~50 " "Info: Register \"reg_file:reg_file0\|rfile__dual~50\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~52 " "Info: Register \"reg_file:reg_file0\|rfile__dual~52\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~54 " "Info: Register \"reg_file:reg_file0\|rfile__dual~54\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~56 " "Info: Register \"reg_file:reg_file0\|rfile__dual~56\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~58 " "Info: Register \"reg_file:reg_file0\|rfile__dual~58\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~60 " "Info: Register \"reg_file:reg_file0\|rfile__dual~60\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~62 " "Info: Register \"reg_file:reg_file0\|rfile__dual~62\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~64 " "Info: Register \"reg_file:reg_file0\|rfile__dual~64\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~66 " "Info: Register \"reg_file:reg_file0\|rfile__dual~66\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~68 " "Info: Register \"reg_file:reg_file0\|rfile__dual~68\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~70 " "Info: Register \"reg_file:reg_file0\|rfile__dual~70\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~72 " "Info: Register \"reg_file:reg_file0\|rfile__dual~72\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~74 " "Info: Register \"reg_file:reg_file0\|rfile__dual~74\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~76 " "Info: Register \"reg_file:reg_file0\|rfile__dual~76\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~78 " "Info: Register \"reg_file:reg_file0\|rfile__dual~78\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~80 " "Info: Register \"reg_file:reg_file0\|rfile__dual~80\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~82 " "Info: Register \"reg_file:reg_file0\|rfile__dual~82\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~84 " "Info: Register \"reg_file:reg_file0\|rfile__dual~84\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~86 " "Info: Register \"reg_file:reg_file0\|rfile__dual~86\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~88 " "Info: Register \"reg_file:reg_file0\|rfile__dual~88\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~90 " "Info: Register \"reg_file:reg_file0\|rfile__dual~90\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~92 " "Info: Register \"reg_file:reg_file0\|rfile__dual~92\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~94 " "Info: Register \"reg_file:reg_file0\|rfile__dual~94\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~96 " "Info: Register \"reg_file:reg_file0\|rfile__dual~96\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~98 " "Info: Register \"reg_file:reg_file0\|rfile__dual~98\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~100 " "Info: Register \"reg_file:reg_file0\|rfile__dual~100\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~102 " "Info: Register \"reg_file:reg_file0\|rfile__dual~102\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~104 " "Info: Register \"reg_file:reg_file0\|rfile__dual~104\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~106 " "Info: Register \"reg_file:reg_file0\|rfile__dual~106\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~108 " "Info: Register \"reg_file:reg_file0\|rfile__dual~108\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~110 " "Info: Register \"reg_file:reg_file0\|rfile__dual~110\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~112 " "Info: Register \"reg_file:reg_file0\|rfile__dual~112\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~114 " "Info: Register \"reg_file:reg_file0\|rfile__dual~114\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~116 " "Info: Register \"reg_file:reg_file0\|rfile__dual~116\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~118 " "Info: Register \"reg_file:reg_file0\|rfile__dual~118\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~120 " "Info: Register \"reg_file:reg_file0\|rfile__dual~120\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~122 " "Info: Register \"reg_file:reg_file0\|rfile__dual~122\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~124 " "Info: Register \"reg_file:reg_file0\|rfile__dual~124\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~126 " "Info: Register \"reg_file:reg_file0\|rfile__dual~126\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~128 " "Info: Register \"reg_file:reg_file0\|rfile__dual~128\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~130 " "Info: Register \"reg_file:reg_file0\|rfile__dual~130\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~132 " "Info: Register \"reg_file:reg_file0\|rfile__dual~132\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~134 " "Info: Register \"reg_file:reg_file0\|rfile__dual~134\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~136 " "Info: Register \"reg_file:reg_file0\|rfile__dual~136\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~138 " "Info: Register \"reg_file:reg_file0\|rfile__dual~138\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~140 " "Info: Register \"reg_file:reg_file0\|rfile__dual~140\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reg_file:reg_file0\|rfile__dual~142 " "Info: Register \"reg_file:reg_file0\|rfile__dual~142\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "903 " "Info: Implemented 903 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Info: Implemented 27 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Info: Implemented 27 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "841 " "Info: Implemented 841 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 05 13:46:39 2020 " "Info: Processing ended: Mon Oct 05 13:46:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
