// Seed: 3242588831
module module_0 (
    output supply1 id_0,
    output wire id_1
    , id_3
);
  assign id_0 = 1'b0 == 1;
  assign module_1.id_6 = 0;
  tri id_4 = 1;
endmodule
module module_1 (
    input  wand  id_0,
    input  wand  id_1,
    output logic id_2,
    output wire  id_3,
    output tri   id_4,
    output uwire id_5,
    input  uwire id_6,
    input  wire  id_7,
    input  uwire id_8,
    input  wand  id_9,
    input  logic id_10,
    output tri0  id_11
);
  always #1 begin : LABEL_0
    id_2 <= id_10;
  end
  module_0 modCall_1 (
      id_5,
      id_4
  );
endmodule
