$date
	Wed May 23 18:50:42 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fifo_stack_tb $end
$var wire 1 ! reset $end
$var wire 1 " full $end
$var wire 1 # empty $end
$var wire 1 $ busy $end
$var wire 8 % O_DATA [7:0] $end
$var reg 8 & I_DATA [7:0] $end
$var reg 1 ' clk $end
$var reg 1 ( pop $end
$var reg 1 ) save $end
$scope module FIFO $end
$var wire 1 ( FIFO_pop $end
$var wire 1 ! FIFO_reset $end
$var wire 1 ) FIFO_save $end
$var wire 8 * I_DATA [7:0] $end
$var wire 1 ' clk $end
$var wire 8 + full [7:0] $end
$var wire 8 , empty [7:0] $end
$var wire 8 - busy [7:0] $end
$var wire 8 . O_DATA [7:0] $end
$var wire 1 " FIFO_full $end
$var wire 1 # FIFO_empty $end
$var wire 1 $ FIFO_busy $end
$scope begin genblk1[0] $end
$scope module subFIFO $end
$var wire 1 ' clk $end
$var wire 1 / i_data $end
$var wire 1 ( pop $end
$var wire 1 ! reset $end
$var wire 1 ) save $end
$var wire 1 0 o_data $end
$var wire 1 1 fifo_s_SAVE $end
$var wire 1 2 fifo_s_POP $end
$var wire 1 3 fifo_s_IDLE $end
$var wire 1 4 fifo_full $end
$var wire 1 5 fifo_empty $end
$var wire 1 6 fifo_busy $end
$var reg 4 7 fifo_position_r [3:0] $end
$var reg 2 8 fifo_state_r [1:0] $end
$var reg 1 9 i_data_r $end
$var reg 15 : memory [14:0] $end
$var reg 1 0 o_data_r $end
$var reg 1 ; pop_r $end
$var reg 1 < reset_r $end
$var reg 1 = save_r $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$scope module subFIFO $end
$var wire 1 ' clk $end
$var wire 1 > i_data $end
$var wire 1 ( pop $end
$var wire 1 ! reset $end
$var wire 1 ) save $end
$var wire 1 ? o_data $end
$var wire 1 @ fifo_s_SAVE $end
$var wire 1 A fifo_s_POP $end
$var wire 1 B fifo_s_IDLE $end
$var wire 1 C fifo_full $end
$var wire 1 D fifo_empty $end
$var wire 1 E fifo_busy $end
$var reg 4 F fifo_position_r [3:0] $end
$var reg 2 G fifo_state_r [1:0] $end
$var reg 1 H i_data_r $end
$var reg 15 I memory [14:0] $end
$var reg 1 ? o_data_r $end
$var reg 1 J pop_r $end
$var reg 1 K reset_r $end
$var reg 1 L save_r $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$scope module subFIFO $end
$var wire 1 ' clk $end
$var wire 1 M i_data $end
$var wire 1 ( pop $end
$var wire 1 ! reset $end
$var wire 1 ) save $end
$var wire 1 N o_data $end
$var wire 1 O fifo_s_SAVE $end
$var wire 1 P fifo_s_POP $end
$var wire 1 Q fifo_s_IDLE $end
$var wire 1 R fifo_full $end
$var wire 1 S fifo_empty $end
$var wire 1 T fifo_busy $end
$var reg 4 U fifo_position_r [3:0] $end
$var reg 2 V fifo_state_r [1:0] $end
$var reg 1 W i_data_r $end
$var reg 15 X memory [14:0] $end
$var reg 1 N o_data_r $end
$var reg 1 Y pop_r $end
$var reg 1 Z reset_r $end
$var reg 1 [ save_r $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$scope module subFIFO $end
$var wire 1 ' clk $end
$var wire 1 \ i_data $end
$var wire 1 ( pop $end
$var wire 1 ! reset $end
$var wire 1 ) save $end
$var wire 1 ] o_data $end
$var wire 1 ^ fifo_s_SAVE $end
$var wire 1 _ fifo_s_POP $end
$var wire 1 ` fifo_s_IDLE $end
$var wire 1 a fifo_full $end
$var wire 1 b fifo_empty $end
$var wire 1 c fifo_busy $end
$var reg 4 d fifo_position_r [3:0] $end
$var reg 2 e fifo_state_r [1:0] $end
$var reg 1 f i_data_r $end
$var reg 15 g memory [14:0] $end
$var reg 1 ] o_data_r $end
$var reg 1 h pop_r $end
$var reg 1 i reset_r $end
$var reg 1 j save_r $end
$upscope $end
$upscope $end
$scope begin genblk1[4] $end
$scope module subFIFO $end
$var wire 1 ' clk $end
$var wire 1 k i_data $end
$var wire 1 ( pop $end
$var wire 1 ! reset $end
$var wire 1 ) save $end
$var wire 1 l o_data $end
$var wire 1 m fifo_s_SAVE $end
$var wire 1 n fifo_s_POP $end
$var wire 1 o fifo_s_IDLE $end
$var wire 1 p fifo_full $end
$var wire 1 q fifo_empty $end
$var wire 1 r fifo_busy $end
$var reg 4 s fifo_position_r [3:0] $end
$var reg 2 t fifo_state_r [1:0] $end
$var reg 1 u i_data_r $end
$var reg 15 v memory [14:0] $end
$var reg 1 l o_data_r $end
$var reg 1 w pop_r $end
$var reg 1 x reset_r $end
$var reg 1 y save_r $end
$upscope $end
$upscope $end
$scope begin genblk1[5] $end
$scope module subFIFO $end
$var wire 1 ' clk $end
$var wire 1 z i_data $end
$var wire 1 ( pop $end
$var wire 1 ! reset $end
$var wire 1 ) save $end
$var wire 1 { o_data $end
$var wire 1 | fifo_s_SAVE $end
$var wire 1 } fifo_s_POP $end
$var wire 1 ~ fifo_s_IDLE $end
$var wire 1 !" fifo_full $end
$var wire 1 "" fifo_empty $end
$var wire 1 #" fifo_busy $end
$var reg 4 $" fifo_position_r [3:0] $end
$var reg 2 %" fifo_state_r [1:0] $end
$var reg 1 &" i_data_r $end
$var reg 15 '" memory [14:0] $end
$var reg 1 { o_data_r $end
$var reg 1 (" pop_r $end
$var reg 1 )" reset_r $end
$var reg 1 *" save_r $end
$upscope $end
$upscope $end
$scope begin genblk1[6] $end
$scope module subFIFO $end
$var wire 1 ' clk $end
$var wire 1 +" i_data $end
$var wire 1 ( pop $end
$var wire 1 ! reset $end
$var wire 1 ) save $end
$var wire 1 ," o_data $end
$var wire 1 -" fifo_s_SAVE $end
$var wire 1 ." fifo_s_POP $end
$var wire 1 /" fifo_s_IDLE $end
$var wire 1 0" fifo_full $end
$var wire 1 1" fifo_empty $end
$var wire 1 2" fifo_busy $end
$var reg 4 3" fifo_position_r [3:0] $end
$var reg 2 4" fifo_state_r [1:0] $end
$var reg 1 5" i_data_r $end
$var reg 15 6" memory [14:0] $end
$var reg 1 ," o_data_r $end
$var reg 1 7" pop_r $end
$var reg 1 8" reset_r $end
$var reg 1 9" save_r $end
$upscope $end
$upscope $end
$scope begin genblk1[7] $end
$scope module subFIFO $end
$var wire 1 ' clk $end
$var wire 1 :" i_data $end
$var wire 1 ( pop $end
$var wire 1 ! reset $end
$var wire 1 ) save $end
$var wire 1 ;" o_data $end
$var wire 1 <" fifo_s_SAVE $end
$var wire 1 =" fifo_s_POP $end
$var wire 1 >" fifo_s_IDLE $end
$var wire 1 ?" fifo_full $end
$var wire 1 @" fifo_empty $end
$var wire 1 A" fifo_busy $end
$var reg 4 B" fifo_position_r [3:0] $end
$var reg 2 C" fifo_state_r [1:0] $end
$var reg 1 D" i_data_r $end
$var reg 15 E" memory [14:0] $end
$var reg 1 ;" o_data_r $end
$var reg 1 F" pop_r $end
$var reg 1 G" reset_r $end
$var reg 1 H" save_r $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0H"
0G"
0F"
b0 E"
0D"
b0 C"
b0 B"
0A"
1@"
0?"
1>"
0="
0<"
0;"
0:"
09"
08"
07"
b0 6"
05"
b0 4"
b0 3"
02"
11"
00"
1/"
0."
0-"
0,"
0+"
0*"
0)"
0("
b0 '"
0&"
b0 %"
b0 $"
0#"
1""
0!"
1~
0}
0|
0{
0z
0y
0x
0w
b0 v
0u
b0 t
b0 s
0r
1q
0p
1o
0n
0m
0l
0k
0j
0i
0h
b0 g
0f
b0 e
b0 d
0c
1b
0a
1`
0_
0^
0]
0\
0[
0Z
0Y
b0 X
0W
b0 V
b0 U
0T
1S
0R
1Q
0P
0O
0N
0M
0L
0K
0J
b0 I
0H
b0 G
b0 F
0E
1D
0C
1B
0A
0@
0?
0>
0=
0<
0;
b0 :
09
b0 8
b0 7
06
15
04
13
02
01
00
0/
b0 .
b0 -
b11111111 ,
b0 +
b0 *
0)
0(
0'
b0 &
b0 %
0$
1#
0"
0!
$end
#1
1'
#2
0'
#3
1'
#4
0'
#5
1'
#6
1/
1+"
b1000001 &
b1000001 *
0'
#7
1'
#8
1)
0'
#9
19
1=
1L
1[
1j
1y
1*"
15"
19"
1H"
1'
#10
0/
0+"
b0 &
b0 *
0)
0'
#11
1$
1A"
0>"
1<"
12"
0/"
1-"
1#"
0~
1|
1r
0o
1m
1c
0`
1^
1T
0Q
1O
1E
0B
1@
b11111111 -
16
03
11
b1 C"
0H"
b1 4"
09"
b1 %"
0*"
b1 t
0y
b1 e
0j
b1 V
0[
b1 G
0L
b1 8
0=
1'
#12
0'
#13
0#
01
05
0@
0D
0O
0S
0^
0b
0m
0q
0|
0""
0-"
01"
0<"
b0 ,
0@"
b11 8
b1 :
b1 7
b11 G
b1 F
b11 V
b1 U
b11 e
b1 d
b11 t
b1 s
b11 %"
b1 $"
b11 4"
b1 6"
b1 3"
b11 C"
b1 B"
1'
#14
0'
#15
0$
0A"
1>"
02"
1/"
0#"
1~
0r
1o
0c
1`
0T
1Q
0E
1B
b0 -
06
13
b0 C"
1,"
b0 4"
b0 %"
b0 t
b0 e
b0 V
b0 G
b1000001 %
b1000001 .
10
b0 8
1'
#16
0'
#17
1'
#18
1/
1>
1\
1k
1+"
1)
b1011011 &
b1011011 *
0'
#19
1H"
19"
1*"
1y
1u
1j
1f
1[
1L
1H
1=
1'
#20
0/
0>
0\
0k
0+"
0)
b0 &
b0 *
0'
#21
1$
16
03
11
1E
0B
1@
1T
0Q
1O
1c
0`
1^
1r
0o
1m
1#"
0~
1|
12"
0/"
1-"
b11111111 -
1A"
0>"
1<"
0=
b1 8
0L
b1 G
0[
b1 V
0j
b1 e
0y
b1 t
0*"
b1 %"
09"
b1 4"
0H"
b1 C"
1'
#22
0'
#23
0<"
0-"
0|
0m
0^
0O
0@
01
b10 B"
b11 C"
b10 3"
b11 6"
b11 4"
b10 $"
b11 %"
b10 s
b10 v
b11 t
b10 d
b10 g
b11 e
b10 U
b11 V
b10 F
b10 I
b11 G
b10 7
b11 :
b11 8
1'
#24
0'
#25
0$
06
13
0E
1B
0T
1Q
0c
1`
0r
1o
0#"
1~
02"
1/"
b0 -
0A"
1>"
b0 8
b0 G
b0 V
b0 e
b0 t
b0 %"
b0 4"
b0 C"
1'
#26
0'
#27
1'
#28
1/
1>
1z
1+"
1)
b1100011 &
b1100011 *
0'
#29
1=
1L
1[
0f
1j
0u
1y
1&"
1*"
19"
1H"
1'
#30
0/
0>
0z
0+"
0)
b0 &
b0 *
0'
#31
1$
1A"
0>"
1<"
12"
0/"
1-"
1#"
0~
1|
1r
0o
1m
1c
0`
1^
1T
0Q
1O
1E
0B
1@
b11111111 -
16
03
11
b1 C"
0H"
b1 4"
09"
b1 %"
0*"
b1 t
0y
b1 e
0j
b1 V
0[
b1 G
0L
b1 8
0=
1'
#32
0'
#33
01
0@
0O
0^
0m
0|
0-"
0<"
b11 8
b111 :
b11 7
b11 G
b110 I
b11 F
b11 V
b11 U
b11 e
b11 d
b11 t
b11 s
b11 %"
b100 '"
b11 $"
b11 4"
b111 6"
b11 3"
b11 C"
b11 B"
1'
#34
0'
#35
0$
0A"
1>"
02"
1/"
0#"
1~
0r
1o
0c
1`
0T
1Q
0E
1B
b0 -
06
13
b0 C"
b0 4"
b0 %"
b0 t
b0 e
b0 V
b0 G
b0 8
1'
#36
0'
#37
1'
#38
1(
0'
#39
1F"
17"
1("
1w
1h
1Y
1J
1;
1'
#40
0(
0'
#41
1$
16
03
12
1E
0B
1A
1T
0Q
1P
1c
0`
1_
1r
0o
1n
1#"
0~
1}
12"
0/"
1."
b11111111 -
1A"
0>"
1="
0;
b10 8
0J
b10 G
0Y
b10 V
0h
b10 e
0w
b10 t
0("
b10 %"
07"
b10 4"
0F"
b10 C"
1'
#42
0'
#43
0="
0."
0}
0n
0_
0P
0A
02
b10 B"
b11 C"
b10 3"
b11 6"
b11 4"
b10 $"
b10 '"
b11 %"
b10 s
b1 v
b11 t
b10 d
b1 g
b11 e
b10 U
b11 V
b10 F
b11 I
b11 G
b10 7
b11 :
b11 8
1'
#44
0'
#45
0$
06
13
0E
1B
0T
1Q
0c
1`
0r
1o
0#"
1~
02"
1/"
b0 -
0A"
1>"
b0 8
b0 G
1?
b0 V
b0 e
1]
b0 t
b1011011 %
b1011011 .
1l
b0 %"
b0 4"
b0 C"
1'
#46
0'
#47
1'
#48
1(
0'
#49
1;
1J
1Y
1h
1w
1("
17"
1F"
1'
#50
0(
0'
#51
1$
1A"
0>"
1="
12"
0/"
1."
1#"
0~
1}
1r
0o
1n
1c
0`
1_
1T
0Q
1P
1E
0B
1A
b11111111 -
16
03
12
b10 C"
0F"
b10 4"
07"
b10 %"
0("
b10 t
0w
b10 e
0h
b10 V
0Y
b10 G
0J
b10 8
0;
1'
#52
0'
#53
02
0A
0P
0_
0n
0}
0."
0="
b11 8
b1 :
b1 7
b11 G
b1 I
b1 F
b11 V
b1 U
b11 e
b0 g
b1 d
b11 t
b0 v
b1 s
b11 %"
b1 '"
b1 $"
b11 4"
b1 6"
b1 3"
b11 C"
b1 B"
1'
#54
0'
#55
0$
0A"
1>"
02"
1/"
0#"
1~
0r
1o
0c
1`
0T
1Q
0E
1B
b0 -
06
13
b0 C"
b0 4"
1{
b0 %"
0l
b0 t
b1100011 %
b1100011 .
0]
b0 e
b0 V
b0 G
b0 8
1'
#56
0'
#57
1'
#58
1(
0'
#59
1F"
17"
1("
1w
1h
1Y
1J
1;
1'
#60
0(
0'
#61
1$
16
03
12
1E
0B
1A
1T
0Q
1P
1c
0`
1_
1r
0o
1n
1#"
0~
1}
12"
0/"
1."
b11111111 -
1A"
0>"
1="
0;
b10 8
0J
b10 G
0Y
b10 V
0h
b10 e
0w
b10 t
0("
b10 %"
07"
b10 4"
0F"
b10 C"
1'
#62
0'
#63
1#
1@"
0="
11"
0."
1""
0}
1q
0n
1b
0_
1S
0P
1D
0A
b11111111 ,
15
02
b0 B"
b11 C"
b0 3"
b0 6"
b11 4"
b0 $"
b0 '"
b11 %"
b0 s
b11 t
b0 d
b11 e
b0 U
b11 V
b0 F
b0 I
b11 G
b0 7
b0 :
b11 8
1'
#64
0'
#65
0$
06
13
0E
1B
0T
1Q
0c
1`
0r
1o
0#"
1~
02"
1/"
b0 -
0A"
1>"
b0 8
00
b0 G
0?
b0 V
b0 e
b0 t
b0 %"
0{
b0 4"
b0 %
b0 .
0,"
b0 C"
1'
#66
0'
#67
1'
#68
0'
#69
1'
#70
0'
#71
1'
#72
0'
#73
1'
#74
0'
#75
1'
#76
0'
#77
1'
#78
0'
#79
1'
#80
0'
#81
1'
#82
0'
#83
1'
#84
0'
#85
1'
#86
0'
#87
1'
#88
0'
#89
1'
#90
0'
#91
1'
#92
0'
#93
1'
#94
0'
#95
1'
#96
0'
#97
1'
#98
0'
#99
1'
#100
0'
#101
1'
#102
0'
#103
1'
#104
0'
#105
1'
#106
0'
#107
1'
#108
0'
#109
1'
#110
0'
#111
1'
#112
0'
#113
1'
#114
0'
#115
1'
#116
0'
#117
1'
#118
0'
#119
1'
#120
0'
#121
1'
#122
0'
#123
1'
#124
0'
#125
1'
#126
0'
#127
1'
#128
0'
#129
1'
#130
0'
