// Copyright (C) 2021  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition"

// DATE "05/19/2023 03:22:22"

// 
// Device: Altera EP4CGX150DF31C7 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	reset,
	start,
	EndFlag);
input 	logic clk ;
input 	logic reset ;
input 	logic start ;
output 	logic EndFlag ;

// Design Ports Information
// EndFlag	=>  Location: PIN_T24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_U30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \EndFlag~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \cpu|pcu|Add0~6 ;
wire \cpu|pcu|Add0~7_combout ;
wire \cpu|pcu|Add0~12_combout ;
wire \reset~input_o ;
wire \cpu|pcu|Add0~8 ;
wire \cpu|pcu|Add0~9_combout ;
wire \instr_mem|RAM~28_combout ;
wire \instr_mem|RAM~49_combout ;
wire \cpu|pcu|Add0~11_combout ;
wire \instr_mem|RAM~26_combout ;
wire \instr_mem|RAM~48_combout ;
wire \cpu|pcu|Add0~1 ;
wire \cpu|pcu|Add0~2_combout ;
wire \cpu|pcu|Add0~4_combout ;
wire \cpu|pcu|Add0~3 ;
wire \cpu|pcu|Add0~5_combout ;
wire \cpu|pcu|Add0~13_combout ;
wire \instr_mem|RAM~32_combout ;
wire \instr_mem|RAM~33_combout ;
wire \cpu|pcu|Add0~10 ;
wire \cpu|pcu|Add0~14_combout ;
wire \cpu|pcu|pcreg|q[7]~9_combout ;
wire \cpu|pcu|pcreg|q[7]~10_combout ;
wire \instr_mem|RAM~20_combout ;
wire \instr_mem|RAM~22_combout ;
wire \instr_mem|RAM~21_combout ;
wire \instr_mem|RAM~23_combout ;
wire \instr_mem|RAM~25_combout ;
wire \instr_mem|RAM~27_combout ;
wire \cpu|pcu|pcreg|q[7]~0_combout ;
wire \instr_mem|RAM~34_combout ;
wire \instr_mem|RAM~35_combout ;
wire \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr5|counter_comb_bita0~combout ;
wire \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr5|counter_comb_bita0~COUT ;
wire \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr5|counter_comb_bita0~0_combout ;
wire \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe6~feeder_combout ;
wire \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe6~q ;
wire \cpu|cn|FlagsWrite~0_combout ;
wire \cpu|cn|FlagsWrite~1_combout ;
wire \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~1 ;
wire \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~2_combout ;
wire \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~3 ;
wire \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4_combout ;
wire \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ;
wire \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~0_combout ;
wire \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ;
wire \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe3a[1]~0_combout ;
wire \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ;
wire \instr_mem|RAM~45_combout ;
wire \instr_mem|RAM~52_combout ;
wire \instr_mem|RAM~43_combout ;
wire \instr_mem|RAM~42_combout ;
wire \instr_mem|RAM~44_combout ;
wire \cpu|cn|MemtoReg~0_combout ;
wire \cpu|cn|Mux2~0_combout ;
wire \cpu|cn|Decoder0~0_combout ;
wire \~GND~combout ;
wire \instr_mem|RAM~36_combout ;
wire \instr_mem|RAM~50_combout ;
wire \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10 ;
wire \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a6 ;
wire \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ;
wire \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11 ;
wire \cpu|dp|reg_file|rf~46_combout ;
wire \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ;
wire \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a7 ;
wire \instr_mem|RAM~40_combout ;
wire \instr_mem|RAM~39_combout ;
wire \instr_mem|RAM~41_combout ;
wire \cpu|cn|VSIFlag[0]~1_combout ;
wire \cpu|dp|seg_id_ex|VSIFlagE[0]~feeder_combout ;
wire \cpu|dp|reg_file|always0~0_combout ;
wire \cpu|dp|reg_file|rf~47_combout ;
wire \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ;
wire \data_mem|RAM~0feeder_combout ;
wire \data_mem|RAM~0_q ;
wire \cpu|cn|MemWrite~0_combout ;
wire \cpu|dp|seg_id_ex|MemWriteE~q ;
wire \cpu|dp|seg_ex_mem|MemWriteM~feeder_combout ;
wire \cpu|dp|seg_ex_mem|MemWriteM~q ;
wire \cpu|dp|reg_file|rf~16_combout ;
wire \instr_mem|RAM~46_combout ;
wire \instr_mem|RAM~54_combout ;
wire \cpu|dp|seg_ex_mem|WD1M[0][0]~32_combout ;
wire \cpu|dp|seg_ex_mem|WD1M[0][0]~q ;
wire \cpu|dp|seg_mem_wb|WD1W[0][0]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|WD1W[0][0]~q ;
wire \cpu|dp|reg_file|rf~41_combout ;
wire \cpu|dp|reg_file|rf~44_combout ;
wire \cpu|dp|reg_file|rf~213_combout ;
wire \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a4 ;
wire \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a3 ;
wire \cpu|dp|seg_mem_wb|SPWriteW~feeder_combout ;
wire \cpu|dp|seg_mem_wb|SPWriteW~q ;
wire \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a1 ;
wire \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a2 ;
wire \cpu|dp|reg_file|Decoder0~0_combout ;
wire \cpu|dp|reg_file|rf[3][0][3]~0_combout ;
wire \cpu|dp|reg_file|rf[3][0][0]~q ;
wire \cpu|dp|reg_file|rf~17_combout ;
wire \cpu|dp|reg_file|rf~23_combout ;
wire \cpu|dp|reg_file|rf~203_combout ;
wire \cpu|dp|reg_file|rf[2][0][5]~0_combout ;
wire \cpu|dp|reg_file|rf[2][0][0]~q ;
wire \cpu|dp|reg_file|rf~42_combout ;
wire \cpu|dp|reg_file|rf~212_combout ;
wire \cpu|dp|reg_file|rf[1][2][0]~0_combout ;
wire \cpu|dp|reg_file|rf[1][0][0]~q ;
wire \cpu|dp|reg_file|Mux47~0_combout ;
wire \cpu|dp|reg_file|Mux47~1_combout ;
wire \cpu|dp|reg_file|rf~21_combout ;
wire \cpu|dp|reg_file|rf~202_combout ;
wire \cpu|dp|reg_file|Decoder0~2_combout ;
wire \cpu|dp|reg_file|rf[4][3][3]~0_combout ;
wire \cpu|dp|reg_file|rf[4][0][0]~q ;
wire \cpu|dp|reg_file|rf~25_combout ;
wire \cpu|dp|reg_file|rf~204_combout ;
wire \cpu|dp|reg_file|Decoder0~3_combout ;
wire \cpu|dp|reg_file|rf[6][1][0]~0_combout ;
wire \cpu|dp|reg_file|rf[6][0][0]~q ;
wire \cpu|dp|reg_file|Mux47~2_combout ;
wire \cpu|dp|reg_file|rf~214_combout ;
wire \cpu|dp|reg_file|rf[5][0][3]~0_combout ;
wire \cpu|dp|reg_file|rf[5][0][0]~q ;
wire \cpu|dp|reg_file|rf~49_combout ;
wire \cpu|dp|reg_file|rf~50_combout ;
wire \cpu|dp|reg_file|rf~215_combout ;
wire \cpu|dp|reg_file|rf[7][0][6]~1_combout ;
wire \cpu|dp|reg_file|rf~52_combout ;
wire \cpu|dp|reg_file|rf[7][0][6]~0_combout ;
wire \cpu|dp|reg_file|rf[7][0][6]~2_combout ;
wire \cpu|dp|reg_file|rf[7][0][0]~q ;
wire \cpu|dp|reg_file|Mux47~3_combout ;
wire \cpu|dp|seg_id_ex|RD1E[0][0]~8_combout ;
wire \cpu|dp|reg_file|rf~63_combout ;
wire \cpu|dp|reg_file|rf~220_combout ;
wire \cpu|dp|reg_file|rf[14][3][1]~0_combout ;
wire \cpu|dp|reg_file|rf[14][0][0]~q ;
wire \cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ;
wire \cpu|dp|reg_file|rf~18_combout ;
wire \cpu|dp|reg_file|rf~201_combout ;
wire \cpu|dp|reg_file|Decoder0~1_combout ;
wire \cpu|dp|reg_file|rf[12][3][4]~0_combout ;
wire \cpu|dp|reg_file|rf[12][0][0]~q ;
wire \cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ;
wire \cpu|dp|reg_file|rf~53_combout ;
wire \cpu|dp|reg_file|rf~54_combout ;
wire \cpu|dp|reg_file|rf~219_combout ;
wire \cpu|dp|reg_file|rf[13][2][5]~0_combout ;
wire \cpu|dp|reg_file|rf[13][0][0]~q ;
wire \cpu|dp|reg_file|Mux47~6_combout ;
wire \cpu|dp|reg_file|rf~58_combout ;
wire \cpu|dp|reg_file|rf~59_combout ;
wire \cpu|dp|reg_file|rf~217_combout ;
wire \cpu|dp|reg_file|rf[9][3][5]~0_combout ;
wire \cpu|dp|reg_file|rf[9][0][0]~q ;
wire \cpu|dp|reg_file|rf~20_combout ;
wire \cpu|dp|reg_file|rf[8][4][0]~0_combout ;
wire \cpu|dp|reg_file|rf[8][0][0]~q ;
wire \cpu|dp|reg_file|Mux47~4_combout ;
wire \cpu|dp|reg_file|rf~56_combout ;
wire \cpu|dp|reg_file|rf~216_combout ;
wire \cpu|dp|reg_file|Decoder0~5_combout ;
wire \cpu|dp|reg_file|rf[10][3][3]~0_combout ;
wire \cpu|dp|reg_file|rf[10][0][0]~q ;
wire \cpu|dp|reg_file|rf~61_combout ;
wire \cpu|dp|reg_file|rf~218_combout ;
wire \cpu|dp|reg_file|rf[11][0][0]~0_combout ;
wire \cpu|dp|reg_file|rf[11][0][0]~q ;
wire \cpu|dp|reg_file|Mux47~5_combout ;
wire \cpu|dp|reg_file|Mux47~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ;
wire \cpu|dp|seg_id_ex|RD1E[0][0]~q ;
wire \instr_mem|RAM~16_combout ;
wire \instr_mem|RAM~37_combout ;
wire \instr_mem|RAM~38_combout ;
wire \instr_mem|RAM~51_combout ;
wire \cpu|cn|VSIFlag[1]~0_combout ;
wire \cpu|dp|alu_lanes|mux3_1|y[0]~31_combout ;
wire \cpu|dp|ra2mux|y[2]~0_combout ;
wire \cpu|dp|seg_id_ex|RA2E[2]~feeder_combout ;
wire \cpu|dp|alu_lanes|mux3_1|y[7]~6_combout ;
wire \cpu|dp|reg_file|rf~27_combout ;
wire \cpu|dp|reg_file|rf~28_combout ;
wire \cpu|dp|ra2mux|y[1]~1_combout ;
wire \cpu|dp|seg_id_ex|RD2E[2][1]~2_combout ;
wire \cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ;
wire \cpu|dp|reg_file|rf[0][2][0]~0_combout ;
wire \cpu|dp|reg_file|rf[0][1][7]~0_combout ;
wire \cpu|dp|reg_file|rf~29_combout ;
wire \cpu|dp|reg_file|rf~223_combout ;
wire \cpu|dp|reg_file|rf~224_combout ;
wire \cpu|dp|reg_file|Decoder0~4_combout ;
wire \cpu|dp|reg_file|rf[0][1][6]~1_combout ;
wire \cpu|dp|reg_file|rf[0][1][6]~2_combout ;
wire \cpu|dp|reg_file|rf[0][1][7]~q ;
wire \cpu|dp|reg_file|rf~392_combout ;
wire \cpu|dp|reg_file|rf[12][1][7]~q ;
wire \cpu|dp|reg_file|rf[8][1][7]~q ;
wire \cpu|dp|reg_file|RD2[1][7]~112_combout ;
wire \cpu|dp|reg_file|rf~385_combout ;
wire \cpu|dp|reg_file|rf[6][1][7]~q ;
wire \cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ;
wire \cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ;
wire \cpu|dp|reg_file|rf~386_combout ;
wire \cpu|dp|reg_file|rf[4][1][7]~q ;
wire \cpu|dp|reg_file|RD2[1][7]~113_combout ;
wire \cpu|dp|reg_file|RD2[1][7]~114_combout ;
wire \cpu|dp|reg_file|RD2[1][7]~115_combout ;
wire \cpu|dp|seg_id_ex|RD2E[1][7]~q ;
wire \cpu|dp|alu_lanes|mux3_3|y[7]~6_combout ;
wire \cpu|dp|alu_lanes|alu3|Add0~0_combout ;
wire \cpu|dp|reg_file|rf~236_combout ;
wire \cpu|dp|reg_file|rf~248_combout ;
wire \cpu|dp|reg_file|rf[5][4][6]~q ;
wire \cpu|dp|reg_file|rf~73_combout ;
wire \cpu|dp|reg_file|rf[4][4][6]~q ;
wire \cpu|dp|reg_file|rf~77_combout ;
wire \cpu|dp|reg_file|rf[6][4][6]~q ;
wire \cpu|dp|reg_file|Mux9~2_combout ;
wire \cpu|dp|reg_file|rf~249_combout ;
wire \cpu|dp|reg_file|rf[7][4][6]~q ;
wire \cpu|dp|reg_file|Mux9~3_combout ;
wire \cpu|dp|reg_file|rf~76_combout ;
wire \cpu|dp|reg_file|rf[2][4][6]~q ;
wire \cpu|dp|reg_file|rf~247_combout ;
wire \cpu|dp|reg_file|rf[3][4][6]~q ;
wire \cpu|dp|reg_file|rf~246_combout ;
wire \cpu|dp|reg_file|rf[1][4][6]~q ;
wire \cpu|dp|reg_file|Mux9~0_combout ;
wire \cpu|dp|reg_file|Mux9~1_combout ;
wire \cpu|dp|seg_id_ex|RD1E[4][6]~38_combout ;
wire \cpu|dp|reg_file|rf~250_combout ;
wire \cpu|dp|reg_file|rf[13][4][6]~q ;
wire \cpu|dp|reg_file|rf~254_combout ;
wire \cpu|dp|reg_file|rf[14][4][6]~q ;
wire \cpu|dp|reg_file|rf~253_combout ;
wire \cpu|dp|reg_file|rf[11][4][6]~q ;
wire \cpu|dp|reg_file|rf~252_combout ;
wire \cpu|dp|reg_file|rf[9][4][6]~q ;
wire \cpu|dp|reg_file|rf~75_combout ;
wire \cpu|dp|reg_file|rf[8][4][6]~q ;
wire \cpu|dp|reg_file|Mux9~4_combout ;
wire \cpu|dp|reg_file|rf~251_combout ;
wire \cpu|dp|reg_file|rf[10][4][6]~q ;
wire \cpu|dp|reg_file|Mux9~5_combout ;
wire \cpu|dp|reg_file|rf~74_combout ;
wire \cpu|dp|reg_file|rf[12][4][6]~q ;
wire \cpu|dp|reg_file|Mux9~6_combout ;
wire \cpu|dp|reg_file|Mux9~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[4][6]~q ;
wire \cpu|dp|alu_lanes|mux3_5|y[6]~7_combout ;
wire \cpu|dp|alu_lanes|alu5|Add0~1_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux5~11_combout ;
wire \cpu|dp|alu_lanes|mux3_1|Equal0~0_combout ;
wire \cpu|dp|alu_lanes|alu5|Add0~3_combout ;
wire \cpu|dp|reg_file|rf~117_combout ;
wire \cpu|dp|reg_file|rf[4][4][4]~q ;
wire \cpu|dp|reg_file|rf~121_combout ;
wire \cpu|dp|reg_file|rf[6][4][4]~q ;
wire \cpu|dp|reg_file|Mux11~2_combout ;
wire \cpu|dp|reg_file|rf~267_combout ;
wire \cpu|dp|reg_file|rf[7][4][4]~q ;
wire \cpu|dp|reg_file|rf~266_combout ;
wire \cpu|dp|reg_file|rf[5][4][4]~q ;
wire \cpu|dp|reg_file|Mux11~3_combout ;
wire \cpu|dp|reg_file|rf~265_combout ;
wire \cpu|dp|reg_file|rf[3][4][4]~q ;
wire \cpu|dp|reg_file|rf~120_combout ;
wire \cpu|dp|reg_file|rf[2][4][4]~q ;
wire \cpu|dp|reg_file|rf~264_combout ;
wire \cpu|dp|reg_file|rf[1][4][4]~q ;
wire \cpu|dp|reg_file|Mux11~0_combout ;
wire \cpu|dp|reg_file|Mux11~1_combout ;
wire \cpu|dp|seg_id_ex|RD1E[4][4]~36_combout ;
wire \cpu|dp|reg_file|rf~272_combout ;
wire \cpu|dp|reg_file|rf[14][4][4]~q ;
wire \cpu|dp|reg_file|rf~268_combout ;
wire \cpu|dp|reg_file|rf[13][4][4]~q ;
wire \cpu|dp|reg_file|rf~118_combout ;
wire \cpu|dp|reg_file|rf[12][4][4]~q ;
wire \cpu|dp|reg_file|rf~271_combout ;
wire \cpu|dp|reg_file|rf[11][4][4]~q ;
wire \cpu|dp|reg_file|rf~269_combout ;
wire \cpu|dp|reg_file|rf[10][4][4]~q ;
wire \cpu|dp|reg_file|rf~270_combout ;
wire \cpu|dp|reg_file|rf[9][4][4]~q ;
wire \cpu|dp|reg_file|rf~119_combout ;
wire \cpu|dp|reg_file|rf[8][4][4]~q ;
wire \cpu|dp|reg_file|Mux11~4_combout ;
wire \cpu|dp|reg_file|Mux11~5_combout ;
wire \cpu|dp|reg_file|Mux11~6_combout ;
wire \cpu|dp|reg_file|Mux11~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[4][4]~q ;
wire \cpu|dp|reg_file|rf~132_combout ;
wire \cpu|dp|reg_file|rf[8][4][3]~q ;
wire \cpu|dp|reg_file|rf~131_combout ;
wire \cpu|dp|reg_file|rf[12][4][3]~q ;
wire \cpu|dp|reg_file|RD2[4][3]~48_combout ;
wire \cpu|dp|reg_file|rf~133_combout ;
wire \cpu|dp|reg_file|rf[4][4][3]~q ;
wire \cpu|dp|reg_file|RD2[4][3]~49_combout ;
wire \cpu|dp|reg_file|rf~135_combout ;
wire \cpu|dp|reg_file|rf[6][4][3]~q ;
wire \cpu|dp|reg_file|RD2[4][3]~50_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux5~7_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux5~8_combout ;
wire \instr_mem|RAM~30_combout ;
wire \instr_mem|RAM~29_combout ;
wire \instr_mem|RAM~31_combout ;
wire \instr_mem|RAM~53_combout ;
wire \cpu|dp|seg_ex_mem|WD1M[0][0]~33 ;
wire \cpu|dp|seg_ex_mem|WD1M[0][1]~34_combout ;
wire \cpu|dp|seg_ex_mem|WD1M[0][1]~q ;
wire \cpu|dp|seg_mem_wb|WD1W[0][1]~q ;
wire \cpu|dp|reg_file|rf~179_combout ;
wire \cpu|dp|reg_file|rf[6][4][1]~q ;
wire \cpu|dp|reg_file|Mux14~2_combout ;
wire \cpu|dp|reg_file|rf~294_combout ;
wire \cpu|dp|reg_file|rf[7][4][1]~q ;
wire \cpu|dp|reg_file|rf~293_combout ;
wire \cpu|dp|reg_file|rf[5][4][1]~q ;
wire \cpu|dp|reg_file|Mux14~3_combout ;
wire \cpu|dp|reg_file|rf[0][4][5]~1_combout ;
wire \cpu|dp|reg_file|rf[0][4][5]~2_combout ;
wire \cpu|dp|reg_file|rf[0][4][1]~q ;
wire \cpu|dp|reg_file|rf~291_combout ;
wire \cpu|dp|reg_file|rf[1][4][1]~q ;
wire \cpu|dp|reg_file|Mux14~0_combout ;
wire \cpu|dp|reg_file|rf~292_combout ;
wire \cpu|dp|reg_file|rf[3][4][1]~q ;
wire \cpu|dp|reg_file|rf~178_combout ;
wire \cpu|dp|reg_file|rf[2][4][1]~q ;
wire \cpu|dp|reg_file|Mux14~1_combout ;
wire \cpu|dp|seg_id_ex|RD1E[4][1]~35_combout ;
wire \cpu|dp|reg_file|rf~297_combout ;
wire \cpu|dp|reg_file|rf[11][4][1]~q ;
wire \cpu|dp|reg_file|rf~295_combout ;
wire \cpu|dp|reg_file|rf[10][4][1]~q ;
wire \cpu|dp|reg_file|rf~176_combout ;
wire \cpu|dp|reg_file|rf[8][4][1]~q ;
wire \cpu|dp|reg_file|rf~296_combout ;
wire \cpu|dp|reg_file|rf[9][4][1]~q ;
wire \cpu|dp|reg_file|Mux14~4_combout ;
wire \cpu|dp|reg_file|Mux14~5_combout ;
wire \cpu|dp|reg_file|rf~299_combout ;
wire \cpu|dp|reg_file|rf[14][4][1]~q ;
wire \cpu|dp|reg_file|rf~298_combout ;
wire \cpu|dp|reg_file|rf[13][4][1]~q ;
wire \cpu|dp|reg_file|rf~175_combout ;
wire \cpu|dp|reg_file|rf[12][4][1]~q ;
wire \cpu|dp|reg_file|Mux14~6_combout ;
wire \cpu|dp|reg_file|Mux14~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[4][1]~q ;
wire \cpu|dp|alu_lanes|mux3_5|y[1]~8_combout ;
wire \cpu|dp|alu_lanes|mux3_5|y[1]~9_combout ;
wire \cpu|dp|alu_lanes|alu5|Add0~6_combout ;
wire \cpu|dp|alu_lanes|mux3_5|y[0]~10_combout ;
wire \cpu|dp|alu_lanes|mux3_5|y[0]~11_combout ;
wire \cpu|dp|alu_lanes|alu5|Add0~7_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][0]~74_cout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][0]~75_combout ;
wire \cpu|dp|alu_lanes|alu5|Add0~5_combout ;
wire \cpu|dp|reg_file|rf~285_combout ;
wire \cpu|dp|reg_file|rf[7][4][2]~q ;
wire \cpu|dp|reg_file|rf~284_combout ;
wire \cpu|dp|reg_file|rf[5][4][2]~q ;
wire \cpu|dp|reg_file|rf~157_combout ;
wire \cpu|dp|reg_file|rf[6][4][2]~q ;
wire \cpu|dp|reg_file|rf~153_combout ;
wire \cpu|dp|reg_file|rf[4][4][2]~q ;
wire \cpu|dp|reg_file|Mux13~2_combout ;
wire \cpu|dp|reg_file|Mux13~3_combout ;
wire \cpu|dp|reg_file|rf~283_combout ;
wire \cpu|dp|reg_file|rf[3][4][2]~q ;
wire \cpu|dp|reg_file|rf~282_combout ;
wire \cpu|dp|reg_file|rf[1][4][2]~q ;
wire \cpu|dp|reg_file|rf~165_combout ;
wire \cpu|dp|reg_file|rf[6][0][2]~q ;
wire \cpu|dp|reg_file|rf[4][0][2]~q ;
wire \cpu|dp|reg_file|rf~162_combout ;
wire \cpu|dp|reg_file|rf[12][0][2]~q ;
wire \cpu|dp|reg_file|rf~163_combout ;
wire \cpu|dp|reg_file|rf[8][0][2]~q ;
wire \cpu|dp|reg_file|RD2[0][2]~68_combout ;
wire \cpu|dp|reg_file|rf~164_combout ;
wire \cpu|dp|reg_file|rf[2][0][2]~q ;
wire \cpu|dp|reg_file|RD2[0][2]~69_combout ;
wire \cpu|dp|reg_file|RD2[0][2]~70_combout ;
wire \cpu|dp|reg_file|rf~582_combout ;
wire \cpu|dp|reg_file|rf[0][0][7]~0_combout ;
wire \cpu|dp|reg_file|rf[0][0][7]~1_combout ;
wire \cpu|dp|reg_file|rf[0][0][2]~q ;
wire \cpu|dp|reg_file|RD2[0][2]~71_combout ;
wire \cpu|dp|seg_id_ex|RD2E[0][2]~q ;
wire \cpu|dp|alu_lanes|mux3_1|y[2]~25_combout ;
wire \cpu|dp|alu_lanes|mux3_1|y[7]~4_combout ;
wire \cpu|dp|alu_lanes|mux3_1|y[2]~22_combout ;
wire \cpu|dp|alu_lanes|mux3_3|y[2]~16_combout ;
wire \cpu|dp|alu_lanes|alu3|Add0~5_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~97_cout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~99 ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][1]~100_combout ;
wire \cpu|dp|alu_lanes|alu3|Add0~4_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][2]~103 ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][3]~104_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][3]~128_combout ;
wire \cpu|dp|alu_lanes|alu3|ShiftRight0~6_combout ;
wire \cpu|dp|alu_lanes|alu3|ShiftRight0~1_combout ;
wire \cpu|dp|alu_lanes|alu3|ShiftLeft0~1_combout ;
wire \cpu|dp|alu_lanes|alu3|ShiftLeft0~2_combout ;
wire \cpu|dp|alu_lanes|alu3|ShiftLeft0~3_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][3]~129_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][3]~130_combout ;
wire \cpu|dp|reg_file|rf~80_combout ;
wire \cpu|dp|reg_file|rf[5][0][6]~q ;
wire \cpu|dp|reg_file|rf~81_combout ;
wire \cpu|dp|reg_file|rf[7][0][6]~q ;
wire \cpu|dp|reg_file|rf[4][0][6]~q ;
wire \cpu|dp|reg_file|rf~68_combout ;
wire \cpu|dp|reg_file|rf[6][0][6]~q ;
wire \cpu|dp|reg_file|Mux41~2_combout ;
wire \cpu|dp|reg_file|Mux41~3_combout ;
wire \cpu|dp|reg_file|rf~78_combout ;
wire \cpu|dp|reg_file|rf[1][0][6]~q ;
wire \cpu|dp|reg_file|Mux41~0_combout ;
wire \cpu|dp|reg_file|rf~79_combout ;
wire \cpu|dp|reg_file|rf[3][0][6]~q ;
wire \cpu|dp|reg_file|rf~67_combout ;
wire \cpu|dp|reg_file|rf[2][0][6]~q ;
wire \cpu|dp|reg_file|Mux41~1_combout ;
wire \cpu|dp|seg_id_ex|RD1E[0][6]~4_combout ;
wire \cpu|dp|reg_file|rf~86_combout ;
wire \cpu|dp|reg_file|rf[14][0][6]~q ;
wire \cpu|dp|reg_file|rf~66_combout ;
wire \cpu|dp|reg_file|rf[8][0][6]~q ;
wire \cpu|dp|reg_file|rf~83_combout ;
wire \cpu|dp|reg_file|rf[9][0][6]~q ;
wire \cpu|dp|reg_file|Mux41~4_combout ;
wire \cpu|dp|reg_file|rf~82_combout ;
wire \cpu|dp|reg_file|rf[10][0][6]~q ;
wire \cpu|dp|reg_file|rf~84_combout ;
wire \cpu|dp|reg_file|rf[11][0][6]~q ;
wire \cpu|dp|reg_file|Mux41~5_combout ;
wire \cpu|dp|reg_file|rf~85_combout ;
wire \cpu|dp|reg_file|rf[13][0][6]~q ;
wire \cpu|dp|reg_file|rf~65_combout ;
wire \cpu|dp|reg_file|rf[12][0][6]~q ;
wire \cpu|dp|reg_file|Mux41~6_combout ;
wire \cpu|dp|reg_file|Mux41~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[0][6]~q ;
wire \cpu|dp|seg_ex_mem|WD1M[0][5]~43 ;
wire \cpu|dp|seg_ex_mem|WD1M[0][6]~44_combout ;
wire \cpu|dp|seg_ex_mem|WD1M[0][6]~q ;
wire \cpu|dp|seg_mem_wb|WD1W[0][6]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|WD1W[0][6]~q ;
wire \cpu|dp|reg_file|rf~578_combout ;
wire \cpu|dp|reg_file|rf[0][0][6]~q ;
wire \cpu|dp|reg_file|RD2[0][6]~12_combout ;
wire \cpu|dp|reg_file|RD2[0][6]~13_combout ;
wire \cpu|dp|reg_file|RD2[0][6]~14_combout ;
wire \cpu|dp|reg_file|RD2[0][6]~15_combout ;
wire \cpu|dp|seg_id_ex|RD2E[0][6]~q ;
wire \cpu|dp|alu_lanes|mux3_1|y[6]~9_combout ;
wire \cpu|dp|alu_lanes|mux3_1|y[6]~10_combout ;
wire \cpu|dp|alu_lanes|mux3_1|y[6]~11_combout ;
wire \cpu|dp|alu_lanes|mux3_1|y[6]~12_combout ;
wire \cpu|dp|alu_lanes|alu1|Add0~1_combout ;
wire \cpu|dp|reg_file|rf~579_combout ;
wire \cpu|dp|reg_file|rf[0][0][5]~q ;
wire \cpu|dp|reg_file|rf~89_combout ;
wire \cpu|dp|reg_file|rf[2][0][5]~q ;
wire \cpu|dp|reg_file|RD2[0][5]~25_combout ;
wire \cpu|dp|reg_file|rf~90_combout ;
wire \cpu|dp|reg_file|rf[6][0][5]~q ;
wire \cpu|dp|reg_file|rf~87_combout ;
wire \cpu|dp|reg_file|rf[12][0][5]~q ;
wire \cpu|dp|reg_file|rf[8][0][5]~q ;
wire \cpu|dp|reg_file|RD2[0][5]~24_combout ;
wire \cpu|dp|reg_file|RD2[0][5]~26_combout ;
wire \cpu|dp|reg_file|RD2[0][5]~27_combout ;
wire \cpu|dp|seg_id_ex|RD2E[0][5]~q ;
wire \cpu|dp|alu_lanes|mux3_1|y[5]~13_combout ;
wire \cpu|dp|alu_lanes|alu1|Add0~2_combout ;
wire \cpu|dp|seg_ex_mem|WD1M[0][3]~39 ;
wire \cpu|dp|seg_ex_mem|WD1M[0][4]~40_combout ;
wire \cpu|dp|seg_ex_mem|WD1M[0][4]~q ;
wire \cpu|dp|seg_mem_wb|WD1W[0][4]~q ;
wire \cpu|dp|reg_file|rf~580_combout ;
wire \cpu|dp|reg_file|rf[0][0][4]~q ;
wire \cpu|dp|reg_file|rf~111_combout ;
wire \cpu|dp|reg_file|rf[2][0][4]~q ;
wire \cpu|dp|reg_file|rf~109_combout ;
wire \cpu|dp|reg_file|rf[12][0][4]~q ;
wire \cpu|dp|reg_file|rf~110_combout ;
wire \cpu|dp|reg_file|rf[8][0][4]~q ;
wire \cpu|dp|reg_file|RD2[0][4]~36_combout ;
wire \cpu|dp|reg_file|RD2[0][4]~37_combout ;
wire \cpu|dp|reg_file|rf~112_combout ;
wire \cpu|dp|reg_file|rf[6][0][4]~q ;
wire \cpu|dp|reg_file|RD2[0][4]~38_combout ;
wire \cpu|dp|reg_file|RD2[0][4]~39_combout ;
wire \cpu|dp|seg_id_ex|RD2E[0][4]~q ;
wire \cpu|dp|alu_lanes|alu1|Add0~3_combout ;
wire \cpu|dp|reg_file|rf~581_combout ;
wire \cpu|dp|reg_file|rf[0][0][3]~q ;
wire \cpu|dp|reg_file|rf~142_combout ;
wire \cpu|dp|reg_file|rf[2][0][3]~q ;
wire \cpu|dp|reg_file|rf~141_combout ;
wire \cpu|dp|reg_file|rf[4][0][3]~q ;
wire \cpu|dp|reg_file|RD2[0][3]~57_combout ;
wire \cpu|dp|reg_file|rf~143_combout ;
wire \cpu|dp|reg_file|rf[6][0][3]~q ;
wire \cpu|dp|reg_file|rf~140_combout ;
wire \cpu|dp|reg_file|rf[12][0][3]~q ;
wire \cpu|dp|reg_file|rf[8][0][3]~q ;
wire \cpu|dp|reg_file|RD2[0][3]~56_combout ;
wire \cpu|dp|reg_file|RD2[0][3]~58_combout ;
wire \cpu|dp|reg_file|RD2[0][3]~59_combout ;
wire \cpu|dp|seg_id_ex|RD2E[0][3]~q ;
wire \cpu|dp|alu_lanes|mux3_1|y[3]~21_combout ;
wire \cpu|dp|alu_lanes|mux3_1|y[3]~19_combout ;
wire \cpu|dp|alu_lanes|mux3_1|y[3]~18_combout ;
wire \cpu|dp|alu_lanes|mux3_1|y[3]~20_combout ;
wire \cpu|dp|alu_lanes|alu1|Add0~4_combout ;
wire \cpu|dp|alu_lanes|alu1|Add0~7_combout ;
wire \cpu|dp|alu_lanes|alu1|Add0~9_cout ;
wire \cpu|dp|alu_lanes|alu1|Add0~11 ;
wire \cpu|dp|alu_lanes|alu1|Add0~13 ;
wire \cpu|dp|alu_lanes|alu1|Add0~15 ;
wire \cpu|dp|alu_lanes|alu1|Add0~17 ;
wire \cpu|dp|alu_lanes|alu1|Add0~19 ;
wire \cpu|dp|alu_lanes|alu1|Add0~21 ;
wire \cpu|dp|alu_lanes|alu1|Add0~22_combout ;
wire \cpu|dp|alu_lanes|mux3_1|y[3]~44_combout ;
wire \cpu|dp|alu_lanes|mux3_1|y[2]~36_combout ;
wire \cpu|dp|alu_lanes|mux3_1|y[2]~37_combout ;
wire \cpu|dp|alu_lanes|mux3_1|y[2]~38_combout ;
wire \cpu|dp|alu_lanes|mux3_1|y[4]~32_combout ;
wire \cpu|dp|alu_lanes|alu3|Add0~2_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][3]~105 ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][4]~106_combout ;
wire \cpu|dp|alu_lanes|alu3|result_r~0_combout ;
wire \cpu|dp|alu_lanes|alu3|ShiftLeft0~4_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][4]~121_combout ;
wire \cpu|dp|alu_lanes|alu3|ShiftRight0~3_combout ;
wire \cpu|dp|alu_lanes|alu3|ShiftRight0~4_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux4~7_combout ;
wire \cpu|dp|alu_lanes|alu3|ShiftLeft0~8_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][4]~120_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux4~3_combout ;
wire \cpu|dp|alu_lanes|alu3|ShiftLeft0~5_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][4]~119_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux4~4_combout ;
wire \cpu|dp|alu_lanes|mux3_3|y[4]~12_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux4~5_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux4~6_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][4]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[2][4]~q ;
wire \cpu|dp|seg_mem_wb|WD1W[1][0]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|WD1W[1][0]~q ;
wire \cpu|dp|reg_file|rf[4][1][0]~q ;
wire \cpu|dp|reg_file|rf~221_combout ;
wire \cpu|dp|reg_file|rf[2][1][0]~q ;
wire \cpu|dp|reg_file|rf~231_combout ;
wire \cpu|dp|reg_file|rf[8][1][0]~q ;
wire \cpu|dp|reg_file|rf~234_combout ;
wire \cpu|dp|reg_file|rf[12][1][0]~q ;
wire \cpu|dp|reg_file|RD2[1][0]~96_combout ;
wire \cpu|dp|reg_file|RD2[1][0]~97_combout ;
wire \cpu|dp|reg_file|RD2[1][0]~98_combout ;
wire \cpu|dp|reg_file|rf[0][1][0]~0_combout ;
wire \cpu|dp|reg_file|rf[0][1][0]~q ;
wire \cpu|dp|reg_file|RD2[1][0]~99_combout ;
wire \cpu|dp|seg_id_ex|RD2E[1][0]~q ;
wire \cpu|dp|alu_lanes|mux3_2|y[0]~6_combout ;
wire \cpu|dp|alu_lanes|mux3_2|y[0]~7_combout ;
wire \cpu|dp|alu_lanes|alu2|Add0~0_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~132_cout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~133_combout ;
wire \cpu|dp|alu_lanes|alu2|Add0~2_combout ;
wire \cpu|dp|reg_file|rf[0][1][3]~0_combout ;
wire \cpu|dp|seg_ex_mem|WD1M[0][6]~45 ;
wire \cpu|dp|seg_ex_mem|WD1M[0][7]~47 ;
wire \cpu|dp|seg_ex_mem|WD1M[1][0]~49 ;
wire \cpu|dp|seg_ex_mem|WD1M[1][1]~50_combout ;
wire \cpu|dp|seg_ex_mem|WD1M[1][1]~q ;
wire \cpu|dp|seg_mem_wb|WD1W[1][1]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|WD1W[1][1]~q ;
wire \cpu|dp|reg_file|rf[0][1][1]~0_combout ;
wire \cpu|dp|reg_file|rf[0][1][1]~q ;
wire \cpu|dp|reg_file|rf~459_combout ;
wire \cpu|dp|reg_file|rf[2][1][1]~q ;
wire \cpu|dp|reg_file|rf~464_combout ;
wire \cpu|dp|reg_file|rf[4][1][1]~q ;
wire \cpu|dp|reg_file|RD2[1][1]~125_combout ;
wire \cpu|dp|reg_file|rf~463_combout ;
wire \cpu|dp|reg_file|rf[6][1][1]~q ;
wire \cpu|dp|reg_file|rf[8][1][1]~q ;
wire \cpu|dp|reg_file|rf~470_combout ;
wire \cpu|dp|reg_file|rf[12][1][1]~q ;
wire \cpu|dp|reg_file|RD2[1][1]~124_combout ;
wire \cpu|dp|reg_file|RD2[1][1]~126_combout ;
wire \cpu|dp|reg_file|RD2[1][1]~127_combout ;
wire \cpu|dp|seg_id_ex|RD2E[1][1]~q ;
wire \cpu|dp|alu_lanes|mux3_2|y[1]~11_combout ;
wire \cpu|dp|alu_lanes|mux3_2|y[1]~12_combout ;
wire \cpu|dp|alu_lanes|alu2|Add0~7_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~134 ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][1]~140_combout ;
wire \cpu|dp|alu_lanes|alu2|ShiftLeft0~8_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~137_combout ;
wire \cpu|dp|alu_lanes|alu2|ShiftRight0~7_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~138_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux7~0_combout ;
wire \cpu|dp|alu_lanes|alu2|ShiftRight0~5_combout ;
wire \cpu|dp|alu_lanes|alu2|ShiftRight0~6_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux7~1_combout ;
wire \cpu|dp|alu_lanes|alu2|Add0~3_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][1]~141 ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][2]~143 ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][3]~145 ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][4]~146_combout ;
wire \cpu|dp|alu_lanes|mux3_2|y[4]~10_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux4~5_combout ;
wire \cpu|dp|alu_lanes|alu2|result_r~0_combout ;
wire \cpu|dp|alu_lanes|alu2|ShiftLeft0~5_combout ;
wire \cpu|dp|alu_lanes|alu2|ShiftLeft0~6_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][5]~154_combout ;
wire \cpu|dp|alu_lanes|alu2|ShiftLeft0~0_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][5]~155_combout ;
wire \cpu|dp|alu_lanes|alu2|ShiftRight0~2_combout ;
wire \cpu|dp|alu_lanes|alu2|ShiftRight0~1_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux4~7_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][5]~156_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux4~3_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux4~4_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux4~6_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][4]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[1][4]~q ;
wire \cpu|dp|reg_file|rf~583_combout ;
wire \cpu|dp|reg_file|rf[0][0][1]~q ;
wire \cpu|dp|reg_file|rf~187_combout ;
wire \cpu|dp|reg_file|rf[6][0][1]~q ;
wire \cpu|dp|reg_file|rf~184_combout ;
wire \cpu|dp|reg_file|rf[12][0][1]~q ;
wire \cpu|dp|reg_file|rf[8][0][1]~q ;
wire \cpu|dp|reg_file|RD2[0][1]~80_combout ;
wire \cpu|dp|reg_file|rf~186_combout ;
wire \cpu|dp|reg_file|rf[2][0][1]~q ;
wire \cpu|dp|reg_file|rf~185_combout ;
wire \cpu|dp|reg_file|rf[4][0][1]~q ;
wire \cpu|dp|reg_file|RD2[0][1]~81_combout ;
wire \cpu|dp|reg_file|RD2[0][1]~82_combout ;
wire \cpu|dp|reg_file|RD2[0][1]~83_combout ;
wire \cpu|dp|seg_id_ex|RD2E[0][1]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[0][1]~feeder_combout ;
wire \cpu|dp|seg_ex_mem|WriteDataM[0][1]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[0][2]~feeder_combout ;
wire \cpu|dp|seg_ex_mem|WriteDataM[0][2]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[0][3]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[0][4]~feeder_combout ;
wire \cpu|dp|seg_ex_mem|WriteDataM[0][4]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[0][5]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[0][6]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[0][7]~feeder_combout ;
wire \cpu|dp|seg_ex_mem|WriteDataM[0][7]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[1][0]~feeder_combout ;
wire \cpu|dp|seg_ex_mem|WriteDataM[1][0]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[1][1]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[1][2]~feeder_combout ;
wire \cpu|dp|seg_ex_mem|WriteDataM[1][2]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[1][3]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[1][4]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[1][5]~feeder_combout ;
wire \cpu|dp|seg_ex_mem|WriteDataM[1][5]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[1][6]~feeder_combout ;
wire \cpu|dp|seg_ex_mem|WriteDataM[1][6]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[1][7]~feeder_combout ;
wire \cpu|dp|seg_ex_mem|WriteDataM[1][7]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[2][0]~feeder_combout ;
wire \cpu|dp|seg_ex_mem|WriteDataM[2][0]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[2][1]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[2][2]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[2][3]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[2][4]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[2][5]~feeder_combout ;
wire \cpu|dp|seg_ex_mem|WriteDataM[2][5]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[2][6]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[2][7]~q ;
wire \cpu|dp|alu_lanes|alu4|Add0~3_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~161_cout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~162_combout ;
wire \cpu|dp|alu_lanes|alu4|Add0~0_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][4]~171 ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][5]~172_combout ;
wire \cpu|dp|alu_lanes|mux3_4|y[5]~14_combout ;
wire \cpu|dp|alu_lanes|alu4|ShiftLeft0~0_combout ;
wire \cpu|dp|alu_lanes|alu4|ShiftLeft0~2_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][4]~183_combout ;
wire \cpu|dp|alu_lanes|mux3_4|y[4]~12_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~179_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~182_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][4]~184_combout ;
wire \cpu|dp|alu_lanes|alu4|ShiftLeft0~7_combout ;
wire \cpu|dp|alu_lanes|alu4|ShiftRight0~1_combout ;
wire \cpu|dp|alu_lanes|alu4|ShiftRight0~2_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux3~0_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][4]~185_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux3~1_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux3~2_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux3~3_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux3~4_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][5]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[3][5]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[3][5]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[3][5]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[3][6]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[3][7]~feeder_combout ;
wire \cpu|dp|seg_ex_mem|WriteDataM[3][7]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[4][0]~feeder_combout ;
wire \cpu|dp|seg_ex_mem|WriteDataM[4][0]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[4][1]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[4][2]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[4][3]~feeder_combout ;
wire \cpu|dp|seg_ex_mem|WriteDataM[4][3]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[4][4]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[4][5]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[4][6]~q ;
wire \cpu|dp|reg_file|rf~238_combout ;
wire \cpu|dp|reg_file|rf[3][4][7]~q ;
wire \cpu|dp|reg_file|rf~237_combout ;
wire \cpu|dp|reg_file|rf[1][4][7]~q ;
wire \cpu|dp|reg_file|Mux8~0_combout ;
wire \cpu|dp|reg_file|rf~33_combout ;
wire \cpu|dp|reg_file|rf[2][4][7]~q ;
wire \cpu|dp|reg_file|Mux8~1_combout ;
wire \cpu|dp|reg_file|rf~240_combout ;
wire \cpu|dp|reg_file|rf[7][4][7]~q ;
wire \cpu|dp|reg_file|rf~32_combout ;
wire \cpu|dp|reg_file|rf[4][4][7]~q ;
wire \cpu|dp|reg_file|rf~34_combout ;
wire \cpu|dp|reg_file|rf[6][4][7]~q ;
wire \cpu|dp|reg_file|Mux8~2_combout ;
wire \cpu|dp|reg_file|rf~239_combout ;
wire \cpu|dp|reg_file|rf[5][4][7]~q ;
wire \cpu|dp|reg_file|Mux8~3_combout ;
wire \cpu|dp|seg_id_ex|RD1E[4][7]~39_combout ;
wire \cpu|dp|reg_file|rf~245_combout ;
wire \cpu|dp|reg_file|rf[14][4][7]~q ;
wire \cpu|dp|reg_file|rf~244_combout ;
wire \cpu|dp|reg_file|rf[13][4][7]~q ;
wire \cpu|dp|reg_file|rf~30_combout ;
wire \cpu|dp|reg_file|rf[12][4][7]~q ;
wire \cpu|dp|reg_file|Mux8~6_combout ;
wire \cpu|dp|reg_file|rf~241_combout ;
wire \cpu|dp|reg_file|rf[10][4][7]~q ;
wire \cpu|dp|reg_file|rf~243_combout ;
wire \cpu|dp|reg_file|rf[11][4][7]~q ;
wire \cpu|dp|reg_file|rf~242_combout ;
wire \cpu|dp|reg_file|rf[9][4][7]~q ;
wire \cpu|dp|reg_file|rf~31_combout ;
wire \cpu|dp|reg_file|rf[8][4][7]~q ;
wire \cpu|dp|reg_file|Mux8~4_combout ;
wire \cpu|dp|reg_file|Mux8~5_combout ;
wire \cpu|dp|reg_file|Mux8~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[4][7]~q ;
wire \cpu|dp|alu_lanes|mux3_5|y[7]~6_combout ;
wire \cpu|dp|alu_lanes|alu5|Add0~0_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][6]~88 ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][7]~89_combout ;
wire \cpu|dp|alu_lanes|mux3_5|y[7]~17_combout ;
wire \cpu|dp|alu_lanes|alu5|ShiftRight0~0_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][6]~189_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux1~0_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux1~1_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~93_combout ;
wire \cpu|dp|alu_lanes|alu5|ShiftLeft0~2_combout ;
wire \cpu|dp|alu_lanes|alu5|ShiftLeft0~1_combout ;
wire \cpu|dp|alu_lanes|alu5|ShiftLeft0~3_combout ;
wire \cpu|dp|alu_lanes|alu5|ShiftLeft0~0_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~94_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux1~2_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux1~3_combout ;
wire \cpu|dp|alu_lanes|mux3_5|y[4]~12_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~92_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~91_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~95_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux1~4_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][7]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[4][7]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a39 ;
wire \data_mem|RAM~2_combout ;
wire \cpu|dp|reg_file|rf[0][4][7]~0_combout ;
wire \cpu|dp|reg_file|rf[0][4][7]~q ;
wire \cpu|dp|reg_file|RD2[4][7]~5_combout ;
wire \cpu|dp|reg_file|RD2[4][7]~4_combout ;
wire \cpu|dp|reg_file|RD2[4][7]~6_combout ;
wire \cpu|dp|reg_file|RD2[4][7]~7_combout ;
wire \cpu|dp|seg_id_ex|RD2E[4][7]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[4][7]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a29 ;
wire \data_mem|RAM~35_combout ;
wire \cpu|dp|reg_file|rf[8][3][5]~0_combout ;
wire \cpu|dp|reg_file|rf[0][3][5]~0_combout ;
wire \cpu|dp|reg_file|rf~474_combout ;
wire \cpu|dp|reg_file|rf~35_combout ;
wire \cpu|dp|reg_file|rf[0][3][3]~1_combout ;
wire \cpu|dp|reg_file|rf[0][3][5]~q ;
wire \cpu|dp|reg_file|rf~504_combout ;
wire \cpu|dp|reg_file|rf[4][3][5]~q ;
wire \cpu|dp|reg_file|rf~499_combout ;
wire \cpu|dp|reg_file|rf[2][3][5]~q ;
wire \cpu|dp|reg_file|RD2[3][5]~137_combout ;
wire \cpu|dp|reg_file|rf~503_combout ;
wire \cpu|dp|reg_file|rf[6][3][5]~q ;
wire \cpu|dp|reg_file|rf[8][3][5]~q ;
wire \cpu|dp|reg_file|rf~510_combout ;
wire \cpu|dp|reg_file|rf[12][3][5]~q ;
wire \cpu|dp|reg_file|RD2[3][5]~136_combout ;
wire \cpu|dp|reg_file|RD2[3][5]~138_combout ;
wire \cpu|dp|reg_file|RD2[3][5]~139_combout ;
wire \cpu|dp|seg_id_ex|RD2E[3][5]~q ;
wire \cpu|dp|alu_lanes|alu4|Add0~2_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][5]~173 ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][6]~174_combout ;
wire \cpu|dp|alu_lanes|mux3_4|y[6]~13_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux6~2_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][6]~195_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux2~0_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux2~1_combout ;
wire \cpu|dp|alu_lanes|alu4|ShiftLeft0~4_combout ;
wire \cpu|dp|alu_lanes|alu4|ShiftLeft0~5_combout ;
wire \cpu|dp|alu_lanes|alu4|ShiftLeft0~6_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~181_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~180_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux2~2_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux2~3_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux2~4_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][6]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[3][6]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a30 ;
wire \data_mem|RAM~34_combout ;
wire \cpu|dp|reg_file|rf[4][3][6]~0_combout ;
wire \cpu|dp|reg_file|rf[0][3][6]~0_combout ;
wire \cpu|dp|reg_file|rf[0][3][6]~q ;
wire \cpu|dp|reg_file|rf~490_combout ;
wire \cpu|dp|reg_file|rf[6][3][6]~q ;
wire \cpu|dp|reg_file|rf[4][3][6]~q ;
wire \cpu|dp|reg_file|rf~497_combout ;
wire \cpu|dp|reg_file|rf[12][3][6]~q ;
wire \cpu|dp|reg_file|rf~494_combout ;
wire \cpu|dp|reg_file|rf[8][3][6]~q ;
wire \cpu|dp|reg_file|RD2[3][6]~132_combout ;
wire \cpu|dp|reg_file|rf~486_combout ;
wire \cpu|dp|reg_file|rf[2][3][6]~q ;
wire \cpu|dp|reg_file|RD2[3][6]~133_combout ;
wire \cpu|dp|reg_file|RD2[3][6]~134_combout ;
wire \cpu|dp|reg_file|RD2[3][6]~135_combout ;
wire \cpu|dp|seg_id_ex|RD2E[3][6]~q ;
wire \cpu|dp|alu_lanes|mux3_4|y[6]~7_combout ;
wire \cpu|dp|alu_lanes|alu4|Add0~1_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][6]~175 ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][7]~176_combout ;
wire \cpu|dp|alu_lanes|alu4|ShiftLeft0~1_combout ;
wire \cpu|dp|alu_lanes|alu4|ShiftLeft0~3_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux1~2_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux1~3_combout ;
wire \cpu|dp|alu_lanes|mux3_4|y[7]~17_combout ;
wire \cpu|dp|alu_lanes|alu4|ShiftRight0~0_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux1~0_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux1~1_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux1~4_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][7]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[3][7]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a31 ;
wire \data_mem|RAM~33_combout ;
wire \cpu|dp|reg_file|rf[8][3][7]~0_combout ;
wire \cpu|dp|reg_file|rf[0][3][7]~0_combout ;
wire \cpu|dp|reg_file|rf[0][3][7]~q ;
wire \cpu|dp|reg_file|rf~484_combout ;
wire \cpu|dp|reg_file|rf[12][3][7]~q ;
wire \cpu|dp|reg_file|rf[8][3][7]~q ;
wire \cpu|dp|reg_file|RD2[3][7]~128_combout ;
wire \cpu|dp|reg_file|rf~476_combout ;
wire \cpu|dp|reg_file|rf[6][3][7]~q ;
wire \cpu|dp|reg_file|rf~472_combout ;
wire \cpu|dp|reg_file|rf[2][3][7]~q ;
wire \cpu|dp|reg_file|RD2[3][7]~129_combout ;
wire \cpu|dp|reg_file|RD2[3][7]~130_combout ;
wire \cpu|dp|reg_file|RD2[3][7]~131_combout ;
wire \cpu|dp|seg_id_ex|RD2E[3][7]~q ;
wire \cpu|dp|alu_lanes|mux3_4|y[7]~6_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~178_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux4~2_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~196_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux8~0_combout ;
wire \cpu|dp|alu_lanes|alu4|ShiftRight0~4_combout ;
wire \cpu|dp|alu_lanes|alu4|ShiftRight0~3_combout ;
wire \cpu|dp|alu_lanes|alu4|ShiftRight0~5_combout ;
wire \cpu|dp|alu_lanes|alu4|ShiftRight0~7_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux8~1_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux8~2_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux8~3_combout ;
wire \cpu|dp|alu_lanes|alu4|ShiftLeft0~8_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux8~4_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[3][0]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[3][0]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[3][0]~feeder_combout ;
wire \cpu|dp|seg_ex_mem|WriteDataM[3][0]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[3][1]~feeder_combout ;
wire \cpu|dp|seg_ex_mem|WriteDataM[3][1]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[3][2]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[3][3]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \data_mem|RAM~40_combout ;
wire \cpu|dp|reg_file|rf[4][3][0]~0_combout ;
wire \cpu|dp|reg_file|rf[0][3][0]~0_combout ;
wire \cpu|dp|reg_file|rf[0][3][0]~q ;
wire \cpu|dp|reg_file|rf~564_combout ;
wire \cpu|dp|reg_file|rf[2][3][0]~q ;
wire \cpu|dp|reg_file|rf~575_combout ;
wire \cpu|dp|reg_file|rf[12][3][0]~q ;
wire \cpu|dp|reg_file|rf~572_combout ;
wire \cpu|dp|reg_file|rf[8][3][0]~q ;
wire \cpu|dp|reg_file|RD2[3][0]~156_combout ;
wire \cpu|dp|reg_file|RD2[3][0]~157_combout ;
wire \cpu|dp|reg_file|rf~568_combout ;
wire \cpu|dp|reg_file|rf[6][3][0]~q ;
wire \cpu|dp|reg_file|rf[4][3][0]~q ;
wire \cpu|dp|reg_file|RD2[3][0]~158_combout ;
wire \cpu|dp|reg_file|RD2[3][0]~159_combout ;
wire \cpu|dp|seg_id_ex|RD2E[3][0]~q ;
wire \cpu|dp|alu_lanes|mux3_4|y[0]~10_combout ;
wire \cpu|dp|alu_lanes|mux3_4|y[0]~11_combout ;
wire \cpu|dp|alu_lanes|alu4|Add0~7_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~163 ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][1]~164_combout ;
wire \cpu|dp|alu_lanes|alu4|ShiftRight0~6_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux7~0_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux7~1_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux7~2_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux7~3_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux7~4_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][1]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[3][1]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[3][1]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a25 ;
wire \data_mem|RAM~39_combout ;
wire \cpu|dp|reg_file|rf[8][3][1]~0_combout ;
wire \cpu|dp|reg_file|rf[0][3][1]~0_combout ;
wire \cpu|dp|reg_file|rf[0][3][1]~q ;
wire \cpu|dp|reg_file|rf~562_combout ;
wire \cpu|dp|reg_file|rf[12][3][1]~q ;
wire \cpu|dp|reg_file|rf[8][3][1]~q ;
wire \cpu|dp|reg_file|RD2[3][1]~152_combout ;
wire \cpu|dp|reg_file|rf~555_combout ;
wire \cpu|dp|reg_file|rf[6][3][1]~q ;
wire \cpu|dp|reg_file|rf~556_combout ;
wire \cpu|dp|reg_file|rf[4][3][1]~q ;
wire \cpu|dp|reg_file|rf~551_combout ;
wire \cpu|dp|reg_file|rf[2][3][1]~q ;
wire \cpu|dp|reg_file|RD2[3][1]~153_combout ;
wire \cpu|dp|reg_file|RD2[3][1]~154_combout ;
wire \cpu|dp|reg_file|RD2[3][1]~155_combout ;
wire \cpu|dp|seg_id_ex|RD2E[3][1]~q ;
wire \cpu|dp|alu_lanes|mux3_4|y[1]~8_combout ;
wire \cpu|dp|alu_lanes|mux3_4|y[1]~9_combout ;
wire \cpu|dp|alu_lanes|alu4|Add0~6_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][1]~165 ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][2]~166_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][3]~186_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][3]~188_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][3]~187_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux6~3_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux6~4_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux6~5_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux6~7_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux6~6_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][2]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[3][2]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[3][2]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a26 ;
wire \data_mem|RAM~38_combout ;
wire \cpu|dp|reg_file|rf[4][3][2]~0_combout ;
wire \cpu|dp|reg_file|rf[0][3][2]~0_combout ;
wire \cpu|dp|reg_file|rf[0][3][2]~q ;
wire \cpu|dp|reg_file|rf[4][3][2]~q ;
wire \cpu|dp|reg_file|rf~538_combout ;
wire \cpu|dp|reg_file|rf[2][3][2]~q ;
wire \cpu|dp|reg_file|rf~546_combout ;
wire \cpu|dp|reg_file|rf[8][3][2]~q ;
wire \cpu|dp|reg_file|rf~549_combout ;
wire \cpu|dp|reg_file|rf[12][3][2]~q ;
wire \cpu|dp|reg_file|RD2[3][2]~148_combout ;
wire \cpu|dp|reg_file|RD2[3][2]~149_combout ;
wire \cpu|dp|reg_file|rf~542_combout ;
wire \cpu|dp|reg_file|rf[6][3][2]~q ;
wire \cpu|dp|reg_file|RD2[3][2]~150_combout ;
wire \cpu|dp|reg_file|RD2[3][2]~151_combout ;
wire \cpu|dp|seg_id_ex|RD2E[3][2]~q ;
wire \cpu|dp|alu_lanes|mux3_4|y[2]~16_combout ;
wire \cpu|dp|alu_lanes|alu4|Add0~5_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][2]~167 ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][3]~168_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux5~0_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux5~1_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux5~2_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux5~3_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux5~4_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][3]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[3][3]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a27 ;
wire \data_mem|RAM~37_combout ;
wire \cpu|dp|reg_file|rf[8][3][3]~0_combout ;
wire \cpu|dp|reg_file|rf[0][3][3]~0_combout ;
wire \cpu|dp|reg_file|rf[0][3][3]~q ;
wire \cpu|dp|reg_file|rf~529_combout ;
wire \cpu|dp|reg_file|rf[6][3][3]~q ;
wire \cpu|dp|reg_file|rf~525_combout ;
wire \cpu|dp|reg_file|rf[2][3][3]~q ;
wire \cpu|dp|reg_file|rf~530_combout ;
wire \cpu|dp|reg_file|rf[4][3][3]~q ;
wire \cpu|dp|reg_file|RD2[3][3]~145_combout ;
wire \cpu|dp|reg_file|rf[8][3][3]~q ;
wire \cpu|dp|reg_file|rf~536_combout ;
wire \cpu|dp|reg_file|rf[12][3][3]~q ;
wire \cpu|dp|reg_file|RD2[3][3]~144_combout ;
wire \cpu|dp|reg_file|RD2[3][3]~146_combout ;
wire \cpu|dp|reg_file|RD2[3][3]~147_combout ;
wire \cpu|dp|seg_id_ex|RD2E[3][3]~q ;
wire \cpu|dp|alu_lanes|mux3_4|y[3]~15_combout ;
wire \cpu|dp|alu_lanes|alu4|Add0~4_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][3]~169 ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][4]~170_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux4~5_combout ;
wire \cpu|dp|alu_lanes|alu4|result_r~0_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux4~7_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux4~3_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux4~4_combout ;
wire \cpu|dp|alu_lanes|alu4|Mux4~6_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[3][4]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[3][4]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[3][4]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a28 ;
wire \data_mem|RAM~36_combout ;
wire \cpu|dp|reg_file|rf[4][3][4]~0_combout ;
wire \cpu|dp|reg_file|rf~516_combout ;
wire \cpu|dp|reg_file|rf[6][3][4]~q ;
wire \cpu|dp|reg_file|rf~512_combout ;
wire \cpu|dp|reg_file|rf[2][3][4]~q ;
wire \cpu|dp|reg_file|rf~523_combout ;
wire \cpu|dp|reg_file|rf[12][3][4]~q ;
wire \cpu|dp|reg_file|rf~520_combout ;
wire \cpu|dp|reg_file|rf[8][3][4]~q ;
wire \cpu|dp|reg_file|RD2[3][4]~140_combout ;
wire \cpu|dp|reg_file|RD2[3][4]~141_combout ;
wire \cpu|dp|reg_file|rf[4][3][4]~q ;
wire \cpu|dp|reg_file|RD2[3][4]~142_combout ;
wire \cpu|dp|reg_file|rf[0][3][4]~0_combout ;
wire \cpu|dp|reg_file|rf[0][3][4]~q ;
wire \cpu|dp|reg_file|RD2[3][4]~143_combout ;
wire \cpu|dp|seg_id_ex|RD2E[3][4]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[3][4]~feeder_combout ;
wire \cpu|dp|seg_ex_mem|WriteDataM[3][4]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a12 ;
wire \data_mem|RAM~29_combout ;
wire \cpu|dp|reg_file|rf[4][1][4]~0_combout ;
wire \cpu|dp|reg_file|rf[0][1][4]~0_combout ;
wire \cpu|dp|reg_file|rf[0][1][4]~q ;
wire \cpu|dp|reg_file|rf~424_combout ;
wire \cpu|dp|reg_file|rf[6][1][4]~q ;
wire \cpu|dp|reg_file|rf[4][1][4]~q ;
wire \cpu|dp|reg_file|rf~420_combout ;
wire \cpu|dp|reg_file|rf[2][1][4]~q ;
wire \cpu|dp|reg_file|rf~428_combout ;
wire \cpu|dp|reg_file|rf[8][1][4]~q ;
wire \cpu|dp|reg_file|rf~431_combout ;
wire \cpu|dp|reg_file|rf[12][1][4]~q ;
wire \cpu|dp|reg_file|RD2[1][4]~116_combout ;
wire \cpu|dp|reg_file|RD2[1][4]~117_combout ;
wire \cpu|dp|reg_file|RD2[1][4]~118_combout ;
wire \cpu|dp|reg_file|RD2[1][4]~119_combout ;
wire \cpu|dp|seg_id_ex|RD2E[1][4]~q ;
wire \cpu|dp|alu_lanes|alu2|Add0~4_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][4]~147 ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][5]~148_combout ;
wire \cpu|dp|alu_lanes|mux3_2|y[5]~14_combout ;
wire \cpu|dp|alu_lanes|alu2|ShiftLeft0~3_combout ;
wire \cpu|dp|alu_lanes|alu2|ShiftLeft0~1_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux3~0_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux3~1_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux3~2_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux3~3_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux3~4_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][5]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[1][5]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a13 ;
wire \data_mem|RAM~28_combout ;
wire \cpu|dp|reg_file|rf[8][1][5]~0_combout ;
wire \cpu|dp|reg_file|rf[0][1][5]~0_combout ;
wire \cpu|dp|reg_file|rf[0][1][5]~q ;
wire \cpu|dp|reg_file|rf~411_combout ;
wire \cpu|dp|reg_file|rf[6][1][5]~q ;
wire \cpu|dp|reg_file|rf~418_combout ;
wire \cpu|dp|reg_file|rf[12][1][5]~q ;
wire \cpu|dp|reg_file|rf[8][1][5]~feeder_combout ;
wire \cpu|dp|reg_file|rf[8][1][5]~q ;
wire \cpu|dp|reg_file|RD2[1][5]~120_combout ;
wire \cpu|dp|reg_file|rf~407_combout ;
wire \cpu|dp|reg_file|rf[2][1][5]~q ;
wire \cpu|dp|reg_file|RD2[1][5]~121_combout ;
wire \cpu|dp|reg_file|RD2[1][5]~122_combout ;
wire \cpu|dp|reg_file|RD2[1][5]~123_combout ;
wire \cpu|dp|seg_id_ex|RD2E[1][5]~q ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~136_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~139_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~193_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux7~2_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux7~3_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux7~4_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][1]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[1][1]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[1][1]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a9 ;
wire \data_mem|RAM~32_combout ;
wire \cpu|dp|reg_file|rf[8][1][1]~0_combout ;
wire \cpu|dp|reg_file|rf~462_combout ;
wire \cpu|dp|reg_file|rf[5][1][1]~q ;
wire \cpu|dp|reg_file|rf~465_combout ;
wire \cpu|dp|reg_file|rf[7][1][1]~q ;
wire \cpu|dp|reg_file|Mux38~2_combout ;
wire \cpu|dp|reg_file|Mux38~3_combout ;
wire \cpu|dp|reg_file|rf~461_combout ;
wire \cpu|dp|reg_file|rf[3][1][1]~q ;
wire \cpu|dp|reg_file|rf~460_combout ;
wire \cpu|dp|reg_file|rf[1][1][1]~q ;
wire \cpu|dp|reg_file|Mux38~0_combout ;
wire \cpu|dp|reg_file|Mux38~1_combout ;
wire \cpu|dp|seg_id_ex|RD1E[1][1]~11_combout ;
wire \cpu|dp|reg_file|rf~471_combout ;
wire \cpu|dp|reg_file|rf[14][1][1]~q ;
wire \cpu|dp|reg_file|rf~467_combout ;
wire \cpu|dp|reg_file|rf[10][1][1]~q ;
wire \cpu|dp|reg_file|rf~468_combout ;
wire \cpu|dp|reg_file|rf[9][1][1]~q ;
wire \cpu|dp|reg_file|Mux38~4_combout ;
wire \cpu|dp|reg_file|rf~469_combout ;
wire \cpu|dp|reg_file|rf[11][1][1]~q ;
wire \cpu|dp|reg_file|Mux38~5_combout ;
wire \cpu|dp|reg_file|Mux38~6_combout ;
wire \cpu|dp|reg_file|rf~466_combout ;
wire \cpu|dp|reg_file|rf[13][1][1]~q ;
wire \cpu|dp|reg_file|Mux38~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[1][1]~q ;
wire \cpu|dp|seg_ex_mem|WD1M[1][1]~51 ;
wire \cpu|dp|seg_ex_mem|WD1M[1][2]~52_combout ;
wire \cpu|dp|seg_ex_mem|WD1M[1][2]~q ;
wire \cpu|dp|seg_mem_wb|WD1W[1][2]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|WD1W[1][2]~q ;
wire \cpu|dp|reg_file|rf~450_combout ;
wire \cpu|dp|reg_file|rf[6][1][2]~q ;
wire \cpu|dp|reg_file|rf~446_combout ;
wire \cpu|dp|reg_file|rf[2][1][2]~q ;
wire \cpu|dp|reg_file|rf~454_combout ;
wire \cpu|dp|reg_file|rf[8][1][2]~q ;
wire \cpu|dp|reg_file|rf~457_combout ;
wire \cpu|dp|reg_file|rf[12][1][2]~q ;
wire \cpu|dp|reg_file|RD2[1][2]~100_combout ;
wire \cpu|dp|reg_file|RD2[1][2]~101_combout ;
wire \cpu|dp|reg_file|rf[4][1][2]~q ;
wire \cpu|dp|reg_file|RD2[1][2]~102_combout ;
wire \cpu|dp|reg_file|RD2[1][2]~103_combout ;
wire \cpu|dp|seg_id_ex|RD2E[1][2]~q ;
wire \cpu|dp|alu_lanes|mux3_2|y[2]~15_combout ;
wire \cpu|dp|alu_lanes|alu2|Add0~6_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][2]~142_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][3]~157_combout ;
wire \cpu|dp|alu_lanes|alu2|ShiftRight0~0_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][3]~158_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][3]~159_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux6~2_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux6~3_combout ;
wire \cpu|dp|alu_lanes|alu2|ShiftLeft0~7_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux6~4_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux6~5_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux6~7_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux6~6_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][2]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[1][2]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[1][2]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a10 ;
wire \data_mem|RAM~31_combout ;
wire \cpu|dp|reg_file|rf[4][1][2]~0_combout ;
wire \cpu|dp|reg_file|rf[0][1][2]~0_combout ;
wire \cpu|dp|reg_file|rf[0][1][2]~q ;
wire \cpu|dp|reg_file|rf~447_combout ;
wire \cpu|dp|reg_file|rf[1][1][2]~q ;
wire \cpu|dp|reg_file|Mux37~0_combout ;
wire \cpu|dp|reg_file|rf~448_combout ;
wire \cpu|dp|reg_file|rf[3][1][2]~q ;
wire \cpu|dp|reg_file|Mux37~1_combout ;
wire \cpu|dp|reg_file|Mux37~2_combout ;
wire \cpu|dp|reg_file|rf~451_combout ;
wire \cpu|dp|reg_file|rf[7][1][2]~q ;
wire \cpu|dp|reg_file|rf~449_combout ;
wire \cpu|dp|reg_file|rf[5][1][2]~q ;
wire \cpu|dp|reg_file|Mux37~3_combout ;
wire \cpu|dp|seg_id_ex|RD1E[1][2]~9_combout ;
wire \cpu|dp|reg_file|rf~458_combout ;
wire \cpu|dp|reg_file|rf[14][1][2]~q ;
wire \cpu|dp|reg_file|rf~456_combout ;
wire \cpu|dp|reg_file|rf[13][1][2]~q ;
wire \cpu|dp|reg_file|Mux37~6_combout ;
wire \cpu|dp|reg_file|rf~453_combout ;
wire \cpu|dp|reg_file|rf[9][1][2]~q ;
wire \cpu|dp|reg_file|Mux37~4_combout ;
wire \cpu|dp|reg_file|rf~455_combout ;
wire \cpu|dp|reg_file|rf[11][1][2]~q ;
wire \cpu|dp|reg_file|rf~452_combout ;
wire \cpu|dp|reg_file|rf[10][1][2]~q ;
wire \cpu|dp|reg_file|Mux37~5_combout ;
wire \cpu|dp|reg_file|Mux37~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[1][2]~q ;
wire \cpu|dp|seg_ex_mem|WD1M[1][2]~53 ;
wire \cpu|dp|seg_ex_mem|WD1M[1][3]~54_combout ;
wire \cpu|dp|seg_ex_mem|WD1M[1][3]~q ;
wire \cpu|dp|seg_mem_wb|WD1W[1][3]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|WD1W[1][3]~q ;
wire \cpu|dp|reg_file|rf[0][1][3]~q ;
wire \cpu|dp|reg_file|rf[8][1][3]~q ;
wire \cpu|dp|reg_file|rf~444_combout ;
wire \cpu|dp|reg_file|rf[12][1][3]~q ;
wire \cpu|dp|reg_file|RD2[1][3]~104_combout ;
wire \cpu|dp|reg_file|rf~438_combout ;
wire \cpu|dp|reg_file|rf[4][1][3]~q ;
wire \cpu|dp|reg_file|rf~433_combout ;
wire \cpu|dp|reg_file|rf[2][1][3]~q ;
wire \cpu|dp|reg_file|RD2[1][3]~105_combout ;
wire \cpu|dp|reg_file|RD2[1][3]~106_combout ;
wire \cpu|dp|reg_file|RD2[1][3]~107_combout ;
wire \cpu|dp|seg_id_ex|RD2E[1][3]~q ;
wire \cpu|dp|alu_lanes|mux3_2|y[3]~8_combout ;
wire \cpu|dp|alu_lanes|alu2|Add0~5_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][3]~144_combout ;
wire \cpu|dp|alu_lanes|mux3_2|y[3]~17_combout ;
wire \cpu|dp|alu_lanes|alu2|ShiftLeft0~2_combout ;
wire \cpu|dp|alu_lanes|alu2|ShiftLeft0~4_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux5~0_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux5~1_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux5~2_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux5~3_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux5~4_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][3]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[1][3]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[1][3]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a11 ;
wire \data_mem|RAM~30_combout ;
wire \cpu|dp|reg_file|rf[8][1][3]~0_combout ;
wire \cpu|dp|reg_file|rf~437_combout ;
wire \cpu|dp|reg_file|rf[6][1][3]~q ;
wire \cpu|dp|reg_file|Mux36~2_combout ;
wire \cpu|dp|reg_file|rf~436_combout ;
wire \cpu|dp|reg_file|rf[5][1][3]~q ;
wire \cpu|dp|reg_file|rf~439_combout ;
wire \cpu|dp|reg_file|rf[7][1][3]~q ;
wire \cpu|dp|reg_file|Mux36~3_combout ;
wire \cpu|dp|reg_file|rf~434_combout ;
wire \cpu|dp|reg_file|rf[1][1][3]~q ;
wire \cpu|dp|reg_file|Mux36~0_combout ;
wire \cpu|dp|reg_file|rf~435_combout ;
wire \cpu|dp|reg_file|rf[3][1][3]~q ;
wire \cpu|dp|reg_file|Mux36~1_combout ;
wire \cpu|dp|seg_id_ex|RD1E[1][3]~10_combout ;
wire \cpu|dp|reg_file|rf~440_combout ;
wire \cpu|dp|reg_file|rf[13][1][3]~q ;
wire \cpu|dp|reg_file|rf~445_combout ;
wire \cpu|dp|reg_file|rf[14][1][3]~q ;
wire \cpu|dp|reg_file|rf~441_combout ;
wire \cpu|dp|reg_file|rf[10][1][3]~q ;
wire \cpu|dp|reg_file|rf~442_combout ;
wire \cpu|dp|reg_file|rf[9][1][3]~q ;
wire \cpu|dp|reg_file|Mux36~4_combout ;
wire \cpu|dp|reg_file|rf~443_combout ;
wire \cpu|dp|reg_file|rf[11][1][3]~q ;
wire \cpu|dp|reg_file|Mux36~5_combout ;
wire \cpu|dp|reg_file|Mux36~6_combout ;
wire \cpu|dp|reg_file|Mux36~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[1][3]~q ;
wire \cpu|dp|seg_ex_mem|WD1M[1][3]~55 ;
wire \cpu|dp|seg_ex_mem|WD1M[1][4]~56_combout ;
wire \cpu|dp|seg_ex_mem|WD1M[1][4]~q ;
wire \cpu|dp|seg_mem_wb|WD1W[1][4]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|WD1W[1][4]~q ;
wire \cpu|dp|reg_file|rf~422_combout ;
wire \cpu|dp|reg_file|rf[3][1][4]~q ;
wire \cpu|dp|reg_file|rf~421_combout ;
wire \cpu|dp|reg_file|rf[1][1][4]~q ;
wire \cpu|dp|reg_file|Mux35~0_combout ;
wire \cpu|dp|reg_file|Mux35~1_combout ;
wire \cpu|dp|reg_file|rf~423_combout ;
wire \cpu|dp|reg_file|rf[5][1][4]~q ;
wire \cpu|dp|reg_file|rf~425_combout ;
wire \cpu|dp|reg_file|rf[7][1][4]~q ;
wire \cpu|dp|reg_file|Mux35~2_combout ;
wire \cpu|dp|reg_file|Mux35~3_combout ;
wire \cpu|dp|seg_id_ex|RD1E[1][4]~12_combout ;
wire \cpu|dp|reg_file|rf~427_combout ;
wire \cpu|dp|reg_file|rf[9][1][4]~q ;
wire \cpu|dp|reg_file|Mux35~4_combout ;
wire \cpu|dp|reg_file|rf~429_combout ;
wire \cpu|dp|reg_file|rf[11][1][4]~q ;
wire \cpu|dp|reg_file|rf~426_combout ;
wire \cpu|dp|reg_file|rf[10][1][4]~q ;
wire \cpu|dp|reg_file|Mux35~5_combout ;
wire \cpu|dp|reg_file|rf~430_combout ;
wire \cpu|dp|reg_file|rf[13][1][4]~q ;
wire \cpu|dp|reg_file|Mux35~6_combout ;
wire \cpu|dp|reg_file|rf~432_combout ;
wire \cpu|dp|reg_file|rf[14][1][4]~q ;
wire \cpu|dp|reg_file|Mux35~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[1][4]~q ;
wire \cpu|dp|seg_ex_mem|WD1M[1][4]~57 ;
wire \cpu|dp|seg_ex_mem|WD1M[1][5]~58_combout ;
wire \cpu|dp|seg_ex_mem|WD1M[1][5]~q ;
wire \cpu|dp|seg_mem_wb|WD1W[1][5]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|WD1W[1][5]~q ;
wire \cpu|dp|reg_file|rf~412_combout ;
wire \cpu|dp|reg_file|rf[4][1][5]~q ;
wire \cpu|dp|reg_file|Mux34~2_combout ;
wire \cpu|dp|reg_file|rf~413_combout ;
wire \cpu|dp|reg_file|rf[7][1][5]~q ;
wire \cpu|dp|reg_file|rf~410_combout ;
wire \cpu|dp|reg_file|rf[5][1][5]~q ;
wire \cpu|dp|reg_file|Mux34~3_combout ;
wire \cpu|dp|reg_file|rf~408_combout ;
wire \cpu|dp|reg_file|rf[1][1][5]~q ;
wire \cpu|dp|reg_file|Mux34~0_combout ;
wire \cpu|dp|reg_file|rf~409_combout ;
wire \cpu|dp|reg_file|rf[3][1][5]~q ;
wire \cpu|dp|reg_file|Mux34~1_combout ;
wire \cpu|dp|seg_id_ex|RD1E[1][5]~13_combout ;
wire \cpu|dp|reg_file|rf~419_combout ;
wire \cpu|dp|reg_file|rf[14][1][5]~q ;
wire \cpu|dp|reg_file|rf~414_combout ;
wire \cpu|dp|reg_file|rf[13][1][5]~q ;
wire \cpu|dp|reg_file|rf~415_combout ;
wire \cpu|dp|reg_file|rf[10][1][5]~q ;
wire \cpu|dp|reg_file|rf~417_combout ;
wire \cpu|dp|reg_file|rf[11][1][5]~q ;
wire \cpu|dp|reg_file|rf~416_combout ;
wire \cpu|dp|reg_file|rf[9][1][5]~q ;
wire \cpu|dp|reg_file|Mux34~4_combout ;
wire \cpu|dp|reg_file|Mux34~5_combout ;
wire \cpu|dp|reg_file|Mux34~6_combout ;
wire \cpu|dp|reg_file|Mux34~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[1][5]~q ;
wire \cpu|dp|seg_ex_mem|WD1M[1][5]~59 ;
wire \cpu|dp|seg_ex_mem|WD1M[1][6]~60_combout ;
wire \cpu|dp|seg_ex_mem|WD1M[1][6]~q ;
wire \cpu|dp|seg_mem_wb|WD1W[1][6]~q ;
wire \cpu|dp|reg_file|rf~399_combout ;
wire \cpu|dp|reg_file|rf[7][1][6]~q ;
wire \cpu|dp|reg_file|rf~397_combout ;
wire \cpu|dp|reg_file|rf[5][1][6]~q ;
wire \cpu|dp|reg_file|rf[4][1][6]~q ;
wire \cpu|dp|reg_file|rf~398_combout ;
wire \cpu|dp|reg_file|rf[6][1][6]~q ;
wire \cpu|dp|reg_file|Mux33~2_combout ;
wire \cpu|dp|reg_file|Mux33~3_combout ;
wire \cpu|dp|reg_file|rf~394_combout ;
wire \cpu|dp|reg_file|rf[2][1][6]~q ;
wire \cpu|dp|reg_file|rf~396_combout ;
wire \cpu|dp|reg_file|rf[3][1][6]~q ;
wire \cpu|dp|reg_file|rf~395_combout ;
wire \cpu|dp|reg_file|rf[1][1][6]~q ;
wire \cpu|dp|reg_file|Mux33~0_combout ;
wire \cpu|dp|reg_file|Mux33~1_combout ;
wire \cpu|dp|seg_id_ex|RD1E[1][6]~14_combout ;
wire \cpu|dp|reg_file|rf~403_combout ;
wire \cpu|dp|reg_file|rf[11][1][6]~q ;
wire \cpu|dp|reg_file|rf~400_combout ;
wire \cpu|dp|reg_file|rf[10][1][6]~q ;
wire \cpu|dp|reg_file|rf~402_combout ;
wire \cpu|dp|reg_file|rf[8][1][6]~q ;
wire \cpu|dp|reg_file|rf~401_combout ;
wire \cpu|dp|reg_file|rf[9][1][6]~q ;
wire \cpu|dp|reg_file|Mux33~4_combout ;
wire \cpu|dp|reg_file|Mux33~5_combout ;
wire \cpu|dp|reg_file|rf~405_combout ;
wire \cpu|dp|reg_file|rf[12][1][6]~q ;
wire \cpu|dp|reg_file|rf~404_combout ;
wire \cpu|dp|reg_file|rf[13][1][6]~q ;
wire \cpu|dp|reg_file|Mux33~6_combout ;
wire \cpu|dp|reg_file|rf~406_combout ;
wire \cpu|dp|reg_file|rf[14][1][6]~q ;
wire \cpu|dp|reg_file|Mux33~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[1][6]~q ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][5]~149 ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][6]~150_combout ;
wire \cpu|dp|alu_lanes|mux3_2|y[6]~13_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][6]~194_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux2~0_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux2~1_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux2~2_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux2~3_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux2~4_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][6]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[1][6]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a14 ;
wire \data_mem|RAM~27_combout ;
wire \cpu|dp|reg_file|rf[4][1][6]~0_combout ;
wire \cpu|dp|reg_file|rf[0][1][6]~0_combout ;
wire \cpu|dp|reg_file|rf[0][1][6]~q ;
wire \cpu|dp|reg_file|RD2[1][6]~108_combout ;
wire \cpu|dp|reg_file|RD2[1][6]~109_combout ;
wire \cpu|dp|reg_file|RD2[1][6]~110_combout ;
wire \cpu|dp|reg_file|RD2[1][6]~111_combout ;
wire \cpu|dp|seg_id_ex|RD2E[1][6]~q ;
wire \cpu|dp|alu_lanes|mux3_2|y[6]~9_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~135_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux4~2_combout ;
wire \cpu|dp|alu_lanes|alu2|ShiftRight0~3_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux8~0_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux8~1_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux8~2_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux8~3_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux8~4_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[1][0]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[1][0]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a8 ;
wire \data_mem|RAM~25_combout ;
wire \cpu|dp|reg_file|rf[4][1][0]~0_combout ;
wire \cpu|dp|reg_file|rf~227_combout ;
wire \cpu|dp|reg_file|rf[6][1][0]~q ;
wire \cpu|dp|reg_file|Mux39~2_combout ;
wire \cpu|dp|reg_file|rf~226_combout ;
wire \cpu|dp|reg_file|rf[5][1][0]~q ;
wire \cpu|dp|reg_file|rf~228_combout ;
wire \cpu|dp|reg_file|rf[7][1][0]~q ;
wire \cpu|dp|reg_file|Mux39~3_combout ;
wire \cpu|dp|reg_file|rf~225_combout ;
wire \cpu|dp|reg_file|rf[3][1][0]~q ;
wire \cpu|dp|reg_file|rf~222_combout ;
wire \cpu|dp|reg_file|rf[1][1][0]~q ;
wire \cpu|dp|reg_file|Mux39~0_combout ;
wire \cpu|dp|reg_file|Mux39~1_combout ;
wire \cpu|dp|seg_id_ex|RD1E[1][0]~6_combout ;
wire \cpu|dp|reg_file|rf~235_combout ;
wire \cpu|dp|reg_file|rf[14][1][0]~q ;
wire \cpu|dp|reg_file|rf~229_combout ;
wire \cpu|dp|reg_file|rf[10][1][0]~q ;
wire \cpu|dp|reg_file|rf~232_combout ;
wire \cpu|dp|reg_file|rf[11][1][0]~q ;
wire \cpu|dp|reg_file|rf~230_combout ;
wire \cpu|dp|reg_file|rf[9][1][0]~q ;
wire \cpu|dp|reg_file|Mux39~4_combout ;
wire \cpu|dp|reg_file|Mux39~5_combout ;
wire \cpu|dp|reg_file|rf~233_combout ;
wire \cpu|dp|reg_file|rf[13][1][0]~q ;
wire \cpu|dp|reg_file|Mux39~6_combout ;
wire \cpu|dp|reg_file|Mux39~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[1][0]~q ;
wire \cpu|dp|seg_ex_mem|WD1M[1][0]~48_combout ;
wire \cpu|dp|seg_ex_mem|WD1M[1][0]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a20 ;
wire \data_mem|RAM~11_combout ;
wire \cpu|dp|reg_file|rf[4][2][4]~0_combout ;
wire \cpu|dp|reg_file|rf~116_combout ;
wire \cpu|dp|reg_file|rf[6][2][4]~q ;
wire \cpu|dp|reg_file|rf~114_combout ;
wire \cpu|dp|reg_file|rf[8][2][4]~q ;
wire \cpu|dp|reg_file|rf~113_combout ;
wire \cpu|dp|reg_file|rf[12][2][4]~q ;
wire \cpu|dp|reg_file|RD2[2][4]~40_combout ;
wire \cpu|dp|reg_file|RD2[2][4]~41_combout ;
wire \cpu|dp|reg_file|rf[4][2][4]~q ;
wire \cpu|dp|reg_file|RD2[2][4]~42_combout ;
wire \cpu|dp|reg_file|rf[0][2][4]~0_combout ;
wire \cpu|dp|reg_file|rf~36_combout ;
wire \cpu|dp|reg_file|rf[0][2][6]~1_combout ;
wire \cpu|dp|reg_file|rf[0][2][4]~q ;
wire \cpu|dp|reg_file|RD2[2][4]~43_combout ;
wire \cpu|dp|seg_id_ex|RD2E[2][4]~q ;
wire \cpu|dp|alu_lanes|alu3|Add0~3_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][4]~107 ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][5]~108_combout ;
wire \cpu|dp|alu_lanes|mux3_3|y[5]~14_combout ;
wire \cpu|dp|alu_lanes|alu3|ShiftLeft0~0_combout ;
wire \cpu|dp|alu_lanes|alu3|ShiftRight0~2_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux3~0_combout ;
wire \cpu|dp|alu_lanes|alu3|ShiftLeft0~7_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux3~1_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux3~2_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux3~3_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux3~4_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][5]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[2][5]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[2][5]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a21 ;
wire \data_mem|RAM~8_combout ;
wire \cpu|dp|reg_file|rf[8][2][5]~0_combout ;
wire \cpu|dp|reg_file|rf[0][2][5]~0_combout ;
wire \cpu|dp|reg_file|rf[0][2][5]~q ;
wire \cpu|dp|reg_file|rf~94_combout ;
wire \cpu|dp|reg_file|rf[6][2][5]~q ;
wire \cpu|dp|reg_file|rf~92_combout ;
wire \cpu|dp|reg_file|rf[4][2][5]~q ;
wire \cpu|dp|reg_file|rf~93_combout ;
wire \cpu|dp|reg_file|rf[2][2][5]~q ;
wire \cpu|dp|reg_file|RD2[2][5]~29_combout ;
wire \cpu|dp|reg_file|rf[8][2][5]~q ;
wire \cpu|dp|reg_file|rf~91_combout ;
wire \cpu|dp|reg_file|rf[12][2][5]~q ;
wire \cpu|dp|reg_file|RD2[2][5]~28_combout ;
wire \cpu|dp|reg_file|RD2[2][5]~30_combout ;
wire \cpu|dp|reg_file|RD2[2][5]~31_combout ;
wire \cpu|dp|seg_id_ex|RD2E[2][5]~q ;
wire \cpu|dp|alu_lanes|mux3_1|y[5]~14_combout ;
wire \cpu|dp|alu_lanes|mux3_1|y[5]~33_combout ;
wire \cpu|dp|alu_lanes|alu1|ShiftRight0~0_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux4~1_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux2~1_combout ;
wire \cpu|dp|alu_lanes|alu1|ShiftLeft0~7_combout ;
wire \cpu|dp|alu_lanes|mux3_1|y[1]~28_combout ;
wire \cpu|dp|alu_lanes|mux3_1|y[1]~35_combout ;
wire \cpu|dp|alu_lanes|alu1|ShiftLeft0~5_combout ;
wire \cpu|dp|alu_lanes|alu1|ShiftLeft0~6_combout ;
wire \cpu|dp|alu_lanes|alu1|ShiftLeft0~4_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux2~3_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux2~4_combout ;
wire \cpu|dp|alu_lanes|alu1|ShiftRight0~5_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux2~2_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux2~5_combout ;
wire \cpu|dp|alu_lanes|alu1|ShiftLeft0~8_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux2~6_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux2~8_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux2~9_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux2~7_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[0][6]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[0][6]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[0][6]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a6 ;
wire \data_mem|RAM~4_combout ;
wire \cpu|dp|reg_file|rf[4][0][6]~0_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][5]~109 ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][6]~110_combout ;
wire \cpu|dp|alu_lanes|mux3_3|y[6]~13_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][6]~190_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux6~2_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux2~0_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux2~1_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~117_combout ;
wire \cpu|dp|alu_lanes|alu3|ShiftLeft0~6_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~116_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux2~2_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux2~3_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux2~4_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][6]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[2][6]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a22 ;
wire \data_mem|RAM~5_combout ;
wire \cpu|dp|reg_file|rf[4][2][6]~0_combout ;
wire \cpu|dp|reg_file|rf[0][2][6]~0_combout ;
wire \cpu|dp|reg_file|rf[0][2][6]~q ;
wire \cpu|dp|reg_file|rf[4][2][6]~q ;
wire \cpu|dp|reg_file|rf~72_combout ;
wire \cpu|dp|reg_file|rf[6][2][6]~q ;
wire \cpu|dp|reg_file|rf~69_combout ;
wire \cpu|dp|reg_file|rf[12][2][6]~q ;
wire \cpu|dp|reg_file|rf~70_combout ;
wire \cpu|dp|reg_file|rf[8][2][6]~q ;
wire \cpu|dp|reg_file|RD2[2][6]~16_combout ;
wire \cpu|dp|reg_file|rf~71_combout ;
wire \cpu|dp|reg_file|rf[2][2][6]~q ;
wire \cpu|dp|reg_file|RD2[2][6]~17_combout ;
wire \cpu|dp|reg_file|RD2[2][6]~18_combout ;
wire \cpu|dp|reg_file|RD2[2][6]~19_combout ;
wire \cpu|dp|seg_id_ex|RD2E[2][6]~q ;
wire \cpu|dp|alu_lanes|mux3_3|y[6]~7_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~114_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~115_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~118_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux5~0_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux5~1_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux5~2_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux5~3_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux5~4_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][3]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[2][3]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a19 ;
wire \data_mem|RAM~15_combout ;
wire \cpu|dp|reg_file|rf[8][2][3]~0_combout ;
wire \cpu|dp|reg_file|rf[0][2][3]~0_combout ;
wire \cpu|dp|reg_file|rf[0][2][3]~q ;
wire \cpu|dp|reg_file|rf~138_combout ;
wire \cpu|dp|reg_file|rf[2][2][3]~q ;
wire \cpu|dp|reg_file|rf~137_combout ;
wire \cpu|dp|reg_file|rf[4][2][3]~q ;
wire \cpu|dp|reg_file|RD2[2][3]~53_combout ;
wire \cpu|dp|reg_file|rf~136_combout ;
wire \cpu|dp|reg_file|rf[12][2][3]~q ;
wire \cpu|dp|reg_file|rf[8][2][3]~q ;
wire \cpu|dp|reg_file|RD2[2][3]~52_combout ;
wire \cpu|dp|reg_file|rf~139_combout ;
wire \cpu|dp|reg_file|rf[6][2][3]~q ;
wire \cpu|dp|reg_file|RD2[2][3]~54_combout ;
wire \cpu|dp|reg_file|RD2[2][3]~55_combout ;
wire \cpu|dp|seg_id_ex|RD2E[2][3]~q ;
wire \cpu|dp|alu_lanes|mux3_3|y[3]~15_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux4~2_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~192_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux7~0_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux7~1_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux7~2_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux7~3_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux7~4_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][1]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[2][1]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[2][1]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a17 ;
wire \data_mem|RAM~21_combout ;
wire \cpu|dp|reg_file|rf[8][2][1]~0_combout ;
wire \cpu|dp|reg_file|rf[0][2][1]~0_combout ;
wire \cpu|dp|reg_file|rf[0][2][1]~q ;
wire \cpu|dp|reg_file|rf[8][2][1]~q ;
wire \cpu|dp|reg_file|rf~180_combout ;
wire \cpu|dp|reg_file|rf[12][2][1]~q ;
wire \cpu|dp|reg_file|RD2[2][1]~76_combout ;
wire \cpu|dp|reg_file|rf~183_combout ;
wire \cpu|dp|reg_file|rf[6][2][1]~q ;
wire \cpu|dp|reg_file|rf~181_combout ;
wire \cpu|dp|reg_file|rf[4][2][1]~q ;
wire \cpu|dp|reg_file|RD2[2][1]~77_combout ;
wire \cpu|dp|reg_file|RD2[2][1]~78_combout ;
wire \cpu|dp|reg_file|RD2[2][1]~79_combout ;
wire \cpu|dp|seg_id_ex|RD2E[2][1]~q ;
wire \cpu|dp|alu_lanes|mux3_3|y[1]~8_combout ;
wire \cpu|dp|alu_lanes|mux3_3|y[1]~9_combout ;
wire \cpu|dp|alu_lanes|alu3|Add0~6_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][1]~101 ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][2]~102_combout ;
wire \cpu|dp|alu_lanes|alu3|ShiftRight0~7_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux6~3_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux6~4_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux6~5_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux6~7_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux6~6_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][2]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[2][2]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[2][2]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a18 ;
wire \data_mem|RAM~18_combout ;
wire \cpu|dp|reg_file|rf[4][2][2]~0_combout ;
wire \cpu|dp|reg_file|rf[0][2][2]~0_combout ;
wire \cpu|dp|reg_file|rf[0][2][2]~q ;
wire \cpu|dp|reg_file|rf~160_combout ;
wire \cpu|dp|reg_file|rf[2][2][2]~q ;
wire \cpu|dp|reg_file|rf~159_combout ;
wire \cpu|dp|reg_file|rf[8][2][2]~q ;
wire \cpu|dp|reg_file|rf~158_combout ;
wire \cpu|dp|reg_file|rf[12][2][2]~q ;
wire \cpu|dp|reg_file|RD2[2][2]~64_combout ;
wire \cpu|dp|reg_file|RD2[2][2]~65_combout ;
wire \cpu|dp|reg_file|rf[4][2][2]~q ;
wire \cpu|dp|reg_file|rf~161_combout ;
wire \cpu|dp|reg_file|rf[6][2][2]~q ;
wire \cpu|dp|reg_file|RD2[2][2]~66_combout ;
wire \cpu|dp|reg_file|RD2[2][2]~67_combout ;
wire \cpu|dp|seg_id_ex|RD2E[2][2]~q ;
wire \cpu|dp|alu_lanes|mux3_1|y[2]~23_combout ;
wire \cpu|dp|alu_lanes|mux3_1|y[2]~24_combout ;
wire \cpu|dp|alu_lanes|alu1|Add0~5_combout ;
wire \cpu|dp|alu_lanes|alu1|Add0~14_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux5~1_combout ;
wire \cpu|dp|alu_lanes|alu1|ShiftRight0~4_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux5~3_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux6~0_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux5~4_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux6~1_combout ;
wire \cpu|dp|alu_lanes|alu1|ShiftRight0~3_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux6~2_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux6~3_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux6~4_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux6~5_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[0][2]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[0][2]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a2 ;
wire \data_mem|RAM~17_combout ;
wire \cpu|dp|reg_file|rf[4][0][2]~0_combout ;
wire \cpu|dp|reg_file|rf[0][4][2]~q ;
wire \cpu|dp|reg_file|Mux13~0_combout ;
wire \cpu|dp|reg_file|Mux13~1_combout ;
wire \cpu|dp|seg_id_ex|RD1E[4][2]~33_combout ;
wire \cpu|dp|reg_file|rf~286_combout ;
wire \cpu|dp|reg_file|rf[13][4][2]~q ;
wire \cpu|dp|reg_file|rf~154_combout ;
wire \cpu|dp|reg_file|rf[12][4][2]~q ;
wire \cpu|dp|reg_file|rf~289_combout ;
wire \cpu|dp|reg_file|rf[11][4][2]~q ;
wire \cpu|dp|reg_file|rf~287_combout ;
wire \cpu|dp|reg_file|rf[10][4][2]~q ;
wire \cpu|dp|reg_file|rf~155_combout ;
wire \cpu|dp|reg_file|rf[8][4][2]~q ;
wire \cpu|dp|reg_file|rf~288_combout ;
wire \cpu|dp|reg_file|rf[9][4][2]~q ;
wire \cpu|dp|reg_file|Mux13~4_combout ;
wire \cpu|dp|reg_file|Mux13~5_combout ;
wire \cpu|dp|reg_file|Mux13~6_combout ;
wire \cpu|dp|reg_file|rf~290_combout ;
wire \cpu|dp|reg_file|rf[14][4][2]~q ;
wire \cpu|dp|reg_file|Mux13~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[4][2]~q ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~78 ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][2]~79_combout ;
wire \cpu|dp|alu_lanes|alu5|ShiftRight0~4_combout ;
wire \cpu|dp|alu_lanes|alu5|ShiftRight0~7_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][2]~125_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux6~2_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux6~3_combout ;
wire \cpu|dp|alu_lanes|alu5|ShiftLeft0~5_combout ;
wire \cpu|dp|alu_lanes|alu5|ShiftLeft0~6_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][2]~127_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][2]~126_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux6~4_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux6~5_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux6~7_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux6~6_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][2]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[4][2]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[4][2]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a34 ;
wire \data_mem|RAM~16_combout ;
wire \cpu|dp|reg_file|rf[0][4][2]~0_combout ;
wire \cpu|dp|reg_file|rf~156_combout ;
wire \cpu|dp|reg_file|rf[2][4][2]~q ;
wire \cpu|dp|reg_file|RD2[4][2]~60_combout ;
wire \cpu|dp|reg_file|RD2[4][2]~61_combout ;
wire \cpu|dp|reg_file|RD2[4][2]~62_combout ;
wire \cpu|dp|reg_file|RD2[4][2]~63_combout ;
wire \cpu|dp|seg_id_ex|RD2E[4][2]~q ;
wire \cpu|dp|alu_lanes|mux3_5|y[2]~16_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux4~2_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux8~0_combout ;
wire \cpu|dp|alu_lanes|alu5|ShiftRight0~3_combout ;
wire \cpu|dp|alu_lanes|alu5|ShiftRight0~5_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux8~1_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~191_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux8~2_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux8~3_combout ;
wire \cpu|dp|alu_lanes|alu5|ShiftLeft0~8_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux8~4_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][0]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[4][0]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[4][0]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a32 ;
wire \data_mem|RAM~24_combout ;
wire \cpu|dp|reg_file|rf[4][4][0]~0_combout ;
wire \cpu|dp|reg_file|rf~300_combout ;
wire \cpu|dp|reg_file|rf[1][4][0]~q ;
wire \cpu|dp|reg_file|Mux15~0_combout ;
wire \cpu|dp|reg_file|rf~210_combout ;
wire \cpu|dp|reg_file|rf[2][4][0]~q ;
wire \cpu|dp|reg_file|rf~301_combout ;
wire \cpu|dp|reg_file|rf[3][4][0]~q ;
wire \cpu|dp|reg_file|Mux15~1_combout ;
wire \cpu|dp|reg_file|rf~302_combout ;
wire \cpu|dp|reg_file|rf[5][4][0]~q ;
wire \cpu|dp|reg_file|rf~211_combout ;
wire \cpu|dp|reg_file|rf[6][4][0]~q ;
wire \cpu|dp|reg_file|rf[4][4][0]~q ;
wire \cpu|dp|reg_file|Mux15~2_combout ;
wire \cpu|dp|reg_file|rf~303_combout ;
wire \cpu|dp|reg_file|rf[7][4][0]~q ;
wire \cpu|dp|reg_file|Mux15~3_combout ;
wire \cpu|dp|seg_id_ex|RD1E[4][0]~32_combout ;
wire \cpu|dp|reg_file|rf~308_combout ;
wire \cpu|dp|reg_file|rf[14][4][0]~q ;
wire \cpu|dp|reg_file|rf~305_combout ;
wire \cpu|dp|reg_file|rf[10][4][0]~q ;
wire \cpu|dp|reg_file|rf~209_combout ;
wire \cpu|dp|reg_file|rf[8][4][0]~q ;
wire \cpu|dp|reg_file|rf~306_combout ;
wire \cpu|dp|reg_file|rf[9][4][0]~q ;
wire \cpu|dp|reg_file|Mux15~4_combout ;
wire \cpu|dp|reg_file|rf~307_combout ;
wire \cpu|dp|reg_file|rf[11][4][0]~q ;
wire \cpu|dp|reg_file|Mux15~5_combout ;
wire \cpu|dp|reg_file|rf~208_combout ;
wire \cpu|dp|reg_file|rf[12][4][0]~q ;
wire \cpu|dp|reg_file|Mux15~6_combout ;
wire \cpu|dp|reg_file|rf~304_combout ;
wire \cpu|dp|reg_file|rf[13][4][0]~q ;
wire \cpu|dp|reg_file|Mux15~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[4][0]~q ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][0]~76 ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~77_combout ;
wire \cpu|dp|alu_lanes|alu5|ShiftLeft0~7_combout ;
wire \cpu|dp|alu_lanes|alu5|ShiftRight0~6_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux7~0_combout ;
wire \cpu|dp|alu_lanes|alu5|ShiftRight0~1_combout ;
wire \cpu|dp|alu_lanes|alu5|ShiftRight0~2_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux7~1_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux7~2_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux7~3_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux7~4_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[4][1]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[4][1]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a33 ;
wire \data_mem|RAM~19_combout ;
wire \cpu|dp|reg_file|rf[0][4][1]~0_combout ;
wire \cpu|dp|reg_file|rf~177_combout ;
wire \cpu|dp|reg_file|rf[4][4][1]~q ;
wire \cpu|dp|reg_file|RD2[4][1]~73_combout ;
wire \cpu|dp|reg_file|RD2[4][1]~72_combout ;
wire \cpu|dp|reg_file|RD2[4][1]~74_combout ;
wire \cpu|dp|reg_file|RD2[4][1]~75_combout ;
wire \cpu|dp|seg_id_ex|RD2E[4][1]~q ;
wire \cpu|dp|alu_lanes|mux3_1|y[1]~26_combout ;
wire \cpu|dp|alu_lanes|mux3_1|y[1]~27_combout ;
wire \cpu|dp|alu_lanes|alu1|Add0~6_combout ;
wire \cpu|dp|alu_lanes|alu1|Add0~12_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux7~6_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux7~7_combout ;
wire \cpu|dp|alu_lanes|alu1|ShiftLeft0~1_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux7~0_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux5~0_combout ;
wire \cpu|dp|alu_lanes|alu1|ShiftRight0~2_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux7~3_combout ;
wire \cpu|dp|alu_lanes|alu1|ShiftRight0~1_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux7~1_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux7~2_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux7~4_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux7~5_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux7~8_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[0][1]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[0][1]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a1 ;
wire \data_mem|RAM~20_combout ;
wire \cpu|dp|reg_file|rf[8][0][1]~0_combout ;
wire \cpu|dp|reg_file|rf~191_combout ;
wire \cpu|dp|reg_file|rf[7][0][1]~q ;
wire \cpu|dp|reg_file|rf~190_combout ;
wire \cpu|dp|reg_file|rf[5][0][1]~q ;
wire \cpu|dp|reg_file|Mux46~2_combout ;
wire \cpu|dp|reg_file|Mux46~3_combout ;
wire \cpu|dp|reg_file|rf~189_combout ;
wire \cpu|dp|reg_file|rf[3][0][1]~q ;
wire \cpu|dp|reg_file|rf~188_combout ;
wire \cpu|dp|reg_file|rf[1][0][1]~q ;
wire \cpu|dp|reg_file|Mux46~0_combout ;
wire \cpu|dp|reg_file|Mux46~1_combout ;
wire \cpu|dp|seg_id_ex|RD1E[0][1]~7_combout ;
wire \cpu|dp|reg_file|rf~193_combout ;
wire \cpu|dp|reg_file|rf[10][0][1]~q ;
wire \cpu|dp|reg_file|rf~195_combout ;
wire \cpu|dp|reg_file|rf[11][0][1]~q ;
wire \cpu|dp|reg_file|rf~194_combout ;
wire \cpu|dp|reg_file|rf[9][0][1]~q ;
wire \cpu|dp|reg_file|Mux46~4_combout ;
wire \cpu|dp|reg_file|Mux46~5_combout ;
wire \cpu|dp|reg_file|Mux46~6_combout ;
wire \cpu|dp|reg_file|rf~196_combout ;
wire \cpu|dp|reg_file|rf[14][0][1]~q ;
wire \cpu|dp|reg_file|rf~192_combout ;
wire \cpu|dp|reg_file|rf[13][0][1]~q ;
wire \cpu|dp|reg_file|Mux46~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[0][1]~q ;
wire \cpu|dp|seg_ex_mem|WD1M[0][1]~35 ;
wire \cpu|dp|seg_ex_mem|WD1M[0][2]~36_combout ;
wire \cpu|dp|seg_ex_mem|WD1M[0][2]~q ;
wire \cpu|dp|seg_mem_wb|WD1W[0][2]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|WD1W[0][2]~q ;
wire \cpu|dp|reg_file|rf~168_combout ;
wire \cpu|dp|reg_file|rf[5][0][2]~q ;
wire \cpu|dp|reg_file|rf~169_combout ;
wire \cpu|dp|reg_file|rf[7][0][2]~q ;
wire \cpu|dp|reg_file|Mux45~2_combout ;
wire \cpu|dp|reg_file|Mux45~3_combout ;
wire \cpu|dp|reg_file|rf~166_combout ;
wire \cpu|dp|reg_file|rf[1][0][2]~q ;
wire \cpu|dp|reg_file|Mux45~0_combout ;
wire \cpu|dp|reg_file|rf~167_combout ;
wire \cpu|dp|reg_file|rf[3][0][2]~q ;
wire \cpu|dp|reg_file|Mux45~1_combout ;
wire \cpu|dp|seg_id_ex|RD1E[0][2]~0_combout ;
wire \cpu|dp|reg_file|rf~174_combout ;
wire \cpu|dp|reg_file|rf[14][0][2]~q ;
wire \cpu|dp|reg_file|rf~173_combout ;
wire \cpu|dp|reg_file|rf[13][0][2]~q ;
wire \cpu|dp|reg_file|Mux45~6_combout ;
wire \cpu|dp|reg_file|rf~172_combout ;
wire \cpu|dp|reg_file|rf[11][0][2]~q ;
wire \cpu|dp|reg_file|rf~170_combout ;
wire \cpu|dp|reg_file|rf[10][0][2]~q ;
wire \cpu|dp|reg_file|rf~171_combout ;
wire \cpu|dp|reg_file|rf[9][0][2]~q ;
wire \cpu|dp|reg_file|Mux45~4_combout ;
wire \cpu|dp|reg_file|Mux45~5_combout ;
wire \cpu|dp|reg_file|Mux45~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[0][2]~q ;
wire \cpu|dp|seg_ex_mem|WD1M[0][2]~37 ;
wire \cpu|dp|seg_ex_mem|WD1M[0][3]~38_combout ;
wire \cpu|dp|seg_ex_mem|WD1M[0][3]~q ;
wire \cpu|dp|seg_mem_wb|WD1W[0][3]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|WD1W[0][3]~q ;
wire \cpu|dp|reg_file|rf~145_combout ;
wire \cpu|dp|reg_file|rf[3][0][3]~q ;
wire \cpu|dp|reg_file|rf~144_combout ;
wire \cpu|dp|reg_file|rf[1][0][3]~q ;
wire \cpu|dp|reg_file|Mux44~0_combout ;
wire \cpu|dp|reg_file|Mux44~1_combout ;
wire \cpu|dp|reg_file|rf~147_combout ;
wire \cpu|dp|reg_file|rf[7][0][3]~q ;
wire \cpu|dp|reg_file|Mux44~2_combout ;
wire \cpu|dp|reg_file|rf~146_combout ;
wire \cpu|dp|reg_file|rf[5][0][3]~q ;
wire \cpu|dp|reg_file|Mux44~3_combout ;
wire \cpu|dp|seg_id_ex|RD1E[0][3]~1_combout ;
wire \cpu|dp|reg_file|rf~148_combout ;
wire \cpu|dp|reg_file|rf[13][0][3]~q ;
wire \cpu|dp|reg_file|rf~152_combout ;
wire \cpu|dp|reg_file|rf[14][0][3]~q ;
wire \cpu|dp|reg_file|rf~151_combout ;
wire \cpu|dp|reg_file|rf[11][0][3]~q ;
wire \cpu|dp|reg_file|rf~149_combout ;
wire \cpu|dp|reg_file|rf[10][0][3]~q ;
wire \cpu|dp|reg_file|rf~150_combout ;
wire \cpu|dp|reg_file|rf[9][0][3]~q ;
wire \cpu|dp|reg_file|Mux44~4_combout ;
wire \cpu|dp|reg_file|Mux44~5_combout ;
wire \cpu|dp|reg_file|Mux44~6_combout ;
wire \cpu|dp|reg_file|Mux44~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[0][3]~q ;
wire \cpu|dp|alu_lanes|alu1|Mux5~9_combout ;
wire \cpu|dp|alu_lanes|alu1|result_r~0_combout ;
wire \cpu|dp|alu_lanes|alu1|ShiftLeft0~2_combout ;
wire \cpu|dp|alu_lanes|alu1|ShiftLeft0~3_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux5~2_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux5~5_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux5~6_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux5~10_combout ;
wire \cpu|dp|alu_lanes|alu1|Add0~16_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux5~12_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[0][3]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[0][3]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[0][3]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a3 ;
wire \data_mem|RAM~14_combout ;
wire \cpu|dp|reg_file|rf[8][0][3]~0_combout ;
wire \cpu|dp|reg_file|rf[0][4][3]~q ;
wire \cpu|dp|reg_file|RD2[4][3]~51_combout ;
wire \cpu|dp|seg_id_ex|RD2E[4][3]~q ;
wire \cpu|dp|alu_lanes|mux3_5|y[3]~15_combout ;
wire \cpu|dp|alu_lanes|alu5|Add0~4_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][2]~80 ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][3]~81_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux5~0_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux5~1_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux5~2_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux5~3_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux5~4_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][3]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[4][3]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[4][3]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a35 ;
wire \data_mem|RAM~13_combout ;
wire \cpu|dp|reg_file|rf[0][4][3]~0_combout ;
wire \cpu|dp|reg_file|rf~134_combout ;
wire \cpu|dp|reg_file|rf[2][4][3]~q ;
wire \cpu|dp|reg_file|rf~274_combout ;
wire \cpu|dp|reg_file|rf[3][4][3]~q ;
wire \cpu|dp|reg_file|rf~273_combout ;
wire \cpu|dp|reg_file|rf[1][4][3]~q ;
wire \cpu|dp|reg_file|Mux12~0_combout ;
wire \cpu|dp|reg_file|Mux12~1_combout ;
wire \cpu|dp|reg_file|rf~275_combout ;
wire \cpu|dp|reg_file|rf[5][4][3]~q ;
wire \cpu|dp|reg_file|rf~276_combout ;
wire \cpu|dp|reg_file|rf[7][4][3]~q ;
wire \cpu|dp|reg_file|Mux12~2_combout ;
wire \cpu|dp|reg_file|Mux12~3_combout ;
wire \cpu|dp|seg_id_ex|RD1E[4][3]~34_combout ;
wire \cpu|dp|reg_file|rf~281_combout ;
wire \cpu|dp|reg_file|rf[14][4][3]~q ;
wire \cpu|dp|reg_file|rf~280_combout ;
wire \cpu|dp|reg_file|rf[13][4][3]~q ;
wire \cpu|dp|reg_file|Mux12~6_combout ;
wire \cpu|dp|reg_file|rf~279_combout ;
wire \cpu|dp|reg_file|rf[11][4][3]~q ;
wire \cpu|dp|reg_file|rf~277_combout ;
wire \cpu|dp|reg_file|rf[10][4][3]~q ;
wire \cpu|dp|reg_file|rf~278_combout ;
wire \cpu|dp|reg_file|rf[9][4][3]~q ;
wire \cpu|dp|reg_file|Mux12~4_combout ;
wire \cpu|dp|reg_file|Mux12~5_combout ;
wire \cpu|dp|reg_file|Mux12~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[4][3]~q ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][3]~82 ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][4]~83_combout ;
wire \cpu|dp|alu_lanes|alu5|result_r~0_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux4~5_combout ;
wire \cpu|dp|alu_lanes|alu5|ShiftLeft0~4_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][4]~122_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][4]~123_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][4]~124_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux4~7_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux4~3_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux4~4_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux4~6_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][4]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[4][4]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[4][4]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a36 ;
wire \data_mem|RAM~12_combout ;
wire \cpu|dp|reg_file|rf[0][4][4]~0_combout ;
wire \cpu|dp|reg_file|rf[0][4][4]~q ;
wire \cpu|dp|reg_file|RD2[4][4]~44_combout ;
wire \cpu|dp|reg_file|RD2[4][4]~45_combout ;
wire \cpu|dp|reg_file|RD2[4][4]~46_combout ;
wire \cpu|dp|reg_file|RD2[4][4]~47_combout ;
wire \cpu|dp|seg_id_ex|RD2E[4][4]~q ;
wire \cpu|dp|alu_lanes|mux3_1|y[4]~16_combout ;
wire \cpu|dp|alu_lanes|mux3_1|y[4]~17_combout ;
wire \cpu|dp|alu_lanes|mux3_1|y[4]~39_combout ;
wire \cpu|dp|alu_lanes|alu1|Add0~18_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux4~6_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux4~7_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux4~3_combout ;
wire \cpu|dp|alu_lanes|alu1|ShiftLeft0~12_combout ;
wire \cpu|dp|alu_lanes|alu1|ShiftLeft0~13_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux4~0_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux4~4_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux4~2_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux4~5_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux4~8_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[0][4]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[0][4]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a4 ;
wire \data_mem|RAM~10_combout ;
wire \cpu|dp|reg_file|rf[4][0][4]~0_combout ;
wire \cpu|dp|reg_file|rf[4][0][4]~q ;
wire \cpu|dp|reg_file|Mux43~2_combout ;
wire \cpu|dp|reg_file|rf~125_combout ;
wire \cpu|dp|reg_file|rf[7][0][4]~q ;
wire \cpu|dp|reg_file|rf~124_combout ;
wire \cpu|dp|reg_file|rf[5][0][4]~q ;
wire \cpu|dp|reg_file|Mux43~3_combout ;
wire \cpu|dp|reg_file|rf~123_combout ;
wire \cpu|dp|reg_file|rf[3][0][4]~q ;
wire \cpu|dp|reg_file|rf~122_combout ;
wire \cpu|dp|reg_file|rf[1][0][4]~q ;
wire \cpu|dp|reg_file|Mux43~0_combout ;
wire \cpu|dp|reg_file|Mux43~1_combout ;
wire \cpu|dp|seg_id_ex|RD1E[0][4]~2_combout ;
wire \cpu|dp|reg_file|rf~129_combout ;
wire \cpu|dp|reg_file|rf[13][0][4]~q ;
wire \cpu|dp|reg_file|Mux43~6_combout ;
wire \cpu|dp|reg_file|rf~130_combout ;
wire \cpu|dp|reg_file|rf[14][0][4]~q ;
wire \cpu|dp|reg_file|rf~128_combout ;
wire \cpu|dp|reg_file|rf[11][0][4]~q ;
wire \cpu|dp|reg_file|rf~126_combout ;
wire \cpu|dp|reg_file|rf[10][0][4]~q ;
wire \cpu|dp|reg_file|rf~127_combout ;
wire \cpu|dp|reg_file|rf[9][0][4]~q ;
wire \cpu|dp|reg_file|Mux43~4_combout ;
wire \cpu|dp|reg_file|Mux43~5_combout ;
wire \cpu|dp|reg_file|Mux43~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[0][4]~q ;
wire \cpu|dp|seg_ex_mem|WD1M[0][4]~41 ;
wire \cpu|dp|seg_ex_mem|WD1M[0][5]~42_combout ;
wire \cpu|dp|seg_ex_mem|WD1M[0][5]~q ;
wire \cpu|dp|seg_mem_wb|WD1W[0][5]~q ;
wire \cpu|dp|reg_file|rf~88_combout ;
wire \cpu|dp|reg_file|rf[4][0][5]~q ;
wire \cpu|dp|reg_file|Mux42~2_combout ;
wire \cpu|dp|reg_file|rf~103_combout ;
wire \cpu|dp|reg_file|rf[7][0][5]~q ;
wire \cpu|dp|reg_file|rf~102_combout ;
wire \cpu|dp|reg_file|rf[5][0][5]~q ;
wire \cpu|dp|reg_file|Mux42~3_combout ;
wire \cpu|dp|reg_file|rf~100_combout ;
wire \cpu|dp|reg_file|rf[1][0][5]~q ;
wire \cpu|dp|reg_file|Mux42~0_combout ;
wire \cpu|dp|reg_file|rf~101_combout ;
wire \cpu|dp|reg_file|rf[3][0][5]~q ;
wire \cpu|dp|reg_file|Mux42~1_combout ;
wire \cpu|dp|seg_id_ex|RD1E[0][5]~3_combout ;
wire \cpu|dp|reg_file|rf~108_combout ;
wire \cpu|dp|reg_file|rf[14][0][5]~q ;
wire \cpu|dp|reg_file|rf~104_combout ;
wire \cpu|dp|reg_file|rf[13][0][5]~q ;
wire \cpu|dp|reg_file|rf~107_combout ;
wire \cpu|dp|reg_file|rf[11][0][5]~q ;
wire \cpu|dp|reg_file|rf~105_combout ;
wire \cpu|dp|reg_file|rf[10][0][5]~q ;
wire \cpu|dp|reg_file|rf~106_combout ;
wire \cpu|dp|reg_file|rf[9][0][5]~q ;
wire \cpu|dp|reg_file|Mux42~4_combout ;
wire \cpu|dp|reg_file|Mux42~5_combout ;
wire \cpu|dp|reg_file|Mux42~6_combout ;
wire \cpu|dp|reg_file|Mux42~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[0][5]~q ;
wire \cpu|dp|alu_lanes|alu1|Add0~20_combout ;
wire \cpu|dp|alu_lanes|alu1|ShiftLeft0~0_combout ;
wire \cpu|dp|alu_lanes|alu1|ShiftLeft0~9_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux3~0_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux3~1_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux3~2_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux3~3_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux3~4_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux3~5_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[0][5]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[0][5]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[0][5]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a5 ;
wire \data_mem|RAM~7_combout ;
wire \cpu|dp|reg_file|rf[8][0][5]~0_combout ;
wire \cpu|dp|reg_file|rf[0][4][5]~q ;
wire \cpu|dp|reg_file|rf~96_combout ;
wire \cpu|dp|reg_file|rf[8][4][5]~q ;
wire \cpu|dp|reg_file|rf~95_combout ;
wire \cpu|dp|reg_file|rf[12][4][5]~q ;
wire \cpu|dp|reg_file|RD2[4][5]~32_combout ;
wire \cpu|dp|reg_file|rf~99_combout ;
wire \cpu|dp|reg_file|rf[6][4][5]~q ;
wire \cpu|dp|reg_file|rf~98_combout ;
wire \cpu|dp|reg_file|rf[2][4][5]~q ;
wire \cpu|dp|reg_file|rf~97_combout ;
wire \cpu|dp|reg_file|rf[4][4][5]~q ;
wire \cpu|dp|reg_file|RD2[4][5]~33_combout ;
wire \cpu|dp|reg_file|RD2[4][5]~34_combout ;
wire \cpu|dp|reg_file|RD2[4][5]~35_combout ;
wire \cpu|dp|seg_id_ex|RD2E[4][5]~q ;
wire \cpu|dp|alu_lanes|mux3_1|y[5]~15_combout ;
wire \cpu|dp|alu_lanes|alu5|Add0~2_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][4]~84 ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][5]~85_combout ;
wire \cpu|dp|alu_lanes|mux3_5|y[5]~14_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux3~0_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux3~1_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux3~2_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux3~3_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux3~4_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][5]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[4][5]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a37 ;
wire \data_mem|RAM~9_combout ;
wire \cpu|dp|reg_file|rf[0][4][5]~0_combout ;
wire \cpu|dp|reg_file|rf~258_combout ;
wire \cpu|dp|reg_file|rf[7][4][5]~q ;
wire \cpu|dp|reg_file|rf~257_combout ;
wire \cpu|dp|reg_file|rf[5][4][5]~q ;
wire \cpu|dp|reg_file|Mux10~2_combout ;
wire \cpu|dp|reg_file|Mux10~3_combout ;
wire \cpu|dp|reg_file|rf~255_combout ;
wire \cpu|dp|reg_file|rf[1][4][5]~q ;
wire \cpu|dp|reg_file|Mux10~0_combout ;
wire \cpu|dp|reg_file|rf~256_combout ;
wire \cpu|dp|reg_file|rf[3][4][5]~q ;
wire \cpu|dp|reg_file|Mux10~1_combout ;
wire \cpu|dp|seg_id_ex|RD1E[4][5]~37_combout ;
wire \cpu|dp|reg_file|rf~263_combout ;
wire \cpu|dp|reg_file|rf[14][4][5]~q ;
wire \cpu|dp|reg_file|rf~261_combout ;
wire \cpu|dp|reg_file|rf[11][4][5]~q ;
wire \cpu|dp|reg_file|rf~259_combout ;
wire \cpu|dp|reg_file|rf[10][4][5]~q ;
wire \cpu|dp|reg_file|rf~260_combout ;
wire \cpu|dp|reg_file|rf[9][4][5]~q ;
wire \cpu|dp|reg_file|Mux10~4_combout ;
wire \cpu|dp|reg_file|Mux10~5_combout ;
wire \cpu|dp|reg_file|rf~262_combout ;
wire \cpu|dp|reg_file|rf[13][4][5]~q ;
wire \cpu|dp|reg_file|Mux10~6_combout ;
wire \cpu|dp|reg_file|Mux10~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[4][5]~q ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][5]~86 ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][6]~87_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux2~2_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux2~3_combout ;
wire \cpu|dp|alu_lanes|mux3_5|y[6]~13_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux2~0_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux2~1_combout ;
wire \cpu|dp|alu_lanes|alu5|Mux2~4_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[4][6]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[4][6]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a38 ;
wire \data_mem|RAM~6_combout ;
wire \cpu|dp|reg_file|rf[0][4][6]~0_combout ;
wire \cpu|dp|reg_file|rf[0][4][6]~q ;
wire \cpu|dp|reg_file|RD2[4][6]~20_combout ;
wire \cpu|dp|reg_file|RD2[4][6]~21_combout ;
wire \cpu|dp|reg_file|RD2[4][6]~22_combout ;
wire \cpu|dp|reg_file|RD2[4][6]~23_combout ;
wire \cpu|dp|seg_id_ex|RD2E[4][6]~q ;
wire \cpu|dp|alu_lanes|mux3_1|y[6]~40_combout ;
wire \cpu|dp|alu_lanes|mux3_1|y[6]~41_combout ;
wire \cpu|dp|alu_lanes|mux3_1|y[6]~42_combout ;
wire \cpu|dp|alu_lanes|alu3|Add0~1_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][6]~111 ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][7]~112_combout ;
wire \cpu|dp|alu_lanes|mux3_3|y[7]~17_combout ;
wire \cpu|dp|alu_lanes|alu3|ShiftRight0~0_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux1~0_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux1~1_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux1~2_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux1~3_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux1~4_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][7]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[2][7]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[2][7]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a23 ;
wire \data_mem|RAM~3_combout ;
wire \cpu|dp|reg_file|rf[8][2][7]~0_combout ;
wire \cpu|dp|reg_file|rf[0][2][7]~0_combout ;
wire \cpu|dp|reg_file|rf[0][2][7]~q ;
wire \cpu|dp|reg_file|rf~39_combout ;
wire \cpu|dp|reg_file|rf[2][2][7]~q ;
wire \cpu|dp|reg_file|rf~38_combout ;
wire \cpu|dp|reg_file|rf[4][2][7]~q ;
wire \cpu|dp|reg_file|RD2[2][7]~9_combout ;
wire \cpu|dp|reg_file|rf[8][2][7]~q ;
wire \cpu|dp|reg_file|rf~37_combout ;
wire \cpu|dp|reg_file|rf[12][2][7]~q ;
wire \cpu|dp|reg_file|RD2[2][7]~8_combout ;
wire \cpu|dp|reg_file|RD2[2][7]~10_combout ;
wire \cpu|dp|reg_file|RD2[2][7]~11_combout ;
wire \cpu|dp|seg_id_ex|RD2E[2][7]~q ;
wire \cpu|dp|alu_lanes|mux3_1|y[7]~7_combout ;
wire \cpu|dp|alu_lanes|mux3_1|y[7]~5_combout ;
wire \cpu|dp|alu_lanes|mux3_1|y[7]~8_combout ;
wire \cpu|dp|alu_lanes|mux3_2|y[7]~16_combout ;
wire \cpu|dp|alu_lanes|alu2|Add0~1_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][6]~151 ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][7]~152_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux1~2_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux1~3_combout ;
wire \cpu|dp|alu_lanes|alu2|ShiftRight0~4_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux1~0_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux1~1_combout ;
wire \cpu|dp|alu_lanes|alu2|Mux1~4_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[1][7]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[1][7]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[1][7]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a15 ;
wire \data_mem|RAM~26_combout ;
wire \cpu|dp|reg_file|rf[8][1][7]~0_combout ;
wire \cpu|dp|reg_file|rf~381_combout ;
wire \cpu|dp|reg_file|rf[2][1][7]~q ;
wire \cpu|dp|reg_file|rf~383_combout ;
wire \cpu|dp|reg_file|rf[3][1][7]~q ;
wire \cpu|dp|reg_file|rf~382_combout ;
wire \cpu|dp|reg_file|rf[1][1][7]~q ;
wire \cpu|dp|reg_file|Mux32~0_combout ;
wire \cpu|dp|reg_file|Mux32~1_combout ;
wire \cpu|dp|reg_file|rf~387_combout ;
wire \cpu|dp|reg_file|rf[7][1][7]~q ;
wire \cpu|dp|reg_file|rf~384_combout ;
wire \cpu|dp|reg_file|rf[5][1][7]~q ;
wire \cpu|dp|reg_file|Mux32~2_combout ;
wire \cpu|dp|reg_file|Mux32~3_combout ;
wire \cpu|dp|seg_id_ex|RD1E[1][7]~15_combout ;
wire \cpu|dp|reg_file|rf~388_combout ;
wire \cpu|dp|reg_file|rf[13][1][7]~q ;
wire \cpu|dp|reg_file|rf~393_combout ;
wire \cpu|dp|reg_file|rf[14][1][7]~q ;
wire \cpu|dp|reg_file|rf~389_combout ;
wire \cpu|dp|reg_file|rf[10][1][7]~q ;
wire \cpu|dp|reg_file|rf~391_combout ;
wire \cpu|dp|reg_file|rf[11][1][7]~q ;
wire \cpu|dp|reg_file|rf~390_combout ;
wire \cpu|dp|reg_file|rf[9][1][7]~q ;
wire \cpu|dp|reg_file|Mux32~4_combout ;
wire \cpu|dp|reg_file|Mux32~5_combout ;
wire \cpu|dp|reg_file|Mux32~6_combout ;
wire \cpu|dp|reg_file|Mux32~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[1][7]~q ;
wire \cpu|dp|seg_ex_mem|WD1M[1][6]~61 ;
wire \cpu|dp|seg_ex_mem|WD1M[2][0]~62_combout ;
wire \cpu|dp|seg_ex_mem|WD1M[2][0]~q ;
wire \cpu|dp|seg_mem_wb|WD1W[2][0]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|WD1W[2][0]~q ;
wire \cpu|dp|reg_file|rf[0][2][0]~q ;
wire \cpu|dp|reg_file|rf[4][2][0]~q ;
wire \cpu|dp|reg_file|rf~197_combout ;
wire \cpu|dp|reg_file|rf[12][2][0]~q ;
wire \cpu|dp|reg_file|rf~198_combout ;
wire \cpu|dp|reg_file|rf[8][2][0]~q ;
wire \cpu|dp|reg_file|RD2[2][0]~84_combout ;
wire \cpu|dp|reg_file|RD2[2][0]~85_combout ;
wire \cpu|dp|reg_file|rf~200_combout ;
wire \cpu|dp|reg_file|rf[6][2][0]~q ;
wire \cpu|dp|reg_file|RD2[2][0]~86_combout ;
wire \cpu|dp|reg_file|RD2[2][0]~87_combout ;
wire \cpu|dp|seg_id_ex|RD2E[2][0]~q ;
wire \cpu|dp|alu_lanes|mux3_3|y[0]~10_combout ;
wire \cpu|dp|alu_lanes|mux3_3|y[0]~11_combout ;
wire \cpu|dp|alu_lanes|alu3|Add0~7_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~98_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux8~0_combout ;
wire \cpu|dp|alu_lanes|alu3|ShiftRight0~5_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux8~1_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux8~2_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux8~3_combout ;
wire \cpu|dp|alu_lanes|alu3|Mux8~4_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[2][0]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[2][0]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a16 ;
wire \data_mem|RAM~22_combout ;
wire \cpu|dp|reg_file|rf[4][2][0]~0_combout ;
wire \cpu|dp|reg_file|rf~199_combout ;
wire \cpu|dp|reg_file|rf[2][2][0]~q ;
wire \cpu|dp|reg_file|rf~372_combout ;
wire \cpu|dp|reg_file|rf[1][2][0]~q ;
wire \cpu|dp|reg_file|Mux31~0_combout ;
wire \cpu|dp|reg_file|rf~373_combout ;
wire \cpu|dp|reg_file|rf[3][2][0]~q ;
wire \cpu|dp|reg_file|Mux31~1_combout ;
wire \cpu|dp|reg_file|rf~374_combout ;
wire \cpu|dp|reg_file|rf[5][2][0]~q ;
wire \cpu|dp|reg_file|rf~375_combout ;
wire \cpu|dp|reg_file|rf[7][2][0]~q ;
wire \cpu|dp|reg_file|Mux31~2_combout ;
wire \cpu|dp|reg_file|Mux31~3_combout ;
wire \cpu|dp|seg_id_ex|RD1E[2][0]~16_combout ;
wire \cpu|dp|reg_file|rf~379_combout ;
wire \cpu|dp|reg_file|rf[13][2][0]~q ;
wire \cpu|dp|reg_file|Mux31~6_combout ;
wire \cpu|dp|reg_file|rf~380_combout ;
wire \cpu|dp|reg_file|rf[14][2][0]~q ;
wire \cpu|dp|reg_file|rf~378_combout ;
wire \cpu|dp|reg_file|rf[11][2][0]~q ;
wire \cpu|dp|reg_file|rf~376_combout ;
wire \cpu|dp|reg_file|rf[10][2][0]~q ;
wire \cpu|dp|reg_file|rf~377_combout ;
wire \cpu|dp|reg_file|rf[9][2][0]~q ;
wire \cpu|dp|reg_file|Mux31~4_combout ;
wire \cpu|dp|reg_file|Mux31~5_combout ;
wire \cpu|dp|reg_file|Mux31~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[2][0]~q ;
wire \cpu|dp|seg_ex_mem|WD1M[2][0]~63 ;
wire \cpu|dp|seg_ex_mem|WD1M[2][1]~64_combout ;
wire \cpu|dp|seg_ex_mem|WD1M[2][1]~q ;
wire \cpu|dp|seg_mem_wb|WD1W[2][1]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|WD1W[2][1]~q ;
wire \cpu|dp|reg_file|rf~182_combout ;
wire \cpu|dp|reg_file|rf[2][2][1]~q ;
wire \cpu|dp|reg_file|rf~364_combout ;
wire \cpu|dp|reg_file|rf[3][2][1]~q ;
wire \cpu|dp|reg_file|rf~363_combout ;
wire \cpu|dp|reg_file|rf[1][2][1]~q ;
wire \cpu|dp|reg_file|Mux30~0_combout ;
wire \cpu|dp|reg_file|Mux30~1_combout ;
wire \cpu|dp|reg_file|rf~366_combout ;
wire \cpu|dp|reg_file|rf[7][2][1]~q ;
wire \cpu|dp|reg_file|rf~365_combout ;
wire \cpu|dp|reg_file|rf[5][2][1]~q ;
wire \cpu|dp|reg_file|Mux30~2_combout ;
wire \cpu|dp|reg_file|Mux30~3_combout ;
wire \cpu|dp|seg_id_ex|RD1E[2][1]~19_combout ;
wire \cpu|dp|reg_file|rf~367_combout ;
wire \cpu|dp|reg_file|rf[13][2][1]~q ;
wire \cpu|dp|reg_file|rf~371_combout ;
wire \cpu|dp|reg_file|rf[14][2][1]~q ;
wire \cpu|dp|reg_file|rf~368_combout ;
wire \cpu|dp|reg_file|rf[10][2][1]~q ;
wire \cpu|dp|reg_file|rf~370_combout ;
wire \cpu|dp|reg_file|rf[11][2][1]~q ;
wire \cpu|dp|reg_file|rf~369_combout ;
wire \cpu|dp|reg_file|rf[9][2][1]~q ;
wire \cpu|dp|reg_file|Mux30~4_combout ;
wire \cpu|dp|reg_file|Mux30~5_combout ;
wire \cpu|dp|reg_file|Mux30~6_combout ;
wire \cpu|dp|reg_file|Mux30~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[2][1]~q ;
wire \cpu|dp|seg_ex_mem|WD1M[2][1]~65 ;
wire \cpu|dp|seg_ex_mem|WD1M[2][2]~66_combout ;
wire \cpu|dp|seg_ex_mem|WD1M[2][2]~q ;
wire \cpu|dp|seg_mem_wb|WD1W[2][2]~q ;
wire \cpu|dp|reg_file|rf~357_combout ;
wire \cpu|dp|reg_file|rf[7][2][2]~q ;
wire \cpu|dp|reg_file|rf~356_combout ;
wire \cpu|dp|reg_file|rf[5][2][2]~q ;
wire \cpu|dp|reg_file|Mux29~2_combout ;
wire \cpu|dp|reg_file|Mux29~3_combout ;
wire \cpu|dp|reg_file|rf~354_combout ;
wire \cpu|dp|reg_file|rf[1][2][2]~q ;
wire \cpu|dp|reg_file|Mux29~0_combout ;
wire \cpu|dp|reg_file|rf~355_combout ;
wire \cpu|dp|reg_file|rf[3][2][2]~q ;
wire \cpu|dp|reg_file|Mux29~1_combout ;
wire \cpu|dp|seg_id_ex|RD1E[2][2]~17_combout ;
wire \cpu|dp|reg_file|rf~361_combout ;
wire \cpu|dp|reg_file|rf[13][2][2]~q ;
wire \cpu|dp|reg_file|Mux29~6_combout ;
wire \cpu|dp|reg_file|rf~359_combout ;
wire \cpu|dp|reg_file|rf[9][2][2]~q ;
wire \cpu|dp|reg_file|Mux29~4_combout ;
wire \cpu|dp|reg_file|rf~358_combout ;
wire \cpu|dp|reg_file|rf[10][2][2]~q ;
wire \cpu|dp|reg_file|rf~360_combout ;
wire \cpu|dp|reg_file|rf[11][2][2]~q ;
wire \cpu|dp|reg_file|Mux29~5_combout ;
wire \cpu|dp|reg_file|rf~362_combout ;
wire \cpu|dp|reg_file|rf[14][2][2]~q ;
wire \cpu|dp|reg_file|Mux29~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[2][2]~q ;
wire \cpu|dp|seg_ex_mem|WD1M[2][2]~67 ;
wire \cpu|dp|seg_ex_mem|WD1M[2][3]~68_combout ;
wire \cpu|dp|seg_ex_mem|WD1M[2][3]~q ;
wire \cpu|dp|seg_mem_wb|WD1W[2][3]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|WD1W[2][3]~q ;
wire \cpu|dp|reg_file|rf~347_combout ;
wire \cpu|dp|reg_file|rf[5][2][3]~q ;
wire \cpu|dp|reg_file|rf~348_combout ;
wire \cpu|dp|reg_file|rf[7][2][3]~q ;
wire \cpu|dp|reg_file|Mux28~2_combout ;
wire \cpu|dp|reg_file|Mux28~3_combout ;
wire \cpu|dp|reg_file|rf~345_combout ;
wire \cpu|dp|reg_file|rf[1][2][3]~q ;
wire \cpu|dp|reg_file|Mux28~0_combout ;
wire \cpu|dp|reg_file|rf~346_combout ;
wire \cpu|dp|reg_file|rf[3][2][3]~q ;
wire \cpu|dp|reg_file|Mux28~1_combout ;
wire \cpu|dp|seg_id_ex|RD1E[2][3]~18_combout ;
wire \cpu|dp|reg_file|rf~349_combout ;
wire \cpu|dp|reg_file|rf[13][2][3]~q ;
wire \cpu|dp|reg_file|rf~353_combout ;
wire \cpu|dp|reg_file|rf[14][2][3]~q ;
wire \cpu|dp|reg_file|rf~352_combout ;
wire \cpu|dp|reg_file|rf[11][2][3]~q ;
wire \cpu|dp|reg_file|rf~350_combout ;
wire \cpu|dp|reg_file|rf[10][2][3]~q ;
wire \cpu|dp|reg_file|rf~351_combout ;
wire \cpu|dp|reg_file|rf[9][2][3]~q ;
wire \cpu|dp|reg_file|Mux28~4_combout ;
wire \cpu|dp|reg_file|Mux28~5_combout ;
wire \cpu|dp|reg_file|Mux28~6_combout ;
wire \cpu|dp|reg_file|Mux28~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[2][3]~q ;
wire \cpu|dp|seg_ex_mem|WD1M[2][3]~69 ;
wire \cpu|dp|seg_ex_mem|WD1M[2][4]~70_combout ;
wire \cpu|dp|seg_ex_mem|WD1M[2][4]~q ;
wire \cpu|dp|seg_mem_wb|WD1W[2][4]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|WD1W[2][4]~q ;
wire \cpu|dp|reg_file|rf~115_combout ;
wire \cpu|dp|reg_file|rf[2][2][4]~q ;
wire \cpu|dp|reg_file|rf~337_combout ;
wire \cpu|dp|reg_file|rf[3][2][4]~q ;
wire \cpu|dp|reg_file|rf~336_combout ;
wire \cpu|dp|reg_file|rf[1][2][4]~q ;
wire \cpu|dp|reg_file|Mux27~0_combout ;
wire \cpu|dp|reg_file|Mux27~1_combout ;
wire \cpu|dp|reg_file|rf~338_combout ;
wire \cpu|dp|reg_file|rf[5][2][4]~q ;
wire \cpu|dp|reg_file|Mux27~2_combout ;
wire \cpu|dp|reg_file|rf~339_combout ;
wire \cpu|dp|reg_file|rf[7][2][4]~q ;
wire \cpu|dp|reg_file|Mux27~3_combout ;
wire \cpu|dp|seg_id_ex|RD1E[2][4]~20_combout ;
wire \cpu|dp|reg_file|rf~344_combout ;
wire \cpu|dp|reg_file|rf[14][2][4]~q ;
wire \cpu|dp|reg_file|rf~340_combout ;
wire \cpu|dp|reg_file|rf[10][2][4]~q ;
wire \cpu|dp|reg_file|rf~341_combout ;
wire \cpu|dp|reg_file|rf[9][2][4]~q ;
wire \cpu|dp|reg_file|Mux27~4_combout ;
wire \cpu|dp|reg_file|rf~342_combout ;
wire \cpu|dp|reg_file|rf[11][2][4]~q ;
wire \cpu|dp|reg_file|Mux27~5_combout ;
wire \cpu|dp|reg_file|rf~343_combout ;
wire \cpu|dp|reg_file|rf[13][2][4]~q ;
wire \cpu|dp|reg_file|Mux27~6_combout ;
wire \cpu|dp|reg_file|Mux27~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[2][4]~q ;
wire \cpu|dp|seg_ex_mem|WD1M[2][4]~71 ;
wire \cpu|dp|seg_ex_mem|WD1M[2][5]~72_combout ;
wire \cpu|dp|seg_ex_mem|WD1M[2][5]~q ;
wire \cpu|dp|seg_mem_wb|WD1W[2][5]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|WD1W[2][5]~q ;
wire \cpu|dp|reg_file|rf~328_combout ;
wire \cpu|dp|reg_file|rf[3][2][5]~q ;
wire \cpu|dp|reg_file|rf~327_combout ;
wire \cpu|dp|reg_file|rf[1][2][5]~q ;
wire \cpu|dp|reg_file|Mux26~0_combout ;
wire \cpu|dp|reg_file|Mux26~1_combout ;
wire \cpu|dp|reg_file|rf~330_combout ;
wire \cpu|dp|reg_file|rf[7][2][5]~q ;
wire \cpu|dp|reg_file|rf~329_combout ;
wire \cpu|dp|reg_file|rf[5][2][5]~q ;
wire \cpu|dp|reg_file|Mux26~2_combout ;
wire \cpu|dp|reg_file|Mux26~3_combout ;
wire \cpu|dp|seg_id_ex|RD1E[2][5]~21_combout ;
wire \cpu|dp|reg_file|rf~335_combout ;
wire \cpu|dp|reg_file|rf[14][2][5]~q ;
wire \cpu|dp|reg_file|rf~332_combout ;
wire \cpu|dp|reg_file|rf[10][2][5]~q ;
wire \cpu|dp|reg_file|rf~333_combout ;
wire \cpu|dp|reg_file|rf[9][2][5]~q ;
wire \cpu|dp|reg_file|Mux26~4_combout ;
wire \cpu|dp|reg_file|rf~334_combout ;
wire \cpu|dp|reg_file|rf[11][2][5]~q ;
wire \cpu|dp|reg_file|Mux26~5_combout ;
wire \cpu|dp|reg_file|Mux26~6_combout ;
wire \cpu|dp|reg_file|rf~331_combout ;
wire \cpu|dp|reg_file|rf[13][2][5]~q ;
wire \cpu|dp|reg_file|Mux26~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[2][5]~q ;
wire \cpu|dp|seg_ex_mem|WD1M[2][5]~73 ;
wire \cpu|dp|seg_ex_mem|WD1M[2][6]~74_combout ;
wire \cpu|dp|seg_ex_mem|WD1M[2][6]~q ;
wire \cpu|dp|seg_mem_wb|WD1W[2][6]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|WD1W[2][6]~q ;
wire \cpu|dp|reg_file|rf~320_combout ;
wire \cpu|dp|reg_file|rf[5][2][6]~q ;
wire \cpu|dp|reg_file|Mux25~2_combout ;
wire \cpu|dp|reg_file|rf~321_combout ;
wire \cpu|dp|reg_file|rf[7][2][6]~q ;
wire \cpu|dp|reg_file|Mux25~3_combout ;
wire \cpu|dp|reg_file|rf~319_combout ;
wire \cpu|dp|reg_file|rf[3][2][6]~q ;
wire \cpu|dp|reg_file|rf~318_combout ;
wire \cpu|dp|reg_file|rf[1][2][6]~q ;
wire \cpu|dp|reg_file|Mux25~0_combout ;
wire \cpu|dp|reg_file|Mux25~1_combout ;
wire \cpu|dp|seg_id_ex|RD1E[2][6]~22_combout ;
wire \cpu|dp|reg_file|rf~326_combout ;
wire \cpu|dp|reg_file|rf[14][2][6]~q ;
wire \cpu|dp|reg_file|rf~324_combout ;
wire \cpu|dp|reg_file|rf[11][2][6]~q ;
wire \cpu|dp|reg_file|rf~323_combout ;
wire \cpu|dp|reg_file|rf[9][2][6]~q ;
wire \cpu|dp|reg_file|Mux25~4_combout ;
wire \cpu|dp|reg_file|rf~322_combout ;
wire \cpu|dp|reg_file|rf[10][2][6]~q ;
wire \cpu|dp|reg_file|Mux25~5_combout ;
wire \cpu|dp|reg_file|rf~325_combout ;
wire \cpu|dp|reg_file|rf[13][2][6]~q ;
wire \cpu|dp|reg_file|Mux25~6_combout ;
wire \cpu|dp|reg_file|Mux25~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[2][6]~q ;
wire \cpu|dp|seg_ex_mem|WD1M[2][6]~75 ;
wire \cpu|dp|seg_ex_mem|WD1M[2][7]~76_combout ;
wire \cpu|dp|seg_ex_mem|WD1M[2][7]~q ;
wire \cpu|dp|seg_mem_wb|WD1W[2][7]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|WD1W[2][7]~q ;
wire \cpu|dp|reg_file|rf~40_combout ;
wire \cpu|dp|reg_file|rf[6][2][7]~q ;
wire \cpu|dp|reg_file|Mux24~2_combout ;
wire \cpu|dp|reg_file|rf~312_combout ;
wire \cpu|dp|reg_file|rf[7][2][7]~q ;
wire \cpu|dp|reg_file|rf~311_combout ;
wire \cpu|dp|reg_file|rf[5][2][7]~q ;
wire \cpu|dp|reg_file|Mux24~3_combout ;
wire \cpu|dp|reg_file|rf~309_combout ;
wire \cpu|dp|reg_file|rf[1][2][7]~q ;
wire \cpu|dp|reg_file|Mux24~0_combout ;
wire \cpu|dp|reg_file|rf~310_combout ;
wire \cpu|dp|reg_file|rf[3][2][7]~q ;
wire \cpu|dp|reg_file|Mux24~1_combout ;
wire \cpu|dp|seg_id_ex|RD1E[2][7]~23_combout ;
wire \cpu|dp|reg_file|rf~313_combout ;
wire \cpu|dp|reg_file|rf[13][2][7]~q ;
wire \cpu|dp|reg_file|rf~317_combout ;
wire \cpu|dp|reg_file|rf[14][2][7]~q ;
wire \cpu|dp|reg_file|rf~316_combout ;
wire \cpu|dp|reg_file|rf[11][2][7]~q ;
wire \cpu|dp|reg_file|rf~315_combout ;
wire \cpu|dp|reg_file|rf[9][2][7]~q ;
wire \cpu|dp|reg_file|Mux24~4_combout ;
wire \cpu|dp|reg_file|rf~314_combout ;
wire \cpu|dp|reg_file|rf[10][2][7]~q ;
wire \cpu|dp|reg_file|Mux24~5_combout ;
wire \cpu|dp|reg_file|Mux24~6_combout ;
wire \cpu|dp|reg_file|Mux24~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[2][7]~q ;
wire \cpu|dp|seg_ex_mem|WD1M[2][7]~77 ;
wire \cpu|dp|seg_ex_mem|WD1M[3][0]~78_combout ;
wire \cpu|dp|seg_ex_mem|WD1M[3][0]~q ;
wire \cpu|dp|seg_mem_wb|WD1W[3][0]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|WD1W[3][0]~q ;
wire \cpu|dp|reg_file|rf~569_combout ;
wire \cpu|dp|reg_file|rf[7][3][0]~q ;
wire \cpu|dp|reg_file|Mux23~2_combout ;
wire \cpu|dp|reg_file|rf~567_combout ;
wire \cpu|dp|reg_file|rf[5][3][0]~q ;
wire \cpu|dp|reg_file|Mux23~3_combout ;
wire \cpu|dp|reg_file|rf~565_combout ;
wire \cpu|dp|reg_file|rf[1][3][0]~q ;
wire \cpu|dp|reg_file|Mux23~0_combout ;
wire \cpu|dp|reg_file|rf~566_combout ;
wire \cpu|dp|reg_file|rf[3][3][0]~q ;
wire \cpu|dp|reg_file|Mux23~1_combout ;
wire \cpu|dp|seg_id_ex|RD1E[3][0]~24_combout ;
wire \cpu|dp|reg_file|rf~576_combout ;
wire \cpu|dp|reg_file|rf[14][3][0]~q ;
wire \cpu|dp|reg_file|rf~574_combout ;
wire \cpu|dp|reg_file|rf[13][3][0]~q ;
wire \cpu|dp|reg_file|Mux23~6_combout ;
wire \cpu|dp|reg_file|rf~573_combout ;
wire \cpu|dp|reg_file|rf[11][3][0]~q ;
wire \cpu|dp|reg_file|rf~571_combout ;
wire \cpu|dp|reg_file|rf[9][3][0]~q ;
wire \cpu|dp|reg_file|Mux23~4_combout ;
wire \cpu|dp|reg_file|rf~570_combout ;
wire \cpu|dp|reg_file|rf[10][3][0]~q ;
wire \cpu|dp|reg_file|Mux23~5_combout ;
wire \cpu|dp|reg_file|Mux23~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[3][0]~q ;
wire \cpu|dp|seg_ex_mem|WD1M[3][0]~79 ;
wire \cpu|dp|seg_ex_mem|WD1M[3][1]~80_combout ;
wire \cpu|dp|seg_ex_mem|WD1M[3][1]~q ;
wire \cpu|dp|seg_mem_wb|WD1W[3][1]~q ;
wire \cpu|dp|reg_file|rf~554_combout ;
wire \cpu|dp|reg_file|rf[5][3][1]~q ;
wire \cpu|dp|reg_file|rf~557_combout ;
wire \cpu|dp|reg_file|rf[7][3][1]~q ;
wire \cpu|dp|reg_file|Mux22~2_combout ;
wire \cpu|dp|reg_file|Mux22~3_combout ;
wire \cpu|dp|reg_file|rf~552_combout ;
wire \cpu|dp|reg_file|rf[1][3][1]~q ;
wire \cpu|dp|reg_file|Mux22~0_combout ;
wire \cpu|dp|reg_file|rf~553_combout ;
wire \cpu|dp|reg_file|rf[3][3][1]~q ;
wire \cpu|dp|reg_file|Mux22~1_combout ;
wire \cpu|dp|seg_id_ex|RD1E[3][1]~27_combout ;
wire \cpu|dp|reg_file|rf~563_combout ;
wire \cpu|dp|reg_file|rf[14][3][1]~q ;
wire \cpu|dp|reg_file|rf~559_combout ;
wire \cpu|dp|reg_file|rf[10][3][1]~q ;
wire \cpu|dp|reg_file|rf~561_combout ;
wire \cpu|dp|reg_file|rf[11][3][1]~q ;
wire \cpu|dp|reg_file|rf~560_combout ;
wire \cpu|dp|reg_file|rf[9][3][1]~q ;
wire \cpu|dp|reg_file|Mux22~4_combout ;
wire \cpu|dp|reg_file|Mux22~5_combout ;
wire \cpu|dp|reg_file|Mux22~6_combout ;
wire \cpu|dp|reg_file|rf~558_combout ;
wire \cpu|dp|reg_file|rf[13][3][1]~q ;
wire \cpu|dp|reg_file|Mux22~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[3][1]~q ;
wire \cpu|dp|seg_ex_mem|WD1M[3][1]~81 ;
wire \cpu|dp|seg_ex_mem|WD1M[3][2]~82_combout ;
wire \cpu|dp|seg_ex_mem|WD1M[3][2]~q ;
wire \cpu|dp|seg_mem_wb|WD1W[3][2]~q ;
wire \cpu|dp|reg_file|rf~539_combout ;
wire \cpu|dp|reg_file|rf[1][3][2]~q ;
wire \cpu|dp|reg_file|Mux21~0_combout ;
wire \cpu|dp|reg_file|rf~540_combout ;
wire \cpu|dp|reg_file|rf[3][3][2]~q ;
wire \cpu|dp|reg_file|Mux21~1_combout ;
wire \cpu|dp|reg_file|rf~543_combout ;
wire \cpu|dp|reg_file|rf[7][3][2]~q ;
wire \cpu|dp|reg_file|rf~541_combout ;
wire \cpu|dp|reg_file|rf[5][3][2]~q ;
wire \cpu|dp|reg_file|Mux21~2_combout ;
wire \cpu|dp|reg_file|Mux21~3_combout ;
wire \cpu|dp|seg_id_ex|RD1E[3][2]~25_combout ;
wire \cpu|dp|reg_file|rf~547_combout ;
wire \cpu|dp|reg_file|rf[11][3][2]~q ;
wire \cpu|dp|reg_file|rf~545_combout ;
wire \cpu|dp|reg_file|rf[9][3][2]~q ;
wire \cpu|dp|reg_file|Mux21~4_combout ;
wire \cpu|dp|reg_file|rf~544_combout ;
wire \cpu|dp|reg_file|rf[10][3][2]~q ;
wire \cpu|dp|reg_file|Mux21~5_combout ;
wire \cpu|dp|reg_file|rf~550_combout ;
wire \cpu|dp|reg_file|rf[14][3][2]~q ;
wire \cpu|dp|reg_file|rf~548_combout ;
wire \cpu|dp|reg_file|rf[13][3][2]~q ;
wire \cpu|dp|reg_file|Mux21~6_combout ;
wire \cpu|dp|reg_file|Mux21~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[3][2]~q ;
wire \cpu|dp|seg_ex_mem|WD1M[3][2]~83 ;
wire \cpu|dp|seg_ex_mem|WD1M[3][3]~84_combout ;
wire \cpu|dp|seg_ex_mem|WD1M[3][3]~q ;
wire \cpu|dp|seg_mem_wb|WD1W[3][3]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|WD1W[3][3]~q ;
wire \cpu|dp|reg_file|rf~527_combout ;
wire \cpu|dp|reg_file|rf[3][3][3]~q ;
wire \cpu|dp|reg_file|rf~526_combout ;
wire \cpu|dp|reg_file|rf[1][3][3]~q ;
wire \cpu|dp|reg_file|Mux20~0_combout ;
wire \cpu|dp|reg_file|Mux20~1_combout ;
wire \cpu|dp|reg_file|rf~528_combout ;
wire \cpu|dp|reg_file|rf[5][3][3]~q ;
wire \cpu|dp|reg_file|rf~531_combout ;
wire \cpu|dp|reg_file|rf[7][3][3]~q ;
wire \cpu|dp|reg_file|Mux20~2_combout ;
wire \cpu|dp|reg_file|Mux20~3_combout ;
wire \cpu|dp|seg_id_ex|RD1E[3][3]~26_combout ;
wire \cpu|dp|reg_file|rf~532_combout ;
wire \cpu|dp|reg_file|rf[13][3][3]~q ;
wire \cpu|dp|reg_file|rf~537_combout ;
wire \cpu|dp|reg_file|rf[14][3][3]~q ;
wire \cpu|dp|reg_file|rf~535_combout ;
wire \cpu|dp|reg_file|rf[11][3][3]~q ;
wire \cpu|dp|reg_file|rf~534_combout ;
wire \cpu|dp|reg_file|rf[9][3][3]~q ;
wire \cpu|dp|reg_file|Mux20~4_combout ;
wire \cpu|dp|reg_file|rf~533_combout ;
wire \cpu|dp|reg_file|rf[10][3][3]~q ;
wire \cpu|dp|reg_file|Mux20~5_combout ;
wire \cpu|dp|reg_file|Mux20~6_combout ;
wire \cpu|dp|reg_file|Mux20~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[3][3]~q ;
wire \cpu|dp|seg_ex_mem|WD1M[3][3]~85 ;
wire \cpu|dp|seg_ex_mem|WD1M[3][4]~86_combout ;
wire \cpu|dp|seg_ex_mem|WD1M[3][4]~q ;
wire \cpu|dp|seg_mem_wb|WD1W[3][4]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|WD1W[3][4]~q ;
wire \cpu|dp|reg_file|rf~514_combout ;
wire \cpu|dp|reg_file|rf[3][3][4]~q ;
wire \cpu|dp|reg_file|rf~513_combout ;
wire \cpu|dp|reg_file|rf[1][3][4]~q ;
wire \cpu|dp|reg_file|Mux19~0_combout ;
wire \cpu|dp|reg_file|Mux19~1_combout ;
wire \cpu|dp|reg_file|rf~515_combout ;
wire \cpu|dp|reg_file|rf[5][3][4]~q ;
wire \cpu|dp|reg_file|rf~517_combout ;
wire \cpu|dp|reg_file|rf[7][3][4]~q ;
wire \cpu|dp|reg_file|Mux19~2_combout ;
wire \cpu|dp|reg_file|Mux19~3_combout ;
wire \cpu|dp|seg_id_ex|RD1E[3][4]~28_combout ;
wire \cpu|dp|reg_file|rf~522_combout ;
wire \cpu|dp|reg_file|rf[13][3][4]~q ;
wire \cpu|dp|reg_file|Mux19~6_combout ;
wire \cpu|dp|reg_file|rf~518_combout ;
wire \cpu|dp|reg_file|rf[10][3][4]~q ;
wire \cpu|dp|reg_file|rf~521_combout ;
wire \cpu|dp|reg_file|rf[11][3][4]~q ;
wire \cpu|dp|reg_file|rf~519_combout ;
wire \cpu|dp|reg_file|rf[9][3][4]~q ;
wire \cpu|dp|reg_file|Mux19~4_combout ;
wire \cpu|dp|reg_file|Mux19~5_combout ;
wire \cpu|dp|reg_file|rf~524_combout ;
wire \cpu|dp|reg_file|rf[14][3][4]~q ;
wire \cpu|dp|reg_file|Mux19~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[3][4]~q ;
wire \cpu|dp|seg_ex_mem|WD1M[3][4]~87 ;
wire \cpu|dp|seg_ex_mem|WD1M[3][5]~88_combout ;
wire \cpu|dp|seg_ex_mem|WD1M[3][5]~q ;
wire \cpu|dp|seg_mem_wb|WD1W[3][5]~q ;
wire \cpu|dp|reg_file|rf~502_combout ;
wire \cpu|dp|reg_file|rf[5][3][5]~q ;
wire \cpu|dp|reg_file|rf~505_combout ;
wire \cpu|dp|reg_file|rf[7][3][5]~q ;
wire \cpu|dp|reg_file|Mux18~2_combout ;
wire \cpu|dp|reg_file|Mux18~3_combout ;
wire \cpu|dp|reg_file|rf~501_combout ;
wire \cpu|dp|reg_file|rf[3][3][5]~q ;
wire \cpu|dp|reg_file|rf~500_combout ;
wire \cpu|dp|reg_file|rf[1][3][5]~q ;
wire \cpu|dp|reg_file|Mux18~0_combout ;
wire \cpu|dp|reg_file|Mux18~1_combout ;
wire \cpu|dp|seg_id_ex|RD1E[3][5]~29_combout ;
wire \cpu|dp|reg_file|rf~511_combout ;
wire \cpu|dp|reg_file|rf[14][3][5]~q ;
wire \cpu|dp|reg_file|rf~506_combout ;
wire \cpu|dp|reg_file|rf[13][3][5]~q ;
wire \cpu|dp|reg_file|rf~507_combout ;
wire \cpu|dp|reg_file|rf[10][3][5]~q ;
wire \cpu|dp|reg_file|rf~509_combout ;
wire \cpu|dp|reg_file|rf[11][3][5]~q ;
wire \cpu|dp|reg_file|rf~508_combout ;
wire \cpu|dp|reg_file|rf[9][3][5]~q ;
wire \cpu|dp|reg_file|Mux18~4_combout ;
wire \cpu|dp|reg_file|Mux18~5_combout ;
wire \cpu|dp|reg_file|Mux18~6_combout ;
wire \cpu|dp|reg_file|Mux18~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[3][5]~q ;
wire \cpu|dp|seg_ex_mem|WD1M[3][5]~89 ;
wire \cpu|dp|seg_ex_mem|WD1M[3][6]~90_combout ;
wire \cpu|dp|seg_ex_mem|WD1M[3][6]~q ;
wire \cpu|dp|seg_mem_wb|WD1W[3][6]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|WD1W[3][6]~q ;
wire \cpu|dp|reg_file|rf~488_combout ;
wire \cpu|dp|reg_file|rf[3][3][6]~q ;
wire \cpu|dp|reg_file|rf~487_combout ;
wire \cpu|dp|reg_file|rf[1][3][6]~q ;
wire \cpu|dp|reg_file|Mux17~0_combout ;
wire \cpu|dp|reg_file|Mux17~1_combout ;
wire \cpu|dp|reg_file|Mux17~2_combout ;
wire \cpu|dp|reg_file|rf~491_combout ;
wire \cpu|dp|reg_file|rf[7][3][6]~q ;
wire \cpu|dp|reg_file|rf~489_combout ;
wire \cpu|dp|reg_file|rf[5][3][6]~q ;
wire \cpu|dp|reg_file|Mux17~3_combout ;
wire \cpu|dp|seg_id_ex|RD1E[3][6]~30_combout ;
wire \cpu|dp|reg_file|rf~496_combout ;
wire \cpu|dp|reg_file|rf[13][3][6]~q ;
wire \cpu|dp|reg_file|Mux17~6_combout ;
wire \cpu|dp|reg_file|rf~498_combout ;
wire \cpu|dp|reg_file|rf[14][3][6]~q ;
wire \cpu|dp|reg_file|rf~493_combout ;
wire \cpu|dp|reg_file|rf[9][3][6]~q ;
wire \cpu|dp|reg_file|Mux17~4_combout ;
wire \cpu|dp|reg_file|rf~495_combout ;
wire \cpu|dp|reg_file|rf[11][3][6]~q ;
wire \cpu|dp|reg_file|rf~492_combout ;
wire \cpu|dp|reg_file|rf[10][3][6]~q ;
wire \cpu|dp|reg_file|Mux17~5_combout ;
wire \cpu|dp|reg_file|Mux17~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[3][6]~q ;
wire \cpu|dp|seg_ex_mem|WD1M[3][6]~91 ;
wire \cpu|dp|seg_ex_mem|WD1M[3][7]~92_combout ;
wire \cpu|dp|seg_ex_mem|WD1M[3][7]~q ;
wire \cpu|dp|seg_mem_wb|WD1W[3][7]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|WD1W[3][7]~q ;
wire \cpu|dp|reg_file|rf~478_combout ;
wire \cpu|dp|reg_file|rf[4][3][7]~q ;
wire \cpu|dp|reg_file|rf~477_combout ;
wire \cpu|dp|reg_file|rf[5][3][7]~q ;
wire \cpu|dp|reg_file|Mux16~2_combout ;
wire \cpu|dp|reg_file|rf~479_combout ;
wire \cpu|dp|reg_file|rf[7][3][7]~q ;
wire \cpu|dp|reg_file|Mux16~3_combout ;
wire \cpu|dp|reg_file|rf~475_combout ;
wire \cpu|dp|reg_file|rf[3][3][7]~q ;
wire \cpu|dp|reg_file|rf~473_combout ;
wire \cpu|dp|reg_file|rf[1][3][7]~q ;
wire \cpu|dp|reg_file|Mux16~0_combout ;
wire \cpu|dp|reg_file|Mux16~1_combout ;
wire \cpu|dp|seg_id_ex|RD1E[3][7]~31_combout ;
wire \cpu|dp|reg_file|rf~480_combout ;
wire \cpu|dp|reg_file|rf[13][3][7]~q ;
wire \cpu|dp|reg_file|rf~485_combout ;
wire \cpu|dp|reg_file|rf[14][3][7]~q ;
wire \cpu|dp|reg_file|rf~483_combout ;
wire \cpu|dp|reg_file|rf[11][3][7]~q ;
wire \cpu|dp|reg_file|rf~481_combout ;
wire \cpu|dp|reg_file|rf[10][3][7]~q ;
wire \cpu|dp|reg_file|rf~482_combout ;
wire \cpu|dp|reg_file|rf[9][3][7]~q ;
wire \cpu|dp|reg_file|Mux16~4_combout ;
wire \cpu|dp|reg_file|Mux16~5_combout ;
wire \cpu|dp|reg_file|Mux16~6_combout ;
wire \cpu|dp|reg_file|Mux16~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[3][7]~q ;
wire \cpu|dp|seg_ex_mem|WD1M[3][7]~93 ;
wire \cpu|dp|seg_ex_mem|WD1M[4][0]~94_combout ;
wire \cpu|dp|seg_ex_mem|WD1M[4][0]~q ;
wire \cpu|dp|seg_mem_wb|WD1W[4][0]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|WD1W[4][0]~q ;
wire \cpu|dp|reg_file|rf~205_combout ;
wire \cpu|dp|reg_file|rf~206_combout ;
wire \cpu|dp|reg_file|rf~207_combout ;
wire \cpu|dp|reg_file|rf[0][4][0]~q ;
wire \cpu|dp|reg_file|RD2[4][0]~92_combout ;
wire \cpu|dp|reg_file|RD2[4][0]~93_combout ;
wire \cpu|dp|reg_file|RD2[4][0]~94_combout ;
wire \cpu|dp|reg_file|RD2[4][0]~95_combout ;
wire \cpu|dp|seg_id_ex|RD2E[4][0]~q ;
wire \cpu|dp|alu_lanes|mux3_1|y[0]~29_combout ;
wire \cpu|dp|alu_lanes|mux3_1|y[0]~30_combout ;
wire \cpu|dp|alu_lanes|mux3_1|y[0]~34_combout ;
wire \cpu|dp|alu_lanes|alu1|Add0~10_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux8~6_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux8~7_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux8~1_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux8~2_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux8~3_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux8~4_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux2~0_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux8~0_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux8~5_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux8~8_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[0][0]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[0][0]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[0][0]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \data_mem|RAM~23_combout ;
wire \cpu|dp|reg_file|rf[8][0][0]~0_combout ;
wire \cpu|dp|reg_file|rf~584_combout ;
wire \cpu|dp|reg_file|rf[0][0][0]~q ;
wire \cpu|dp|reg_file|RD2[0][0]~88_combout ;
wire \cpu|dp|reg_file|RD2[0][0]~89_combout ;
wire \cpu|dp|reg_file|RD2[0][0]~90_combout ;
wire \cpu|dp|reg_file|RD2[0][0]~91_combout ;
wire \cpu|dp|seg_id_ex|RD2E[0][0]~q ;
wire \cpu|dp|seg_ex_mem|WriteDataM[0][0]~q ;
wire \data_mem|RAM_rtl_0|auto_generated|ram_block1a7 ;
wire \data_mem|RAM~1_combout ;
wire \cpu|dp|reg_file|rf[8][0][7]~0_combout ;
wire \cpu|dp|reg_file|rf~48_combout ;
wire \cpu|dp|reg_file|rf[5][0][7]~q ;
wire \cpu|dp|reg_file|rf~51_combout ;
wire \cpu|dp|reg_file|rf[7][0][7]~q ;
wire \cpu|dp|reg_file|rf~22_combout ;
wire \cpu|dp|reg_file|rf[4][0][7]~q ;
wire \cpu|dp|reg_file|rf~26_combout ;
wire \cpu|dp|reg_file|rf[6][0][7]~q ;
wire \cpu|dp|reg_file|Mux40~2_combout ;
wire \cpu|dp|reg_file|Mux40~3_combout ;
wire \cpu|dp|reg_file|rf~45_combout ;
wire \cpu|dp|reg_file|rf[3][0][7]~q ;
wire \cpu|dp|reg_file|rf~43_combout ;
wire \cpu|dp|reg_file|rf[1][0][7]~q ;
wire \cpu|dp|reg_file|Mux40~0_combout ;
wire \cpu|dp|reg_file|rf~24_combout ;
wire \cpu|dp|reg_file|rf[2][0][7]~q ;
wire \cpu|dp|reg_file|Mux40~1_combout ;
wire \cpu|dp|seg_id_ex|RD1E[0][7]~5_combout ;
wire \cpu|dp|reg_file|rf~64_combout ;
wire \cpu|dp|reg_file|rf[14][0][7]~q ;
wire \cpu|dp|reg_file|rf~55_combout ;
wire \cpu|dp|reg_file|rf[13][0][7]~q ;
wire \cpu|dp|reg_file|rf~19_combout ;
wire \cpu|dp|reg_file|rf[12][0][7]~q ;
wire \cpu|dp|reg_file|rf~57_combout ;
wire \cpu|dp|reg_file|rf[10][0][7]~q ;
wire \cpu|dp|reg_file|rf~62_combout ;
wire \cpu|dp|reg_file|rf[11][0][7]~q ;
wire \cpu|dp|reg_file|rf[8][0][7]~q ;
wire \cpu|dp|reg_file|rf~60_combout ;
wire \cpu|dp|reg_file|rf[9][0][7]~q ;
wire \cpu|dp|reg_file|Mux40~4_combout ;
wire \cpu|dp|reg_file|Mux40~5_combout ;
wire \cpu|dp|reg_file|Mux40~6_combout ;
wire \cpu|dp|reg_file|Mux40~7_combout ;
wire \cpu|dp|seg_id_ex|RD1E[0][7]~q ;
wire \cpu|dp|seg_ex_mem|WD1M[0][7]~46_combout ;
wire \cpu|dp|seg_ex_mem|WD1M[0][7]~q ;
wire \cpu|dp|seg_mem_wb|WD1W[0][7]~feeder_combout ;
wire \cpu|dp|seg_mem_wb|WD1W[0][7]~q ;
wire \cpu|dp|reg_file|rf~577_combout ;
wire \cpu|dp|reg_file|rf[0][0][7]~q ;
wire \cpu|dp|reg_file|RD2[0][7]~1_combout ;
wire \cpu|dp|reg_file|RD2[0][7]~0_combout ;
wire \cpu|dp|reg_file|RD2[0][7]~2_combout ;
wire \cpu|dp|reg_file|RD2[0][7]~3_combout ;
wire \cpu|dp|seg_id_ex|RD2E[0][7]~q ;
wire \cpu|dp|alu_lanes|mux3_1|y[7]~43_combout ;
wire \cpu|dp|alu_lanes|alu1|Add0~0_combout ;
wire \cpu|dp|alu_lanes|alu1|Add0~23 ;
wire \cpu|dp|alu_lanes|alu1|Add0~24_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux1~5_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux1~6_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux1~0_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux1~1_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux1~2_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux1~3_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux1~4_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux1~7_combout ;
wire \cpu|dp|seg_ex_mem|ALUOutputM[0][7]~q ;
wire \cpu|dp|seg_mem_wb|ALUOutputW[0][7]~q ;
wire \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ;
wire \cpu|dp|alu_lanes|alu1|Add0~25 ;
wire \cpu|dp|alu_lanes|alu1|Add0~26_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux0~3_combout ;
wire \cpu|dp|alu_lanes|alu1|ShiftLeft0~10_combout ;
wire \cpu|dp|alu_lanes|alu1|ShiftLeft0~11_combout ;
wire \cpu|dp|alu_lanes|alu1|ShiftLeft0~14_combout ;
wire \cpu|dp|alu_lanes|alu1|ShiftRight0~6_combout ;
wire \cpu|dp|alu_lanes|alu1|Mux0~2_combout ;
wire \cpu|dp|alu_lanes|alu1|Equal0~0_combout ;
wire \cpu|dp|alu_lanes|alu1|Equal0~1_combout ;
wire \cpu|dp|alu_lanes|alu1|Equal0~2_combout ;
wire \cpu|dp|seg_mem_wb|ALUFlagsW[0]~feeder_combout ;
wire \cpu|pcu|pcreg|q[7]~1_combout ;
wire \cpu|pcu|pcreg|q[7]~2_combout ;
wire \cpu|pcu|pcreg|q[7]~3_combout ;
wire \start~input_o ;
wire \cpu|pcu|pcreg|q[8]~11_combout ;
wire \cpu|pcu|Add0~15 ;
wire \cpu|pcu|Add0~16_combout ;
wire \cpu|pcu|pcreg|q[8]~12_combout ;
wire \instr_mem|RAM~17_combout ;
wire \instr_mem|RAM~18_combout ;
wire \instr_mem|RAM~19_combout ;
wire \instr_mem|RAM~24_combout ;
wire \cpu|pcu|pcreg|q[2]~4_combout ;
wire \cpu|pcu|pcreg|q[2]~5_combout ;
wire \cpu|pcu|pcreg|q[2]~6_combout ;
wire \cpu|pcu|Add0~0_combout ;
wire \cpu|pcu|pcreg|q[2]~7_combout ;
wire \cpu|pcu|pcreg|q[2]~8_combout ;
wire \instr_mem|RAM~47_combout ;
wire \cpu|pcu|Equal0~0_combout ;
wire [1:0] \cpu|dp|seg_ex_mem|VSIFlagM ;
wire [1:0] \cpu|dp|seg_mem_wb|VSIFlagW ;
wire [0:0] \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr5|counter_reg_bit ;
wire [7:0] \cpu|dp|seg_id_ex|ImmE ;
wire [31:0] \cpu|dp|seg_if_id|InstrD ;
wire [1:0] \cpu|dp|seg_mem_wb|ALUFlagsW ;
wire [1:0] \cpu|dp|seg_id_ex|VSIFlagE ;
wire [1:0] \cpu|pcu|flagreg1|q ;
wire [1:0] \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|counter_reg_bit ;
wire [2:0] \cpu|dp|seg_id_ex|ALUControlE ;
wire [31:0] \cpu|pcu|pcreg|q ;
wire [1:0] \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe3a ;
wire [1:0] \cpu|dp|seg_ex_mem|ALUFlagsM ;
wire [3:0] \cpu|dp|seg_id_ex|RA2E ;

wire [35:0] \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus ;
wire [35:0] \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \data_mem|RAM_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;

assign \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  = \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [0];
assign \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a1  = \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [1];
assign \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a2  = \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [2];
assign \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a3  = \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [3];
assign \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a4  = \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [4];
assign \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  = \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [5];
assign \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a6  = \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [6];
assign \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a7  = \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [7];
assign \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  = \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [8];
assign \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  = \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [9];
assign \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10  = \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [10];
assign \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11  = \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [11];

assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a1  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a2  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a3  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a4  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a5  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a6  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a7  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a8  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a9  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a10  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a11  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a12  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a13  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a14  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a15  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a16  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a17  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a18  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a19  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a20  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a21  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a22  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a23  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a28  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a29  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a30  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a31  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a32  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a33  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a34  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a35  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a36  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a37  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a38  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a39  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35];

assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a24~portbdataout  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a25  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [1];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a26  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [2];
assign \data_mem|RAM_rtl_0|auto_generated|ram_block1a27  = \data_mem|RAM_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [3];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X117_Y43_N9
cycloneiv_io_obuf \EndFlag~output (
	.i(\cpu|pcu|Equal0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EndFlag~output_o ),
	.obar());
// synopsys translate_off
defparam \EndFlag~output .bus_hold = "false";
defparam \EndFlag~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N8
cycloneiv_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G28
cycloneiv_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N8
cycloneiv_lcell_comb \cpu|pcu|Add0~5 (
// Equation(s):
// \cpu|pcu|Add0~5_combout  = (\cpu|pcu|pcreg|q [4] & (\cpu|pcu|Add0~3  $ (GND))) # (!\cpu|pcu|pcreg|q [4] & (!\cpu|pcu|Add0~3  & VCC))
// \cpu|pcu|Add0~6  = CARRY((\cpu|pcu|pcreg|q [4] & !\cpu|pcu|Add0~3 ))

	.dataa(gnd),
	.datab(\cpu|pcu|pcreg|q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcu|Add0~3 ),
	.combout(\cpu|pcu|Add0~5_combout ),
	.cout(\cpu|pcu|Add0~6 ));
// synopsys translate_off
defparam \cpu|pcu|Add0~5 .lut_mask = 16'hC30C;
defparam \cpu|pcu|Add0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N10
cycloneiv_lcell_comb \cpu|pcu|Add0~7 (
// Equation(s):
// \cpu|pcu|Add0~7_combout  = (\cpu|pcu|pcreg|q [5] & (!\cpu|pcu|Add0~6 )) # (!\cpu|pcu|pcreg|q [5] & ((\cpu|pcu|Add0~6 ) # (GND)))
// \cpu|pcu|Add0~8  = CARRY((!\cpu|pcu|Add0~6 ) # (!\cpu|pcu|pcreg|q [5]))

	.dataa(\cpu|pcu|pcreg|q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcu|Add0~6 ),
	.combout(\cpu|pcu|Add0~7_combout ),
	.cout(\cpu|pcu|Add0~8 ));
// synopsys translate_off
defparam \cpu|pcu|Add0~7 .lut_mask = 16'h5A5F;
defparam \cpu|pcu|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N22
cycloneiv_lcell_comb \cpu|pcu|Add0~12 (
// Equation(s):
// \cpu|pcu|Add0~12_combout  = (\cpu|pcu|pcreg|q[7]~3_combout  & \cpu|pcu|Add0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|pcu|pcreg|q[7]~3_combout ),
	.datad(\cpu|pcu|Add0~7_combout ),
	.cin(gnd),
	.combout(\cpu|pcu|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcu|Add0~12 .lut_mask = 16'hF000;
defparam \cpu|pcu|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y42_N1
cycloneiv_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X75_Y38_N23
dffeas \cpu|pcu|pcreg|q[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|pcu|Add0~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcu|pcreg|q[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcu|pcreg|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcu|pcreg|q[5] .is_wysiwyg = "true";
defparam \cpu|pcu|pcreg|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N12
cycloneiv_lcell_comb \cpu|pcu|Add0~9 (
// Equation(s):
// \cpu|pcu|Add0~9_combout  = (\cpu|pcu|pcreg|q [6] & (\cpu|pcu|Add0~8  $ (GND))) # (!\cpu|pcu|pcreg|q [6] & (!\cpu|pcu|Add0~8  & VCC))
// \cpu|pcu|Add0~10  = CARRY((\cpu|pcu|pcreg|q [6] & !\cpu|pcu|Add0~8 ))

	.dataa(\cpu|pcu|pcreg|q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcu|Add0~8 ),
	.combout(\cpu|pcu|Add0~9_combout ),
	.cout(\cpu|pcu|Add0~10 ));
// synopsys translate_off
defparam \cpu|pcu|Add0~9 .lut_mask = 16'hA50A;
defparam \cpu|pcu|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N0
cycloneiv_lcell_comb \instr_mem|RAM~28 (
// Equation(s):
// \instr_mem|RAM~28_combout  = (\cpu|pcu|pcreg|q [2] & ((\cpu|pcu|pcreg|q [4] & (!\cpu|pcu|pcreg|q [6] & \cpu|pcu|pcreg|q [3])) # (!\cpu|pcu|pcreg|q [4] & (\cpu|pcu|pcreg|q [6] & !\cpu|pcu|pcreg|q [3]))))

	.dataa(\cpu|pcu|pcreg|q [2]),
	.datab(\cpu|pcu|pcreg|q [4]),
	.datac(\cpu|pcu|pcreg|q [6]),
	.datad(\cpu|pcu|pcreg|q [3]),
	.cin(gnd),
	.combout(\instr_mem|RAM~28_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~28 .lut_mask = 16'h0820;
defparam \instr_mem|RAM~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N28
cycloneiv_lcell_comb \instr_mem|RAM~49 (
// Equation(s):
// \instr_mem|RAM~49_combout  = (\cpu|pcu|pcreg|q [5] & (!\cpu|pcu|pcreg|q [8] & (!\cpu|pcu|pcreg|q [7] & \instr_mem|RAM~28_combout )))

	.dataa(\cpu|pcu|pcreg|q [5]),
	.datab(\cpu|pcu|pcreg|q [8]),
	.datac(\cpu|pcu|pcreg|q [7]),
	.datad(\instr_mem|RAM~28_combout ),
	.cin(gnd),
	.combout(\instr_mem|RAM~49_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~49 .lut_mask = 16'h0200;
defparam \instr_mem|RAM~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N30
cycloneiv_lcell_comb \cpu|pcu|Add0~11 (
// Equation(s):
// \cpu|pcu|Add0~11_combout  = (\cpu|pcu|pcreg|q[7]~3_combout  & (\cpu|pcu|Add0~9_combout )) # (!\cpu|pcu|pcreg|q[7]~3_combout  & ((\instr_mem|RAM~49_combout )))

	.dataa(\cpu|pcu|Add0~9_combout ),
	.datab(gnd),
	.datac(\cpu|pcu|pcreg|q[7]~3_combout ),
	.datad(\instr_mem|RAM~49_combout ),
	.cin(gnd),
	.combout(\cpu|pcu|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcu|Add0~11 .lut_mask = 16'hAFA0;
defparam \cpu|pcu|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y38_N31
dffeas \cpu|pcu|pcreg|q[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|pcu|Add0~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcu|pcreg|q[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcu|pcreg|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcu|pcreg|q[6] .is_wysiwyg = "true";
defparam \cpu|pcu|pcreg|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N10
cycloneiv_lcell_comb \instr_mem|RAM~26 (
// Equation(s):
// \instr_mem|RAM~26_combout  = (\cpu|pcu|pcreg|q [3]) # ((\cpu|pcu|pcreg|q [5] & ((!\cpu|pcu|pcreg|q [4]) # (!\cpu|pcu|pcreg|q [2]))) # (!\cpu|pcu|pcreg|q [5] & ((\cpu|pcu|pcreg|q [2]) # (\cpu|pcu|pcreg|q [4]))))

	.dataa(\cpu|pcu|pcreg|q [5]),
	.datab(\cpu|pcu|pcreg|q [3]),
	.datac(\cpu|pcu|pcreg|q [2]),
	.datad(\cpu|pcu|pcreg|q [4]),
	.cin(gnd),
	.combout(\instr_mem|RAM~26_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~26 .lut_mask = 16'hDFFE;
defparam \instr_mem|RAM~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N30
cycloneiv_lcell_comb \instr_mem|RAM~48 (
// Equation(s):
// \instr_mem|RAM~48_combout  = (!\cpu|pcu|pcreg|q [7] & (!\cpu|pcu|pcreg|q [8] & (\cpu|pcu|pcreg|q [6] & !\instr_mem|RAM~26_combout )))

	.dataa(\cpu|pcu|pcreg|q [7]),
	.datab(\cpu|pcu|pcreg|q [8]),
	.datac(\cpu|pcu|pcreg|q [6]),
	.datad(\instr_mem|RAM~26_combout ),
	.cin(gnd),
	.combout(\instr_mem|RAM~48_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~48 .lut_mask = 16'h0010;
defparam \instr_mem|RAM~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N4
cycloneiv_lcell_comb \cpu|pcu|Add0~0 (
// Equation(s):
// \cpu|pcu|Add0~0_combout  = \cpu|pcu|pcreg|q [2] $ (VCC)
// \cpu|pcu|Add0~1  = CARRY(\cpu|pcu|pcreg|q [2])

	.dataa(\cpu|pcu|pcreg|q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcu|Add0~0_combout ),
	.cout(\cpu|pcu|Add0~1 ));
// synopsys translate_off
defparam \cpu|pcu|Add0~0 .lut_mask = 16'h55AA;
defparam \cpu|pcu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N6
cycloneiv_lcell_comb \cpu|pcu|Add0~2 (
// Equation(s):
// \cpu|pcu|Add0~2_combout  = (\cpu|pcu|pcreg|q [3] & (!\cpu|pcu|Add0~1 )) # (!\cpu|pcu|pcreg|q [3] & ((\cpu|pcu|Add0~1 ) # (GND)))
// \cpu|pcu|Add0~3  = CARRY((!\cpu|pcu|Add0~1 ) # (!\cpu|pcu|pcreg|q [3]))

	.dataa(gnd),
	.datab(\cpu|pcu|pcreg|q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcu|Add0~1 ),
	.combout(\cpu|pcu|Add0~2_combout ),
	.cout(\cpu|pcu|Add0~3 ));
// synopsys translate_off
defparam \cpu|pcu|Add0~2 .lut_mask = 16'h3C3F;
defparam \cpu|pcu|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N24
cycloneiv_lcell_comb \cpu|pcu|Add0~4 (
// Equation(s):
// \cpu|pcu|Add0~4_combout  = (\cpu|pcu|pcreg|q[7]~3_combout  & ((\cpu|pcu|Add0~2_combout ))) # (!\cpu|pcu|pcreg|q[7]~3_combout  & (\instr_mem|RAM~48_combout ))

	.dataa(gnd),
	.datab(\cpu|pcu|pcreg|q[7]~3_combout ),
	.datac(\instr_mem|RAM~48_combout ),
	.datad(\cpu|pcu|Add0~2_combout ),
	.cin(gnd),
	.combout(\cpu|pcu|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcu|Add0~4 .lut_mask = 16'hFC30;
defparam \cpu|pcu|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y38_N25
dffeas \cpu|pcu|pcreg|q[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|pcu|Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcu|pcreg|q[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcu|pcreg|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcu|pcreg|q[3] .is_wysiwyg = "true";
defparam \cpu|pcu|pcreg|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N20
cycloneiv_lcell_comb \cpu|pcu|Add0~13 (
// Equation(s):
// \cpu|pcu|Add0~13_combout  = (\cpu|pcu|pcreg|q[7]~3_combout  & \cpu|pcu|Add0~5_combout )

	.dataa(gnd),
	.datab(\cpu|pcu|pcreg|q[7]~3_combout ),
	.datac(\cpu|pcu|Add0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pcu|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcu|Add0~13 .lut_mask = 16'hC0C0;
defparam \cpu|pcu|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y38_N21
dffeas \cpu|pcu|pcreg|q[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|pcu|Add0~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|pcu|pcreg|q[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcu|pcreg|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcu|pcreg|q[4] .is_wysiwyg = "true";
defparam \cpu|pcu|pcreg|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N28
cycloneiv_lcell_comb \instr_mem|RAM~32 (
// Equation(s):
// \instr_mem|RAM~32_combout  = (\cpu|pcu|pcreg|q [6] & (!\cpu|pcu|pcreg|q [3] & (!\cpu|pcu|pcreg|q [8] & !\cpu|pcu|pcreg|q [7])))

	.dataa(\cpu|pcu|pcreg|q [6]),
	.datab(\cpu|pcu|pcreg|q [3]),
	.datac(\cpu|pcu|pcreg|q [8]),
	.datad(\cpu|pcu|pcreg|q [7]),
	.cin(gnd),
	.combout(\instr_mem|RAM~32_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~32 .lut_mask = 16'h0002;
defparam \instr_mem|RAM~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N2
cycloneiv_lcell_comb \instr_mem|RAM~33 (
// Equation(s):
// \instr_mem|RAM~33_combout  = (\cpu|pcu|pcreg|q [2] & (\cpu|pcu|pcreg|q [4] & (\cpu|pcu|pcreg|q [5] & \instr_mem|RAM~32_combout )))

	.dataa(\cpu|pcu|pcreg|q [2]),
	.datab(\cpu|pcu|pcreg|q [4]),
	.datac(\cpu|pcu|pcreg|q [5]),
	.datad(\instr_mem|RAM~32_combout ),
	.cin(gnd),
	.combout(\instr_mem|RAM~33_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~33 .lut_mask = 16'h8000;
defparam \instr_mem|RAM~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N14
cycloneiv_lcell_comb \cpu|pcu|Add0~14 (
// Equation(s):
// \cpu|pcu|Add0~14_combout  = (\cpu|pcu|pcreg|q [7] & (!\cpu|pcu|Add0~10 )) # (!\cpu|pcu|pcreg|q [7] & ((\cpu|pcu|Add0~10 ) # (GND)))
// \cpu|pcu|Add0~15  = CARRY((!\cpu|pcu|Add0~10 ) # (!\cpu|pcu|pcreg|q [7]))

	.dataa(gnd),
	.datab(\cpu|pcu|pcreg|q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pcu|Add0~10 ),
	.combout(\cpu|pcu|Add0~14_combout ),
	.cout(\cpu|pcu|Add0~15 ));
// synopsys translate_off
defparam \cpu|pcu|Add0~14 .lut_mask = 16'h3C3F;
defparam \cpu|pcu|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N28
cycloneiv_lcell_comb \cpu|pcu|pcreg|q[7]~9 (
// Equation(s):
// \cpu|pcu|pcreg|q[7]~9_combout  = (\cpu|pcu|pcreg|q[2]~6_combout  & ((\cpu|pcu|pcreg|q[7]~3_combout  & ((\cpu|pcu|Add0~14_combout ))) # (!\cpu|pcu|pcreg|q[7]~3_combout  & (\instr_mem|RAM~33_combout ))))

	.dataa(\cpu|pcu|pcreg|q[2]~6_combout ),
	.datab(\instr_mem|RAM~33_combout ),
	.datac(\cpu|pcu|pcreg|q[7]~3_combout ),
	.datad(\cpu|pcu|Add0~14_combout ),
	.cin(gnd),
	.combout(\cpu|pcu|pcreg|q[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcu|pcreg|q[7]~9 .lut_mask = 16'hA808;
defparam \cpu|pcu|pcreg|q[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N14
cycloneiv_lcell_comb \cpu|pcu|pcreg|q[7]~10 (
// Equation(s):
// \cpu|pcu|pcreg|q[7]~10_combout  = (\cpu|pcu|pcreg|q[7]~9_combout ) # ((!\cpu|pcu|pcreg|q[2]~6_combout  & \cpu|pcu|pcreg|q [7]))

	.dataa(\cpu|pcu|pcreg|q[2]~6_combout ),
	.datab(gnd),
	.datac(\cpu|pcu|pcreg|q [7]),
	.datad(\cpu|pcu|pcreg|q[7]~9_combout ),
	.cin(gnd),
	.combout(\cpu|pcu|pcreg|q[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcu|pcreg|q[7]~10 .lut_mask = 16'hFF50;
defparam \cpu|pcu|pcreg|q[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N15
dffeas \cpu|pcu|pcreg|q[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|pcu|pcreg|q[7]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcu|pcreg|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcu|pcreg|q[7] .is_wysiwyg = "true";
defparam \cpu|pcu|pcreg|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N12
cycloneiv_lcell_comb \instr_mem|RAM~20 (
// Equation(s):
// \instr_mem|RAM~20_combout  = (!\cpu|pcu|pcreg|q [7] & !\cpu|pcu|pcreg|q [8])

	.dataa(gnd),
	.datab(\cpu|pcu|pcreg|q [7]),
	.datac(gnd),
	.datad(\cpu|pcu|pcreg|q [8]),
	.cin(gnd),
	.combout(\instr_mem|RAM~20_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~20 .lut_mask = 16'h0033;
defparam \instr_mem|RAM~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N4
cycloneiv_lcell_comb \instr_mem|RAM~22 (
// Equation(s):
// \instr_mem|RAM~22_combout  = (\cpu|pcu|pcreg|q [6] & ((\cpu|pcu|pcreg|q [3] & (\cpu|pcu|pcreg|q [4] & \cpu|pcu|pcreg|q [5])) # (!\cpu|pcu|pcreg|q [3] & (!\cpu|pcu|pcreg|q [4] & !\cpu|pcu|pcreg|q [5]))))

	.dataa(\cpu|pcu|pcreg|q [3]),
	.datab(\cpu|pcu|pcreg|q [4]),
	.datac(\cpu|pcu|pcreg|q [5]),
	.datad(\cpu|pcu|pcreg|q [6]),
	.cin(gnd),
	.combout(\instr_mem|RAM~22_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~22 .lut_mask = 16'h8100;
defparam \instr_mem|RAM~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N24
cycloneiv_lcell_comb \instr_mem|RAM~21 (
// Equation(s):
// \instr_mem|RAM~21_combout  = (\cpu|pcu|pcreg|q [6] & (((!\cpu|pcu|pcreg|q [3])))) # (!\cpu|pcu|pcreg|q [6] & (\cpu|pcu|pcreg|q [3] & ((\cpu|pcu|pcreg|q [5]) # (!\cpu|pcu|pcreg|q [4]))))

	.dataa(\cpu|pcu|pcreg|q [5]),
	.datab(\cpu|pcu|pcreg|q [4]),
	.datac(\cpu|pcu|pcreg|q [6]),
	.datad(\cpu|pcu|pcreg|q [3]),
	.cin(gnd),
	.combout(\instr_mem|RAM~21_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~21 .lut_mask = 16'h0BF0;
defparam \instr_mem|RAM~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N2
cycloneiv_lcell_comb \instr_mem|RAM~23 (
// Equation(s):
// \instr_mem|RAM~23_combout  = (\instr_mem|RAM~20_combout  & ((\cpu|pcu|pcreg|q [2] & ((\instr_mem|RAM~21_combout ))) # (!\cpu|pcu|pcreg|q [2] & (\instr_mem|RAM~22_combout ))))

	.dataa(\cpu|pcu|pcreg|q [2]),
	.datab(\instr_mem|RAM~20_combout ),
	.datac(\instr_mem|RAM~22_combout ),
	.datad(\instr_mem|RAM~21_combout ),
	.cin(gnd),
	.combout(\instr_mem|RAM~23_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~23 .lut_mask = 16'hC840;
defparam \instr_mem|RAM~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N26
cycloneiv_lcell_comb \instr_mem|RAM~25 (
// Equation(s):
// \instr_mem|RAM~25_combout  = (\cpu|pcu|pcreg|q [3] & (((!\cpu|pcu|pcreg|q [2])) # (!\cpu|pcu|pcreg|q [4]))) # (!\cpu|pcu|pcreg|q [3] & ((\cpu|pcu|pcreg|q [4]) # ((\cpu|pcu|pcreg|q [5]) # (\cpu|pcu|pcreg|q [2]))))

	.dataa(\cpu|pcu|pcreg|q [3]),
	.datab(\cpu|pcu|pcreg|q [4]),
	.datac(\cpu|pcu|pcreg|q [5]),
	.datad(\cpu|pcu|pcreg|q [2]),
	.cin(gnd),
	.combout(\instr_mem|RAM~25_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~25 .lut_mask = 16'h77FE;
defparam \instr_mem|RAM~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N20
cycloneiv_lcell_comb \instr_mem|RAM~27 (
// Equation(s):
// \instr_mem|RAM~27_combout  = (\instr_mem|RAM~20_combout  & ((\cpu|pcu|pcreg|q [6] & ((!\instr_mem|RAM~26_combout ))) # (!\cpu|pcu|pcreg|q [6] & (!\instr_mem|RAM~25_combout ))))

	.dataa(\instr_mem|RAM~25_combout ),
	.datab(\cpu|pcu|pcreg|q [6]),
	.datac(\instr_mem|RAM~20_combout ),
	.datad(\instr_mem|RAM~26_combout ),
	.cin(gnd),
	.combout(\instr_mem|RAM~27_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~27 .lut_mask = 16'h10D0;
defparam \instr_mem|RAM~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N8
cycloneiv_lcell_comb \cpu|pcu|pcreg|q[7]~0 (
// Equation(s):
// \cpu|pcu|pcreg|q[7]~0_combout  = ((\instr_mem|RAM~47_combout  $ (!\instr_mem|RAM~19_combout )) # (!\instr_mem|RAM~23_combout )) # (!\instr_mem|RAM~27_combout )

	.dataa(\instr_mem|RAM~47_combout ),
	.datab(\instr_mem|RAM~27_combout ),
	.datac(\instr_mem|RAM~19_combout ),
	.datad(\instr_mem|RAM~23_combout ),
	.cin(gnd),
	.combout(\cpu|pcu|pcreg|q[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcu|pcreg|q[7]~0 .lut_mask = 16'hB7FF;
defparam \cpu|pcu|pcreg|q[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y40_N31
dffeas \cpu|dp|seg_if_id|InstrD[28] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\instr_mem|RAM~47_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_if_id|InstrD [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_if_id|InstrD[28] .is_wysiwyg = "true";
defparam \cpu|dp|seg_if_id|InstrD[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y40_N23
dffeas \cpu|dp|seg_id_ex|ALUControlE[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_if_id|InstrD [28]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|ALUControlE [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|ALUControlE[1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|ALUControlE[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N16
cycloneiv_lcell_comb \instr_mem|RAM~34 (
// Equation(s):
// \instr_mem|RAM~34_combout  = (\cpu|pcu|pcreg|q [2] & (\cpu|pcu|pcreg|q [4] & (!\cpu|pcu|pcreg|q [5] & \instr_mem|RAM~32_combout )))

	.dataa(\cpu|pcu|pcreg|q [2]),
	.datab(\cpu|pcu|pcreg|q [4]),
	.datac(\cpu|pcu|pcreg|q [5]),
	.datad(\instr_mem|RAM~32_combout ),
	.cin(gnd),
	.combout(\instr_mem|RAM~34_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~34 .lut_mask = 16'h0800;
defparam \instr_mem|RAM~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N17
dffeas \cpu|dp|seg_if_id|InstrD[27] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\instr_mem|RAM~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_if_id|InstrD [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_if_id|InstrD[27] .is_wysiwyg = "true";
defparam \cpu|dp|seg_if_id|InstrD[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y40_N1
dffeas \cpu|dp|seg_id_ex|ALUControlE[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_if_id|InstrD [27]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|ALUControlE[0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|ALUControlE[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N14
cycloneiv_lcell_comb \instr_mem|RAM~35 (
// Equation(s):
// \instr_mem|RAM~35_combout  = (\cpu|pcu|pcreg|q [2] & (!\cpu|pcu|pcreg|q [5] & \instr_mem|RAM~32_combout ))

	.dataa(gnd),
	.datab(\cpu|pcu|pcreg|q [2]),
	.datac(\cpu|pcu|pcreg|q [5]),
	.datad(\instr_mem|RAM~32_combout ),
	.cin(gnd),
	.combout(\instr_mem|RAM~35_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~35 .lut_mask = 16'h0C00;
defparam \instr_mem|RAM~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N15
dffeas \cpu|dp|seg_if_id|InstrD[19] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\instr_mem|RAM~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_if_id|InstrD [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_if_id|InstrD[19] .is_wysiwyg = "true";
defparam \cpu|dp|seg_if_id|InstrD[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N24
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr5|counter_comb_bita0 (
// Equation(s):
// \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr5|counter_comb_bita0~combout  = \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr5|counter_reg_bit [0] $ (VCC)
// \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr5|counter_comb_bita0~COUT  = CARRY(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr5|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr5|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr5|counter_comb_bita0~combout ),
	.cout(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr5|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr5|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr5|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y40_N25
dffeas \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr5|counter_reg_bit[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr5|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr5|counter_comb_bita0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr5|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr5|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr5|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N26
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr5|counter_comb_bita0~0 (
// Equation(s):
// \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr5|counter_comb_bita0~0_combout  = \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr5|counter_comb_bita0~COUT 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr5|counter_comb_bita0~COUT ),
	.combout(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr5|counter_comb_bita0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr5|counter_comb_bita0~0 .lut_mask = 16'hF0F0;
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr5|counter_comb_bita0~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N8
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe6~feeder (
// Equation(s):
// \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe6~feeder_combout  = \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr5|counter_comb_bita0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr5|counter_comb_bita0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe6~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe6~feeder .lut_mask = 16'hF0F0;
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe6~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y40_N9
dffeas \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe6 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe6~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe6 .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe6 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y40_N9
dffeas \cpu|dp|seg_if_id|InstrD[29] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instr_mem|RAM~19_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_if_id|InstrD [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_if_id|InstrD[29] .is_wysiwyg = "true";
defparam \cpu|dp|seg_if_id|InstrD[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N24
cycloneiv_lcell_comb \cpu|cn|FlagsWrite~0 (
// Equation(s):
// \cpu|cn|FlagsWrite~0_combout  = (\cpu|dp|seg_if_id|InstrD [28] & !\cpu|dp|seg_if_id|InstrD [27])

	.dataa(\cpu|dp|seg_if_id|InstrD [28]),
	.datab(\cpu|dp|seg_if_id|InstrD [27]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|cn|FlagsWrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cn|FlagsWrite~0 .lut_mask = 16'h2222;
defparam \cpu|cn|FlagsWrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y40_N25
dffeas \cpu|dp|seg_if_id|InstrD[30] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instr_mem|RAM~23_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_if_id|InstrD [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_if_id|InstrD[30] .is_wysiwyg = "true";
defparam \cpu|dp|seg_if_id|InstrD[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y40_N21
dffeas \cpu|dp|seg_if_id|InstrD[31] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\instr_mem|RAM~27_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_if_id|InstrD [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_if_id|InstrD[31] .is_wysiwyg = "true";
defparam \cpu|dp|seg_if_id|InstrD[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N28
cycloneiv_lcell_comb \cpu|cn|FlagsWrite~1 (
// Equation(s):
// \cpu|cn|FlagsWrite~1_combout  = (\cpu|dp|seg_if_id|InstrD [29] & (\cpu|cn|FlagsWrite~0_combout  & (\cpu|dp|seg_if_id|InstrD [30] & !\cpu|dp|seg_if_id|InstrD [31])))

	.dataa(\cpu|dp|seg_if_id|InstrD [29]),
	.datab(\cpu|cn|FlagsWrite~0_combout ),
	.datac(\cpu|dp|seg_if_id|InstrD [30]),
	.datad(\cpu|dp|seg_if_id|InstrD [31]),
	.cin(gnd),
	.combout(\cpu|cn|FlagsWrite~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cn|FlagsWrite~1 .lut_mask = 16'h0080;
defparam \cpu|cn|FlagsWrite~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N20
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~0 (
// Equation(s):
// \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~0_combout  = \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|counter_reg_bit [0] $ (VCC)
// \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~1  = CARRY(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|counter_reg_bit [0])

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~0_combout ),
	.cout(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~1 ));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~0 .lut_mask = 16'h55AA;
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N22
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~2 (
// Equation(s):
// \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~2_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & 
// (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~1 )) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & ((\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~1 ) 
// # (GND)))
// \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~3  = CARRY((!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~1 ) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|counter_reg_bit 
// [1]))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~1 ),
	.combout(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~2_combout ),
	.cout(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~3 ));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~2 .lut_mask = 16'h5A5F;
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N24
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4 (
// Equation(s):
// \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4_combout  = !\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~3 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~3 ),
	.combout(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4 .lut_mask = 16'h0F0F;
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N12
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 (
// Equation(s):
// \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~2_combout  & 
// (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4_combout  & ((\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|counter_reg_bit [0]) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|counter_reg_bit 
// [1]))))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~2_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4_combout ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 .lut_mask = 16'h2202;
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N13
dffeas \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|counter_reg_bit[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N10
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 (
// Equation(s):
// \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout  = (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4_combout  & 
// (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~0_combout  & ((\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|counter_reg_bit [0]) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|counter_reg_bit 
// [1]))))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4_combout ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 .lut_mask = 16'h3100;
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N11
dffeas \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y40_N3
dffeas \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe3a[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe3a[0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N18
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe3a[1]~0 (
// Equation(s):
// \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe3a[1]~0_combout  = !\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|counter_reg_bit [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe3a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe3a[1]~0 .lut_mask = 16'h00FF;
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe3a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N19
dffeas \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe3a[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe3a[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe3a[1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N26
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe3a[1]~_wirecell (
// Equation(s):
// \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout  = !\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe3a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe3a [1]),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe3a[1]~_wirecell .lut_mask = 16'h00FF;
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe3a[1]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N8
cycloneiv_lcell_comb \instr_mem|RAM~45 (
// Equation(s):
// \instr_mem|RAM~45_combout  = (\cpu|pcu|pcreg|q [5]) # ((\cpu|pcu|pcreg|q [3] & ((!\cpu|pcu|pcreg|q [2]) # (!\cpu|pcu|pcreg|q [4]))) # (!\cpu|pcu|pcreg|q [3] & ((\cpu|pcu|pcreg|q [4]) # (\cpu|pcu|pcreg|q [2]))))

	.dataa(\cpu|pcu|pcreg|q [3]),
	.datab(\cpu|pcu|pcreg|q [4]),
	.datac(\cpu|pcu|pcreg|q [5]),
	.datad(\cpu|pcu|pcreg|q [2]),
	.cin(gnd),
	.combout(\instr_mem|RAM~45_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~45 .lut_mask = 16'hF7FE;
defparam \instr_mem|RAM~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N24
cycloneiv_lcell_comb \instr_mem|RAM~52 (
// Equation(s):
// \instr_mem|RAM~52_combout  = (!\cpu|pcu|pcreg|q [7] & (!\cpu|pcu|pcreg|q [8] & (!\instr_mem|RAM~45_combout  & !\cpu|pcu|pcreg|q [6])))

	.dataa(\cpu|pcu|pcreg|q [7]),
	.datab(\cpu|pcu|pcreg|q [8]),
	.datac(\instr_mem|RAM~45_combout ),
	.datad(\cpu|pcu|pcreg|q [6]),
	.cin(gnd),
	.combout(\instr_mem|RAM~52_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~52 .lut_mask = 16'h0001;
defparam \instr_mem|RAM~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N25
dffeas \cpu|dp|seg_if_id|InstrD[20] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\instr_mem|RAM~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_if_id|InstrD [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_if_id|InstrD[20] .is_wysiwyg = "true";
defparam \cpu|dp|seg_if_id|InstrD[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N30
cycloneiv_lcell_comb \instr_mem|RAM~43 (
// Equation(s):
// \instr_mem|RAM~43_combout  = (\cpu|pcu|pcreg|q [3] & (((\cpu|pcu|pcreg|q [4] & \cpu|pcu|pcreg|q [5])) # (!\cpu|pcu|pcreg|q [2]))) # (!\cpu|pcu|pcreg|q [3] & ((\cpu|pcu|pcreg|q [4]) # ((\cpu|pcu|pcreg|q [5]) # (\cpu|pcu|pcreg|q [2]))))

	.dataa(\cpu|pcu|pcreg|q [3]),
	.datab(\cpu|pcu|pcreg|q [4]),
	.datac(\cpu|pcu|pcreg|q [5]),
	.datad(\cpu|pcu|pcreg|q [2]),
	.cin(gnd),
	.combout(\instr_mem|RAM~43_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~43 .lut_mask = 16'hD5FE;
defparam \instr_mem|RAM~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N0
cycloneiv_lcell_comb \instr_mem|RAM~42 (
// Equation(s):
// \instr_mem|RAM~42_combout  = (\cpu|pcu|pcreg|q [5] & ((\cpu|pcu|pcreg|q [3] & (\cpu|pcu|pcreg|q [4] & !\cpu|pcu|pcreg|q [2])) # (!\cpu|pcu|pcreg|q [3] & (!\cpu|pcu|pcreg|q [4] & \cpu|pcu|pcreg|q [2]))))

	.dataa(\cpu|pcu|pcreg|q [3]),
	.datab(\cpu|pcu|pcreg|q [4]),
	.datac(\cpu|pcu|pcreg|q [5]),
	.datad(\cpu|pcu|pcreg|q [2]),
	.cin(gnd),
	.combout(\instr_mem|RAM~42_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~42 .lut_mask = 16'h1080;
defparam \instr_mem|RAM~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N18
cycloneiv_lcell_comb \instr_mem|RAM~44 (
// Equation(s):
// \instr_mem|RAM~44_combout  = (\instr_mem|RAM~20_combout  & ((\cpu|pcu|pcreg|q [6] & ((\instr_mem|RAM~42_combout ))) # (!\cpu|pcu|pcreg|q [6] & (!\instr_mem|RAM~43_combout ))))

	.dataa(\instr_mem|RAM~43_combout ),
	.datab(\instr_mem|RAM~20_combout ),
	.datac(\instr_mem|RAM~42_combout ),
	.datad(\cpu|pcu|pcreg|q [6]),
	.cin(gnd),
	.combout(\instr_mem|RAM~44_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~44 .lut_mask = 16'hC044;
defparam \instr_mem|RAM~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N19
dffeas \cpu|dp|seg_if_id|InstrD[18] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\instr_mem|RAM~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_if_id|InstrD [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_if_id|InstrD[18] .is_wysiwyg = "true";
defparam \cpu|dp|seg_if_id|InstrD[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N14
cycloneiv_lcell_comb \cpu|cn|MemtoReg~0 (
// Equation(s):
// \cpu|cn|MemtoReg~0_combout  = (\cpu|dp|seg_if_id|InstrD [31] & (!\cpu|dp|seg_if_id|InstrD [30] & !\cpu|dp|seg_if_id|InstrD [29]))

	.dataa(gnd),
	.datab(\cpu|dp|seg_if_id|InstrD [31]),
	.datac(\cpu|dp|seg_if_id|InstrD [30]),
	.datad(\cpu|dp|seg_if_id|InstrD [29]),
	.cin(gnd),
	.combout(\cpu|cn|MemtoReg~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cn|MemtoReg~0 .lut_mask = 16'h000C;
defparam \cpu|cn|MemtoReg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N8
cycloneiv_lcell_comb \cpu|cn|Mux2~0 (
// Equation(s):
// \cpu|cn|Mux2~0_combout  = (\cpu|dp|seg_if_id|InstrD [29] & (!\cpu|cn|FlagsWrite~0_combout  & (\cpu|dp|seg_if_id|InstrD [30] & !\cpu|dp|seg_if_id|InstrD [31]))) # (!\cpu|dp|seg_if_id|InstrD [29] & ((\cpu|dp|seg_if_id|InstrD [30] $ (\cpu|dp|seg_if_id|InstrD 
// [31]))))

	.dataa(\cpu|dp|seg_if_id|InstrD [29]),
	.datab(\cpu|cn|FlagsWrite~0_combout ),
	.datac(\cpu|dp|seg_if_id|InstrD [30]),
	.datad(\cpu|dp|seg_if_id|InstrD [31]),
	.cin(gnd),
	.combout(\cpu|cn|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cn|Mux2~0 .lut_mask = 16'h0570;
defparam \cpu|cn|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N22
cycloneiv_lcell_comb \cpu|cn|Decoder0~0 (
// Equation(s):
// \cpu|cn|Decoder0~0_combout  = (!\cpu|dp|seg_if_id|InstrD [30] & \cpu|dp|seg_if_id|InstrD [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|seg_if_id|InstrD [30]),
	.datad(\cpu|dp|seg_if_id|InstrD [31]),
	.cin(gnd),
	.combout(\cpu|cn|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cn|Decoder0~0 .lut_mask = 16'h0F00;
defparam \cpu|cn|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N2
cycloneiv_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N22
cycloneiv_lcell_comb \instr_mem|RAM~36 (
// Equation(s):
// \instr_mem|RAM~36_combout  = (\cpu|pcu|pcreg|q [6] & (\cpu|pcu|pcreg|q [5] & (!\cpu|pcu|pcreg|q [2] & \cpu|pcu|pcreg|q [4]))) # (!\cpu|pcu|pcreg|q [6] & (!\cpu|pcu|pcreg|q [5] & (\cpu|pcu|pcreg|q [2])))

	.dataa(\cpu|pcu|pcreg|q [6]),
	.datab(\cpu|pcu|pcreg|q [5]),
	.datac(\cpu|pcu|pcreg|q [2]),
	.datad(\cpu|pcu|pcreg|q [4]),
	.cin(gnd),
	.combout(\instr_mem|RAM~36_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~36 .lut_mask = 16'h1810;
defparam \instr_mem|RAM~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N26
cycloneiv_lcell_comb \instr_mem|RAM~50 (
// Equation(s):
// \instr_mem|RAM~50_combout  = (\instr_mem|RAM~36_combout  & (!\cpu|pcu|pcreg|q [8] & (!\cpu|pcu|pcreg|q [7] & \cpu|pcu|pcreg|q [3])))

	.dataa(\instr_mem|RAM~36_combout ),
	.datab(\cpu|pcu|pcreg|q [8]),
	.datac(\cpu|pcu|pcreg|q [7]),
	.datad(\cpu|pcu|pcreg|q [3]),
	.cin(gnd),
	.combout(\instr_mem|RAM~50_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~50 .lut_mask = 16'h0200;
defparam \instr_mem|RAM~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N27
dffeas \cpu|dp|seg_if_id|InstrD[22] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\instr_mem|RAM~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_if_id|InstrD [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_if_id|InstrD[22] .is_wysiwyg = "true";
defparam \cpu|dp|seg_if_id|InstrD[22] .power_up = "low";
// synopsys translate_on

// Location: M9K_X65_Y40_N0
cycloneiv_ram_block \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe6~q ),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\cpu|dp|seg_if_id|InstrD [22],\cpu|dp|seg_if_id|InstrD [19],\~GND~combout ,\cpu|cn|Decoder0~0_combout ,\cpu|cn|Mux2~0_combout ,\cpu|cn|MemtoReg~0_combout ,\cpu|dp|seg_if_id|InstrD [20],
\cpu|dp|seg_if_id|InstrD [18],\cpu|dp|seg_if_id|InstrD [19],\cpu|dp|seg_if_id|InstrD [20],\cpu|cn|FlagsWrite~1_combout }),
	.portaaddr({\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0 .data_interleave_offset_in_bits = 1;
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0 .data_interleave_width_in_bits = 1;
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0 .logical_ram_name = "cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex|altshift_taps:FlagsWriteE_rtl_0|shift_taps_4om:auto_generated|altsyncram_jc61:altsyncram4|ALTSYNCRAM";
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0 .operation_mode = "dual_port";
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_address_clear = "none";
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_address_width = 2;
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_byte_enable_clock = "none";
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_data_out_clear = "none";
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_data_out_clock = "none";
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_data_width = 36;
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_first_address = 0;
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_first_bit_number = 0;
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_last_address = 3;
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_logical_ram_depth = 3;
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_logical_ram_width = 12;
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_address_clear = "none";
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_address_clock = "clock0";
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_address_width = 2;
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_data_out_clear = "clear0";
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_data_out_clock = "clock0";
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_data_width = 36;
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_first_address = 0;
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_first_bit_number = 0;
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_last_address = 3;
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_logical_ram_depth = 3;
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_logical_ram_width = 12;
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_read_enable_clock = "clock0";
defparam \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~46 (
// Equation(s):
// \cpu|dp|reg_file|rf~46_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a6  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & 
// \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11 ))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a6 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~46 .lut_mask = 16'h2200;
defparam \cpu|dp|reg_file|rf~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N10
cycloneiv_lcell_comb \instr_mem|RAM~40 (
// Equation(s):
// \instr_mem|RAM~40_combout  = (\cpu|pcu|pcreg|q [6] & ((\cpu|pcu|pcreg|q [3]) # ((!\cpu|pcu|pcreg|q [2])))) # (!\cpu|pcu|pcreg|q [6] & ((\cpu|pcu|pcreg|q [4]) # (\cpu|pcu|pcreg|q [3] $ (\cpu|pcu|pcreg|q [2]))))

	.dataa(\cpu|pcu|pcreg|q [3]),
	.datab(\cpu|pcu|pcreg|q [6]),
	.datac(\cpu|pcu|pcreg|q [4]),
	.datad(\cpu|pcu|pcreg|q [2]),
	.cin(gnd),
	.combout(\instr_mem|RAM~40_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~40 .lut_mask = 16'hB9FE;
defparam \instr_mem|RAM~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N16
cycloneiv_lcell_comb \instr_mem|RAM~39 (
// Equation(s):
// \instr_mem|RAM~39_combout  = (\cpu|pcu|pcreg|q [3] & ((\cpu|pcu|pcreg|q [6] & (\cpu|pcu|pcreg|q [4] & !\cpu|pcu|pcreg|q [2])) # (!\cpu|pcu|pcreg|q [6] & (!\cpu|pcu|pcreg|q [4] & \cpu|pcu|pcreg|q [2]))))

	.dataa(\cpu|pcu|pcreg|q [3]),
	.datab(\cpu|pcu|pcreg|q [6]),
	.datac(\cpu|pcu|pcreg|q [4]),
	.datad(\cpu|pcu|pcreg|q [2]),
	.cin(gnd),
	.combout(\instr_mem|RAM~39_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~39 .lut_mask = 16'h0280;
defparam \instr_mem|RAM~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N12
cycloneiv_lcell_comb \instr_mem|RAM~41 (
// Equation(s):
// \instr_mem|RAM~41_combout  = (\instr_mem|RAM~20_combout  & ((\cpu|pcu|pcreg|q [5] & ((\instr_mem|RAM~39_combout ))) # (!\cpu|pcu|pcreg|q [5] & (!\instr_mem|RAM~40_combout ))))

	.dataa(\instr_mem|RAM~40_combout ),
	.datab(\instr_mem|RAM~39_combout ),
	.datac(\cpu|pcu|pcreg|q [5]),
	.datad(\instr_mem|RAM~20_combout ),
	.cin(gnd),
	.combout(\instr_mem|RAM~41_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~41 .lut_mask = 16'hC500;
defparam \instr_mem|RAM~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N13
dffeas \cpu|dp|seg_if_id|InstrD[25] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\instr_mem|RAM~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_if_id|InstrD [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_if_id|InstrD[25] .is_wysiwyg = "true";
defparam \cpu|dp|seg_if_id|InstrD[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N28
cycloneiv_lcell_comb \cpu|cn|VSIFlag[0]~1 (
// Equation(s):
// \cpu|cn|VSIFlag[0]~1_combout  = (\cpu|dp|seg_if_id|InstrD [25] & ((\cpu|dp|seg_if_id|InstrD [31]) # (\cpu|dp|seg_if_id|InstrD [30])))

	.dataa(\cpu|dp|seg_if_id|InstrD [31]),
	.datab(\cpu|dp|seg_if_id|InstrD [30]),
	.datac(gnd),
	.datad(\cpu|dp|seg_if_id|InstrD [25]),
	.cin(gnd),
	.combout(\cpu|cn|VSIFlag[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cn|VSIFlag[0]~1 .lut_mask = 16'hEE00;
defparam \cpu|cn|VSIFlag[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y40_N10
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|VSIFlagE[0]~feeder (
// Equation(s):
// \cpu|dp|seg_id_ex|VSIFlagE[0]~feeder_combout  = \cpu|cn|VSIFlag[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|cn|VSIFlag[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|VSIFlagE[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|VSIFlagE[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_id_ex|VSIFlagE[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y40_N11
dffeas \cpu|dp|seg_id_ex|VSIFlagE[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|VSIFlagE[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|VSIFlagE[0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|VSIFlagE[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y40_N7
dffeas \cpu|dp|seg_ex_mem|VSIFlagM[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|VSIFlagM [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|VSIFlagM[0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|VSIFlagM[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y40_N23
dffeas \cpu|dp|seg_mem_wb|VSIFlagW[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_ex_mem|VSIFlagM [0]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|VSIFlagW [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|VSIFlagW[0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|VSIFlagW[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y40_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|always0~0 (
// Equation(s):
// \cpu|dp|reg_file|always0~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a7  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a6  & \cpu|dp|seg_mem_wb|VSIFlagW [0]))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a7 ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a6 ),
	.datad(\cpu|dp|seg_mem_wb|VSIFlagW [0]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|always0~0 .lut_mask = 16'hC000;
defparam \cpu|dp|reg_file|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~47 (
// Equation(s):
// \cpu|dp|reg_file|rf~47_combout  = (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10  & (\cpu|dp|reg_file|rf~46_combout  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & 
// !\cpu|dp|reg_file|always0~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10 ),
	.datab(\cpu|dp|reg_file|rf~46_combout ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datad(\cpu|dp|reg_file|always0~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~47 .lut_mask = 16'h0040;
defparam \cpu|dp|reg_file|rf~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N4
cycloneiv_lcell_comb \data_mem|RAM~0feeder (
// Equation(s):
// \data_mem|RAM~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_mem|RAM~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~0feeder .lut_mask = 16'hFFFF;
defparam \data_mem|RAM~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y39_N5
dffeas \data_mem|RAM~0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\data_mem|RAM~0feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|RAM~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|RAM~0 .is_wysiwyg = "true";
defparam \data_mem|RAM~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N12
cycloneiv_lcell_comb \cpu|cn|MemWrite~0 (
// Equation(s):
// \cpu|cn|MemWrite~0_combout  = (\cpu|dp|seg_if_id|InstrD [31] & (!\cpu|dp|seg_if_id|InstrD [30] & \cpu|dp|seg_if_id|InstrD [29]))

	.dataa(gnd),
	.datab(\cpu|dp|seg_if_id|InstrD [31]),
	.datac(\cpu|dp|seg_if_id|InstrD [30]),
	.datad(\cpu|dp|seg_if_id|InstrD [29]),
	.cin(gnd),
	.combout(\cpu|cn|MemWrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cn|MemWrite~0 .lut_mask = 16'h0C00;
defparam \cpu|cn|MemWrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y42_N1
dffeas \cpu|dp|seg_id_ex|MemWriteE (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|cn|MemWrite~0_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|MemWriteE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|MemWriteE .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|MemWriteE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N8
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|MemWriteM~feeder (
// Equation(s):
// \cpu|dp|seg_ex_mem|MemWriteM~feeder_combout  = \cpu|dp|seg_id_ex|MemWriteE~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|MemWriteE~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|MemWriteM~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|MemWriteM~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_ex_mem|MemWriteM~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y42_N9
dffeas \cpu|dp|seg_ex_mem|MemWriteM (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|MemWriteM~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|MemWriteM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|MemWriteM .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|MemWriteM .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y40_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~16 (
// Equation(s):
// \cpu|dp|reg_file|rf~16_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a6  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & 
// (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10  & !\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a6 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10 ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~16 .lut_mask = 16'h0002;
defparam \cpu|dp|reg_file|rf~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N2
cycloneiv_lcell_comb \instr_mem|RAM~46 (
// Equation(s):
// \instr_mem|RAM~46_combout  = (\cpu|pcu|pcreg|q [5] & (\cpu|pcu|pcreg|q [6] & (\cpu|pcu|pcreg|q [4] & !\cpu|pcu|pcreg|q [2]))) # (!\cpu|pcu|pcreg|q [5] & (!\cpu|pcu|pcreg|q [6] & (!\cpu|pcu|pcreg|q [4] & \cpu|pcu|pcreg|q [2])))

	.dataa(\cpu|pcu|pcreg|q [5]),
	.datab(\cpu|pcu|pcreg|q [6]),
	.datac(\cpu|pcu|pcreg|q [4]),
	.datad(\cpu|pcu|pcreg|q [2]),
	.cin(gnd),
	.combout(\instr_mem|RAM~46_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~46 .lut_mask = 16'h0180;
defparam \instr_mem|RAM~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N6
cycloneiv_lcell_comb \instr_mem|RAM~54 (
// Equation(s):
// \instr_mem|RAM~54_combout  = (!\cpu|pcu|pcreg|q [7] & (!\cpu|pcu|pcreg|q [8] & (\cpu|pcu|pcreg|q [3] & \instr_mem|RAM~46_combout )))

	.dataa(\cpu|pcu|pcreg|q [7]),
	.datab(\cpu|pcu|pcreg|q [8]),
	.datac(\cpu|pcu|pcreg|q [3]),
	.datad(\instr_mem|RAM~46_combout ),
	.cin(gnd),
	.combout(\instr_mem|RAM~54_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~54 .lut_mask = 16'h1000;
defparam \instr_mem|RAM~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N7
dffeas \cpu|dp|seg_if_id|InstrD[9] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\instr_mem|RAM~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_if_id|InstrD [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_if_id|InstrD[9] .is_wysiwyg = "true";
defparam \cpu|dp|seg_if_id|InstrD[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y40_N23
dffeas \cpu|dp|seg_id_ex|ImmE[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_if_id|InstrD [9]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|ImmE [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|ImmE[0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|ImmE[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N0
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WD1M[0][0]~32 (
// Equation(s):
// \cpu|dp|seg_ex_mem|WD1M[0][0]~32_combout  = (\cpu|dp|seg_id_ex|RD1E[0][0]~q  & (\cpu|dp|seg_id_ex|ImmE [0] $ (VCC))) # (!\cpu|dp|seg_id_ex|RD1E[0][0]~q  & (\cpu|dp|seg_id_ex|ImmE [0] & VCC))
// \cpu|dp|seg_ex_mem|WD1M[0][0]~33  = CARRY((\cpu|dp|seg_id_ex|RD1E[0][0]~q  & \cpu|dp|seg_id_ex|ImmE [0]))

	.dataa(\cpu|dp|seg_id_ex|RD1E[0][0]~q ),
	.datab(\cpu|dp|seg_id_ex|ImmE [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|WD1M[0][0]~32_combout ),
	.cout(\cpu|dp|seg_ex_mem|WD1M[0][0]~33 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[0][0]~32 .lut_mask = 16'h6688;
defparam \cpu|dp|seg_ex_mem|WD1M[0][0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N3
dffeas \cpu|dp|seg_ex_mem|WD1M[0][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_ex_mem|WD1M[0][0]~32_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WD1M[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[0][0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WD1M[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N16
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|WD1W[0][0]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|WD1W[0][0]~feeder_combout  = \cpu|dp|seg_ex_mem|WD1M[0][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|WD1M[0][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|WD1W[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[0][0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|WD1W[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N17
dffeas \cpu|dp|seg_mem_wb|WD1W[0][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|WD1W[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|WD1W[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[0][0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|WD1W[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~41 (
// Equation(s):
// \cpu|dp|reg_file|rf~41_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a6  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11  & 
// !\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a6 ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11 ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~41 .lut_mask = 16'h00C0;
defparam \cpu|dp|reg_file|rf~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~44 (
// Equation(s):
// \cpu|dp|reg_file|rf~44_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10  & (!\cpu|dp|reg_file|always0~0_combout  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & 
// \cpu|dp|reg_file|rf~41_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10 ),
	.datab(\cpu|dp|reg_file|always0~0_combout ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datad(\cpu|dp|reg_file|rf~41_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~44 .lut_mask = 16'h0200;
defparam \cpu|dp|reg_file|rf~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~213 (
// Equation(s):
// \cpu|dp|reg_file|rf~213_combout  = (\cpu|dp|reg_file|rf~44_combout  & ((\cpu|dp|reg_file|rf[8][0][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~44_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][0]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][0]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[8][0][0]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~44_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~213_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~213 .lut_mask = 16'hF0AA;
defparam \cpu|dp|reg_file|rf~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N10
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|SPWriteW~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|SPWriteW~feeder_combout  = \cpu|dp|seg_ex_mem|MemWriteM~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|MemWriteM~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|SPWriteW~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|SPWriteW~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|SPWriteW~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N11
dffeas \cpu|dp|seg_mem_wb|SPWriteW (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|SPWriteW~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|SPWriteW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|SPWriteW .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|SPWriteW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|Decoder0~0 (
// Equation(s):
// \cpu|dp|reg_file|Decoder0~0_combout  = (\cpu|dp|seg_mem_wb|SPWriteW~q  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a1  & !\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a2 ))

	.dataa(\cpu|dp|seg_mem_wb|SPWriteW~q ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a1 ),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Decoder0~0 .lut_mask = 16'h0022;
defparam \cpu|dp|reg_file|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[3][0][3]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[3][0][3]~0_combout  = (\cpu|dp|reg_file|rf~44_combout ) # ((\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a4  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a3  & 
// \cpu|dp|reg_file|Decoder0~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a4 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a3 ),
	.datac(\cpu|dp|reg_file|rf~44_combout ),
	.datad(\cpu|dp|reg_file|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][0][3]~0 .lut_mask = 16'hF8F0;
defparam \cpu|dp|reg_file|rf[3][0][3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N19
dffeas \cpu|dp|reg_file|rf[3][0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~213_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][0][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~17 (
// Equation(s):
// \cpu|dp|reg_file|rf~17_combout  = (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a6  & 
// ((!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a7 ) # (!\cpu|dp|seg_mem_wb|VSIFlagW [0]))))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a6 ),
	.datac(\cpu|dp|seg_mem_wb|VSIFlagW [0]),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a7 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~17 .lut_mask = 16'h0444;
defparam \cpu|dp|reg_file|rf~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~23 (
// Equation(s):
// \cpu|dp|reg_file|rf~23_combout  = (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (\cpu|dp|reg_file|rf~17_combout  & 
// \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10 )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datac(\cpu|dp|reg_file|rf~17_combout ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~23 .lut_mask = 16'h1000;
defparam \cpu|dp|reg_file|rf~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~203 (
// Equation(s):
// \cpu|dp|reg_file|rf~203_combout  = (\cpu|dp|reg_file|rf~23_combout  & ((\cpu|dp|reg_file|rf[8][0][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~23_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][0]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~23_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[0][0]~q ),
	.datad(\cpu|dp|reg_file|rf[8][0][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~203_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~203 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[2][0][5]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[2][0][5]~0_combout  = (\cpu|dp|reg_file|rf~23_combout ) # ((!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a4  & (\cpu|dp|reg_file|Decoder0~0_combout  & 
// \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a3 )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a4 ),
	.datab(\cpu|dp|reg_file|Decoder0~0_combout ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a3 ),
	.datad(\cpu|dp|reg_file|rf~23_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][0][5]~0 .lut_mask = 16'hFF40;
defparam \cpu|dp|reg_file|rf[2][0][5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N31
dffeas \cpu|dp|reg_file|rf[2][0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~203_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][0][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~42 (
// Equation(s):
// \cpu|dp|reg_file|rf~42_combout  = (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10  & (!\cpu|dp|reg_file|always0~0_combout  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & 
// \cpu|dp|reg_file|rf~41_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10 ),
	.datab(\cpu|dp|reg_file|always0~0_combout ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datad(\cpu|dp|reg_file|rf~41_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~42 .lut_mask = 16'h0100;
defparam \cpu|dp|reg_file|rf~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~212 (
// Equation(s):
// \cpu|dp|reg_file|rf~212_combout  = (\cpu|dp|reg_file|rf~42_combout  & (\cpu|dp|reg_file|rf[8][0][0]~0_combout )) # (!\cpu|dp|reg_file|rf~42_combout  & ((\cpu|dp|seg_mem_wb|WD1W[0][0]~q )))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~42_combout ),
	.datac(\cpu|dp|reg_file|rf[8][0][0]~0_combout ),
	.datad(\cpu|dp|seg_mem_wb|WD1W[0][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~212_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~212 .lut_mask = 16'hF3C0;
defparam \cpu|dp|reg_file|rf~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[1][2][0]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[1][2][0]~0_combout  = (\cpu|dp|reg_file|rf~42_combout ) # ((\cpu|dp|reg_file|Decoder0~0_combout  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a3  & 
// \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a4 )))

	.dataa(\cpu|dp|reg_file|Decoder0~0_combout ),
	.datab(\cpu|dp|reg_file|rf~42_combout ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a3 ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a4 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][2][0]~0 .lut_mask = 16'hCECC;
defparam \cpu|dp|reg_file|rf[1][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N13
dffeas \cpu|dp|reg_file|rf[1][0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~212_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][0][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux47~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux47~0_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (((\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[1][0][0]~q ))) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// (\cpu|dp|reg_file|rf[0][0][0]~q ))))

	.dataa(\cpu|dp|reg_file|rf[0][0][0]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|reg_file|rf[1][0][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux47~0 .lut_mask = 16'hF2C2;
defparam \cpu|dp|reg_file|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux47~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux47~1_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux47~0_combout  & (\cpu|dp|reg_file|rf[3][0][0]~q )) # (!\cpu|dp|reg_file|Mux47~0_combout  & ((\cpu|dp|reg_file|rf[2][0][0]~q ))))) # (!\cpu|dp|seg_if_id|InstrD [18] 
// & (((\cpu|dp|reg_file|Mux47~0_combout ))))

	.dataa(\cpu|dp|reg_file|rf[3][0][0]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[2][0][0]~q ),
	.datad(\cpu|dp|reg_file|Mux47~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux47~1 .lut_mask = 16'hBBC0;
defparam \cpu|dp|reg_file|Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~21 (
// Equation(s):
// \cpu|dp|reg_file|rf~21_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10 ) # (((\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ) # 
// (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 )) # (!\cpu|dp|reg_file|rf~17_combout ))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10 ),
	.datab(\cpu|dp|reg_file|rf~17_combout ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~21 .lut_mask = 16'hFBFF;
defparam \cpu|dp|reg_file|rf~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~202 (
// Equation(s):
// \cpu|dp|reg_file|rf~202_combout  = (\cpu|dp|reg_file|rf~21_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][0]~q )) # (!\cpu|dp|reg_file|rf~21_combout  & ((\cpu|dp|reg_file|rf[8][0][0]~0_combout )))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][0]~q ),
	.datab(\cpu|dp|reg_file|rf~21_combout ),
	.datac(\cpu|dp|reg_file|rf[8][0][0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~202_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~202 .lut_mask = 16'hB8B8;
defparam \cpu|dp|reg_file|rf~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|Decoder0~2 (
// Equation(s):
// \cpu|dp|reg_file|Decoder0~2_combout  = (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a3  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a1  & \cpu|dp|seg_mem_wb|SPWriteW~q ))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a3 ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a1 ),
	.datad(\cpu|dp|seg_mem_wb|SPWriteW~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Decoder0~2 .lut_mask = 16'h0500;
defparam \cpu|dp|reg_file|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[4][3][3]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[4][3][3]~0_combout  = ((!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a4  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a2  & \cpu|dp|reg_file|Decoder0~2_combout ))) # 
// (!\cpu|dp|reg_file|rf~21_combout )

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a4 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datac(\cpu|dp|reg_file|rf~21_combout ),
	.datad(\cpu|dp|reg_file|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][3][3]~0 .lut_mask = 16'h4F0F;
defparam \cpu|dp|reg_file|rf[4][3][3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N5
dffeas \cpu|dp|reg_file|rf[4][0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~202_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][0][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~25 (
// Equation(s):
// \cpu|dp|reg_file|rf~25_combout  = (\cpu|dp|reg_file|rf~17_combout  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & 
// \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10 )))

	.dataa(\cpu|dp|reg_file|rf~17_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~25 .lut_mask = 16'h0800;
defparam \cpu|dp|reg_file|rf~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~204 (
// Equation(s):
// \cpu|dp|reg_file|rf~204_combout  = (\cpu|dp|reg_file|rf~25_combout  & (\cpu|dp|reg_file|rf[8][0][0]~0_combout )) # (!\cpu|dp|reg_file|rf~25_combout  & ((\cpu|dp|seg_mem_wb|WD1W[0][0]~q )))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~25_combout ),
	.datac(\cpu|dp|reg_file|rf[8][0][0]~0_combout ),
	.datad(\cpu|dp|seg_mem_wb|WD1W[0][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~204_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~204 .lut_mask = 16'hF3C0;
defparam \cpu|dp|reg_file|rf~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y40_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|Decoder0~3 (
// Equation(s):
// \cpu|dp|reg_file|Decoder0~3_combout  = (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a4  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a3  & 
// \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a2 ))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a4 ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a3 ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Decoder0~3 .lut_mask = 16'h5000;
defparam \cpu|dp|reg_file|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[6][1][0]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[6][1][0]~0_combout  = (\cpu|dp|reg_file|rf~25_combout ) # ((!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a1  & (\cpu|dp|reg_file|Decoder0~3_combout  & \cpu|dp|seg_mem_wb|SPWriteW~q )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a1 ),
	.datab(\cpu|dp|reg_file|Decoder0~3_combout ),
	.datac(\cpu|dp|seg_mem_wb|SPWriteW~q ),
	.datad(\cpu|dp|reg_file|rf~25_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][1][0]~0 .lut_mask = 16'hFF40;
defparam \cpu|dp|reg_file|rf[6][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N7
dffeas \cpu|dp|reg_file|rf[6][0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~204_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][0][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux47~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux47~2_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (((\cpu|dp|seg_if_id|InstrD [20]) # (\cpu|dp|reg_file|rf[6][0][0]~q )))) # (!\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|reg_file|rf[4][0][0]~q  & (!\cpu|dp|seg_if_id|InstrD [20])))

	.dataa(\cpu|dp|reg_file|rf[4][0][0]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|reg_file|rf[6][0][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux47~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux47~2 .lut_mask = 16'hCEC2;
defparam \cpu|dp|reg_file|Mux47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~214 (
// Equation(s):
// \cpu|dp|reg_file|rf~214_combout  = (\cpu|dp|reg_file|rf~47_combout  & (\cpu|dp|reg_file|rf[8][0][0]~0_combout )) # (!\cpu|dp|reg_file|rf~47_combout  & ((\cpu|dp|seg_mem_wb|WD1W[0][0]~q )))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~47_combout ),
	.datac(\cpu|dp|reg_file|rf[8][0][0]~0_combout ),
	.datad(\cpu|dp|seg_mem_wb|WD1W[0][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~214_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~214 .lut_mask = 16'hF3C0;
defparam \cpu|dp|reg_file|rf~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[5][0][3]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[5][0][3]~0_combout  = (\cpu|dp|reg_file|rf~47_combout ) # ((\cpu|dp|reg_file|Decoder0~2_combout  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a2  & 
// \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a4 )))

	.dataa(\cpu|dp|reg_file|Decoder0~2_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a4 ),
	.datad(\cpu|dp|reg_file|rf~47_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][0][3]~0 .lut_mask = 16'hFF80;
defparam \cpu|dp|reg_file|rf[5][0][3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N29
dffeas \cpu|dp|reg_file|rf[5][0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~214_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][0][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~49 (
// Equation(s):
// \cpu|dp|reg_file|rf~49_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & 
// !\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11 ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~49 .lut_mask = 16'h00A0;
defparam \cpu|dp|reg_file|rf~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~50 (
// Equation(s):
// \cpu|dp|reg_file|rf~50_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a6  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10  & (\cpu|dp|reg_file|rf~49_combout  & 
// !\cpu|dp|reg_file|always0~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a6 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10 ),
	.datac(\cpu|dp|reg_file|rf~49_combout ),
	.datad(\cpu|dp|reg_file|always0~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~50 .lut_mask = 16'h0080;
defparam \cpu|dp|reg_file|rf~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~215 (
// Equation(s):
// \cpu|dp|reg_file|rf~215_combout  = (\cpu|dp|reg_file|rf~50_combout  & ((\cpu|dp|reg_file|rf[8][0][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~50_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][0]~q ))

	.dataa(\cpu|dp|reg_file|rf~50_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[0][0]~q ),
	.datad(\cpu|dp|reg_file|rf[8][0][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~215_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~215 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y38_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[7][0][6]~1 (
// Equation(s):
// \cpu|dp|reg_file|rf[7][0][6]~1_combout  = (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[7][0][6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][0][6]~1 .lut_mask = 16'h0F00;
defparam \cpu|dp|reg_file|rf[7][0][6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y40_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~52 (
// Equation(s):
// \cpu|dp|reg_file|rf~52_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10  & (!\cpu|dp|reg_file|always0~0_combout  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a6  & 
// \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11 )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10 ),
	.datab(\cpu|dp|reg_file|always0~0_combout ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a6 ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~52 .lut_mask = 16'h2000;
defparam \cpu|dp|reg_file|rf~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y38_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[7][0][6]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[7][0][6]~0_combout  = (\cpu|dp|seg_mem_wb|SPWriteW~q  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a4  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a2  & 
// !\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a1 )))

	.dataa(\cpu|dp|seg_mem_wb|SPWriteW~q ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a4 ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a1 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[7][0][6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][0][6]~0 .lut_mask = 16'h0080;
defparam \cpu|dp|reg_file|rf[7][0][6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y38_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[7][0][6]~2 (
// Equation(s):
// \cpu|dp|reg_file|rf[7][0][6]~2_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a3  & ((\cpu|dp|reg_file|rf[7][0][6]~0_combout ) # ((\cpu|dp|reg_file|rf[7][0][6]~1_combout  & \cpu|dp|reg_file|rf~52_combout )))) # 
// (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a3  & (\cpu|dp|reg_file|rf[7][0][6]~1_combout  & (\cpu|dp|reg_file|rf~52_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a3 ),
	.datab(\cpu|dp|reg_file|rf[7][0][6]~1_combout ),
	.datac(\cpu|dp|reg_file|rf~52_combout ),
	.datad(\cpu|dp|reg_file|rf[7][0][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][0][6]~2 .lut_mask = 16'hEAC0;
defparam \cpu|dp|reg_file|rf[7][0][6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N19
dffeas \cpu|dp|reg_file|rf[7][0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~215_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][0][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux47~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux47~3_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|Mux47~2_combout  & ((\cpu|dp|reg_file|rf[7][0][0]~q ))) # (!\cpu|dp|reg_file|Mux47~2_combout  & (\cpu|dp|reg_file|rf[5][0][0]~q )))) # (!\cpu|dp|seg_if_id|InstrD [20] 
// & (\cpu|dp|reg_file|Mux47~2_combout ))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|reg_file|Mux47~2_combout ),
	.datac(\cpu|dp|reg_file|rf[5][0][0]~q ),
	.datad(\cpu|dp|reg_file|rf[7][0][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux47~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux47~3 .lut_mask = 16'hEC64;
defparam \cpu|dp|reg_file|Mux47~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N10
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[0][0]~8 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[0][0]~8_combout  = (\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux47~3_combout ))) # (!\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux47~1_combout ))

	.dataa(\cpu|dp|seg_if_id|InstrD [19]),
	.datab(\cpu|dp|reg_file|Mux47~1_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Mux47~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[0][0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[0][0]~8 .lut_mask = 16'hEE44;
defparam \cpu|dp|seg_id_ex|RD1E[0][0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y40_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~63 (
// Equation(s):
// \cpu|dp|reg_file|rf~63_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (\cpu|dp|reg_file|rf~17_combout  & 
// \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datac(\cpu|dp|reg_file|rf~17_combout ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~63 .lut_mask = 16'h8000;
defparam \cpu|dp|reg_file|rf~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~220 (
// Equation(s):
// \cpu|dp|reg_file|rf~220_combout  = (\cpu|dp|reg_file|rf~63_combout  & ((\cpu|dp|reg_file|rf[8][0][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~63_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][0]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~63_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[0][0]~q ),
	.datad(\cpu|dp|reg_file|rf[8][0][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~220_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~220 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y40_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[14][3][1]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[14][3][1]~0_combout  = (\cpu|dp|reg_file|rf~63_combout ) # ((\cpu|dp|seg_mem_wb|SPWriteW~q  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a1  & \cpu|dp|reg_file|Decoder0~3_combout )))

	.dataa(\cpu|dp|reg_file|rf~63_combout ),
	.datab(\cpu|dp|seg_mem_wb|SPWriteW~q ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a1 ),
	.datad(\cpu|dp|reg_file|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][3][1]~0 .lut_mask = 16'hEAAA;
defparam \cpu|dp|reg_file|rf[14][3][1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N31
dffeas \cpu|dp|reg_file|rf[14][0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~220_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][0][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N18
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[3][2]~48 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  = (\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|seg_if_id|InstrD [18]) # (\cpu|dp|seg_if_id|InstrD [20])))

	.dataa(gnd),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|seg_if_id|InstrD [19]),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[3][2]~48 .lut_mask = 16'hFC00;
defparam \cpu|dp|seg_id_ex|RD1E[3][2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~18 (
// Equation(s):
// \cpu|dp|reg_file|rf~18_combout  = (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & 
// (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & \cpu|dp|reg_file|rf~17_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datad(\cpu|dp|reg_file|rf~17_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~18 .lut_mask = 16'h4000;
defparam \cpu|dp|reg_file|rf~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~201 (
// Equation(s):
// \cpu|dp|reg_file|rf~201_combout  = (\cpu|dp|reg_file|rf~18_combout  & (\cpu|dp|reg_file|rf[8][0][0]~0_combout )) # (!\cpu|dp|reg_file|rf~18_combout  & ((\cpu|dp|seg_mem_wb|WD1W[0][0]~q )))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf[8][0][0]~0_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[0][0]~q ),
	.datad(\cpu|dp|reg_file|rf~18_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~201_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~201 .lut_mask = 16'hCCF0;
defparam \cpu|dp|reg_file|rf~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y40_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|Decoder0~1 (
// Equation(s):
// \cpu|dp|reg_file|Decoder0~1_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a1  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a3  & \cpu|dp|seg_mem_wb|SPWriteW~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a1 ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a3 ),
	.datad(\cpu|dp|seg_mem_wb|SPWriteW~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Decoder0~1 .lut_mask = 16'h0C00;
defparam \cpu|dp|reg_file|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[12][3][4]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[12][3][4]~0_combout  = (\cpu|dp|reg_file|rf~18_combout ) # ((!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a4  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a2  & 
// \cpu|dp|reg_file|Decoder0~1_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a4 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datac(\cpu|dp|reg_file|rf~18_combout ),
	.datad(\cpu|dp|reg_file|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][3][4]~0 .lut_mask = 16'hF4F0;
defparam \cpu|dp|reg_file|rf[12][3][4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N15
dffeas \cpu|dp|reg_file|rf[12][0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~201_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][0][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N0
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[3][2]~49 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  = (\cpu|dp|seg_if_id|InstrD [18]) # (!\cpu|dp|seg_if_id|InstrD [19])

	.dataa(gnd),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(gnd),
	.datad(\cpu|dp|seg_if_id|InstrD [19]),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[3][2]~49 .lut_mask = 16'hCCFF;
defparam \cpu|dp|seg_id_ex|RD1E[3][2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y40_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~53 (
// Equation(s):
// \cpu|dp|reg_file|rf~53_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a6  & 
// \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11 ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a6 ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~53 .lut_mask = 16'hA000;
defparam \cpu|dp|reg_file|rf~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y40_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~54 (
// Equation(s):
// \cpu|dp|reg_file|rf~54_combout  = (!\cpu|dp|reg_file|always0~0_combout  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10  & 
// \cpu|dp|reg_file|rf~53_combout )))

	.dataa(\cpu|dp|reg_file|always0~0_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10 ),
	.datad(\cpu|dp|reg_file|rf~53_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~54 .lut_mask = 16'h0400;
defparam \cpu|dp|reg_file|rf~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~219 (
// Equation(s):
// \cpu|dp|reg_file|rf~219_combout  = (\cpu|dp|reg_file|rf~54_combout  & ((\cpu|dp|reg_file|rf[8][0][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~54_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][0]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][0]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~54_combout ),
	.datad(\cpu|dp|reg_file|rf[8][0][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~219_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~219 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y40_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[13][2][5]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[13][2][5]~0_combout  = (\cpu|dp|reg_file|rf~54_combout ) # ((\cpu|dp|reg_file|Decoder0~1_combout  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a2  & 
// \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a4 )))

	.dataa(\cpu|dp|reg_file|Decoder0~1_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a4 ),
	.datad(\cpu|dp|reg_file|rf~54_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][2][5]~0 .lut_mask = 16'hFF80;
defparam \cpu|dp|reg_file|rf[13][2][5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N11
dffeas \cpu|dp|reg_file|rf[13][0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~219_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][0][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux47~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux47~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ) # (\cpu|dp|reg_file|rf[13][0][0]~q )))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (\cpu|dp|reg_file|rf[12][0][0]~q  & 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datab(\cpu|dp|reg_file|rf[12][0][0]~q ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datad(\cpu|dp|reg_file|rf[13][0][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux47~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux47~6 .lut_mask = 16'hAEA4;
defparam \cpu|dp|reg_file|Mux47~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y40_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~58 (
// Equation(s):
// \cpu|dp|reg_file|rf~58_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & 
// \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11 ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~58 .lut_mask = 16'h0A00;
defparam \cpu|dp|reg_file|rf~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y40_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~59 (
// Equation(s):
// \cpu|dp|reg_file|rf~59_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a6  & (!\cpu|dp|reg_file|always0~0_combout  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10  & 
// \cpu|dp|reg_file|rf~58_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a6 ),
	.datab(\cpu|dp|reg_file|always0~0_combout ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10 ),
	.datad(\cpu|dp|reg_file|rf~58_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~59 .lut_mask = 16'h0200;
defparam \cpu|dp|reg_file|rf~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~217 (
// Equation(s):
// \cpu|dp|reg_file|rf~217_combout  = (\cpu|dp|reg_file|rf~59_combout  & ((\cpu|dp|reg_file|rf[8][0][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~59_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][0]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~59_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[0][0]~q ),
	.datad(\cpu|dp|reg_file|rf[8][0][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~217_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~217 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y40_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[9][3][5]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[9][3][5]~0_combout  = (\cpu|dp|reg_file|rf~59_combout ) # ((\cpu|dp|reg_file|Decoder0~1_combout  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a2  & 
// \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a4 )))

	.dataa(\cpu|dp|reg_file|Decoder0~1_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a4 ),
	.datad(\cpu|dp|reg_file|rf~59_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][3][5]~0 .lut_mask = 16'hFF20;
defparam \cpu|dp|reg_file|rf[9][3][5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N21
dffeas \cpu|dp|reg_file|rf[9][0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~217_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][0][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~20 (
// Equation(s):
// \cpu|dp|reg_file|rf~20_combout  = ((\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ) # ((\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10 ) # 
// (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ))) # (!\cpu|dp|reg_file|rf~17_combout )

	.dataa(\cpu|dp|reg_file|rf~17_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~20 .lut_mask = 16'hFFDF;
defparam \cpu|dp|reg_file|rf~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[8][4][0]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[8][4][0]~0_combout  = ((!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a2  & (\cpu|dp|reg_file|Decoder0~1_combout  & !\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a4 ))) # 
// (!\cpu|dp|reg_file|rf~20_combout )

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datab(\cpu|dp|reg_file|Decoder0~1_combout ),
	.datac(\cpu|dp|reg_file|rf~20_combout ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a4 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][4][0]~0 .lut_mask = 16'h0F4F;
defparam \cpu|dp|reg_file|rf[8][4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N15
dffeas \cpu|dp|reg_file|rf[8][0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[8][0][0]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~20_combout ),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][0][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux47~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux47~4_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18]) # ((\cpu|dp|reg_file|rf[9][0][0]~q )))) # (!\cpu|dp|seg_if_id|InstrD [20] & (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|rf[8][0][0]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[9][0][0]~q ),
	.datad(\cpu|dp|reg_file|rf[8][0][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux47~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux47~4 .lut_mask = 16'hB9A8;
defparam \cpu|dp|reg_file|Mux47~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~56 (
// Equation(s):
// \cpu|dp|reg_file|rf~56_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & 
// (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & \cpu|dp|reg_file|rf~17_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datad(\cpu|dp|reg_file|rf~17_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~56 .lut_mask = 16'h0800;
defparam \cpu|dp|reg_file|rf~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~216 (
// Equation(s):
// \cpu|dp|reg_file|rf~216_combout  = (\cpu|dp|reg_file|rf~56_combout  & ((\cpu|dp|reg_file|rf[8][0][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~56_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][0]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][0]~q ),
	.datab(\cpu|dp|reg_file|rf[8][0][0]~0_combout ),
	.datac(\cpu|dp|reg_file|rf~56_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~216_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~216 .lut_mask = 16'hCACA;
defparam \cpu|dp|reg_file|rf~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|Decoder0~5 (
// Equation(s):
// \cpu|dp|reg_file|Decoder0~5_combout  = (\cpu|dp|seg_mem_wb|SPWriteW~q  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a1  & !\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a2 ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|SPWriteW~q ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a1 ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Decoder0~5 .lut_mask = 16'h00C0;
defparam \cpu|dp|reg_file|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[10][3][3]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[10][3][3]~0_combout  = (\cpu|dp|reg_file|rf~56_combout ) # ((\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a3  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a4  & 
// \cpu|dp|reg_file|Decoder0~5_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a3 ),
	.datab(\cpu|dp|reg_file|rf~56_combout ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a4 ),
	.datad(\cpu|dp|reg_file|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][3][3]~0 .lut_mask = 16'hCECC;
defparam \cpu|dp|reg_file|rf[10][3][3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N27
dffeas \cpu|dp|reg_file|rf[10][0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~216_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][0][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~61 (
// Equation(s):
// \cpu|dp|reg_file|rf~61_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a6  & (\cpu|dp|reg_file|rf~58_combout  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10  & 
// !\cpu|dp|reg_file|always0~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a6 ),
	.datab(\cpu|dp|reg_file|rf~58_combout ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10 ),
	.datad(\cpu|dp|reg_file|always0~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~61 .lut_mask = 16'h0080;
defparam \cpu|dp|reg_file|rf~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~218 (
// Equation(s):
// \cpu|dp|reg_file|rf~218_combout  = (\cpu|dp|reg_file|rf~61_combout  & ((\cpu|dp|reg_file|rf[8][0][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~61_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][0]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][0]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~61_combout ),
	.datad(\cpu|dp|reg_file|rf[8][0][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~218_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~218 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[11][0][0]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[11][0][0]~0_combout  = (\cpu|dp|reg_file|rf~61_combout ) # ((\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a4  & (\cpu|dp|reg_file|Decoder0~5_combout  & 
// \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a3 )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a4 ),
	.datab(\cpu|dp|reg_file|Decoder0~5_combout ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a3 ),
	.datad(\cpu|dp|reg_file|rf~61_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][0][0]~0 .lut_mask = 16'hFF80;
defparam \cpu|dp|reg_file|rf[11][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N19
dffeas \cpu|dp|reg_file|rf[11][0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~218_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][0][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux47~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux47~5_combout  = (\cpu|dp|reg_file|Mux47~4_combout  & (((\cpu|dp|reg_file|rf[11][0][0]~q )) # (!\cpu|dp|seg_if_id|InstrD [18]))) # (!\cpu|dp|reg_file|Mux47~4_combout  & (\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|reg_file|rf[10][0][0]~q 
// )))

	.dataa(\cpu|dp|reg_file|Mux47~4_combout ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[10][0][0]~q ),
	.datad(\cpu|dp|reg_file|rf[11][0][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux47~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux47~5 .lut_mask = 16'hEA62;
defparam \cpu|dp|reg_file|Mux47~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux47~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux47~7_combout  = (\cpu|dp|reg_file|Mux47~6_combout  & ((\cpu|dp|reg_file|rf[14][0][0]~q ) # ((!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout )))) # (!\cpu|dp|reg_file|Mux47~6_combout  & (((\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & 
// \cpu|dp|reg_file|Mux47~5_combout ))))

	.dataa(\cpu|dp|reg_file|rf[14][0][0]~q ),
	.datab(\cpu|dp|reg_file|Mux47~6_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datad(\cpu|dp|reg_file|Mux47~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux47~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux47~7 .lut_mask = 16'hBC8C;
defparam \cpu|dp|reg_file|Mux47~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N22
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[3][2]~50 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[3][2]~50_combout  = (\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|seg_if_id|InstrD [20] & \cpu|dp|seg_if_id|InstrD [18]))

	.dataa(\cpu|dp|seg_if_id|InstrD [19]),
	.datab(gnd),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|seg_if_id|InstrD [18]),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[3][2]~50 .lut_mask = 16'hA000;
defparam \cpu|dp|seg_id_ex|RD1E[3][2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N11
dffeas \cpu|dp|seg_id_ex|RD1E[0][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[0][0]~8_combout ),
	.asdata(\cpu|dp|reg_file|Mux47~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[0][0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N8
cycloneiv_lcell_comb \instr_mem|RAM~16 (
// Equation(s):
// \instr_mem|RAM~16_combout  = (!\cpu|pcu|pcreg|q [6] & (\cpu|pcu|pcreg|q [3] & (!\cpu|pcu|pcreg|q [5] & !\cpu|pcu|pcreg|q [4])))

	.dataa(\cpu|pcu|pcreg|q [6]),
	.datab(\cpu|pcu|pcreg|q [3]),
	.datac(\cpu|pcu|pcreg|q [5]),
	.datad(\cpu|pcu|pcreg|q [4]),
	.cin(gnd),
	.combout(\instr_mem|RAM~16_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~16 .lut_mask = 16'h0004;
defparam \instr_mem|RAM~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N12
cycloneiv_lcell_comb \instr_mem|RAM~37 (
// Equation(s):
// \instr_mem|RAM~37_combout  = (\cpu|pcu|pcreg|q [2] & (((!\cpu|pcu|pcreg|q [5] & !\cpu|pcu|pcreg|q [3])))) # (!\cpu|pcu|pcreg|q [2] & (\cpu|pcu|pcreg|q [4] & (\cpu|pcu|pcreg|q [5] & \cpu|pcu|pcreg|q [3])))

	.dataa(\cpu|pcu|pcreg|q [2]),
	.datab(\cpu|pcu|pcreg|q [4]),
	.datac(\cpu|pcu|pcreg|q [5]),
	.datad(\cpu|pcu|pcreg|q [3]),
	.cin(gnd),
	.combout(\instr_mem|RAM~37_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~37 .lut_mask = 16'h400A;
defparam \instr_mem|RAM~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N6
cycloneiv_lcell_comb \instr_mem|RAM~38 (
// Equation(s):
// \instr_mem|RAM~38_combout  = (\cpu|pcu|pcreg|q [2] & ((\instr_mem|RAM~16_combout ) # ((\cpu|pcu|pcreg|q [6] & \instr_mem|RAM~37_combout )))) # (!\cpu|pcu|pcreg|q [2] & (((\cpu|pcu|pcreg|q [6] & \instr_mem|RAM~37_combout ))))

	.dataa(\cpu|pcu|pcreg|q [2]),
	.datab(\instr_mem|RAM~16_combout ),
	.datac(\cpu|pcu|pcreg|q [6]),
	.datad(\instr_mem|RAM~37_combout ),
	.cin(gnd),
	.combout(\instr_mem|RAM~38_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~38 .lut_mask = 16'hF888;
defparam \instr_mem|RAM~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N0
cycloneiv_lcell_comb \instr_mem|RAM~51 (
// Equation(s):
// \instr_mem|RAM~51_combout  = (!\cpu|pcu|pcreg|q [7] & (!\cpu|pcu|pcreg|q [8] & \instr_mem|RAM~38_combout ))

	.dataa(gnd),
	.datab(\cpu|pcu|pcreg|q [7]),
	.datac(\cpu|pcu|pcreg|q [8]),
	.datad(\instr_mem|RAM~38_combout ),
	.cin(gnd),
	.combout(\instr_mem|RAM~51_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~51 .lut_mask = 16'h0300;
defparam \instr_mem|RAM~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N1
dffeas \cpu|dp|seg_if_id|InstrD[26] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\instr_mem|RAM~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_if_id|InstrD [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_if_id|InstrD[26] .is_wysiwyg = "true";
defparam \cpu|dp|seg_if_id|InstrD[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N18
cycloneiv_lcell_comb \cpu|cn|VSIFlag[1]~0 (
// Equation(s):
// \cpu|cn|VSIFlag[1]~0_combout  = (\cpu|dp|seg_if_id|InstrD [26] & ((\cpu|dp|seg_if_id|InstrD [30]) # (\cpu|dp|seg_if_id|InstrD [31])))

	.dataa(gnd),
	.datab(\cpu|dp|seg_if_id|InstrD [30]),
	.datac(\cpu|dp|seg_if_id|InstrD [31]),
	.datad(\cpu|dp|seg_if_id|InstrD [26]),
	.cin(gnd),
	.combout(\cpu|cn|VSIFlag[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cn|VSIFlag[1]~0 .lut_mask = 16'hFC00;
defparam \cpu|cn|VSIFlag[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y40_N19
dffeas \cpu|dp|seg_id_ex|VSIFlagE[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|cn|VSIFlag[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|VSIFlagE[1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|VSIFlagE[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y40_N22
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[0]~31 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[0]~31_combout  = (\cpu|dp|seg_id_ex|VSIFlagE [1] & (((\cpu|dp|seg_id_ex|ImmE [0])))) # (!\cpu|dp|seg_id_ex|VSIFlagE [1] & (\cpu|dp|seg_id_ex|RD2E[0][0]~q  & ((!\cpu|dp|seg_id_ex|VSIFlagE [0]))))

	.dataa(\cpu|dp|seg_id_ex|RD2E[0][0]~q ),
	.datab(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datac(\cpu|dp|seg_id_ex|ImmE [0]),
	.datad(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[0]~31 .lut_mask = 16'hC0E2;
defparam \cpu|dp|alu_lanes|mux3_1|y[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y38_N29
dffeas \cpu|dp|seg_if_id|InstrD[15] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\instr_mem|RAM~49_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_if_id|InstrD [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_if_id|InstrD[15] .is_wysiwyg = "true";
defparam \cpu|dp|seg_if_id|InstrD[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N6
cycloneiv_lcell_comb \cpu|dp|ra2mux|y[2]~0 (
// Equation(s):
// \cpu|dp|ra2mux|y[2]~0_combout  = (\cpu|cn|MemWrite~0_combout  & ((\cpu|dp|seg_if_id|InstrD [19]))) # (!\cpu|cn|MemWrite~0_combout  & (\cpu|dp|seg_if_id|InstrD [15]))

	.dataa(\cpu|cn|MemWrite~0_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_if_id|InstrD [15]),
	.datad(\cpu|dp|seg_if_id|InstrD [19]),
	.cin(gnd),
	.combout(\cpu|dp|ra2mux|y[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|ra2mux|y[2]~0 .lut_mask = 16'hFA50;
defparam \cpu|dp|ra2mux|y[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N16
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RA2E[2]~feeder (
// Equation(s):
// \cpu|dp|seg_id_ex|RA2E[2]~feeder_combout  = \cpu|dp|ra2mux|y[2]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|ra2mux|y[2]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RA2E[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RA2E[2]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|dp|seg_id_ex|RA2E[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N17
dffeas \cpu|dp|seg_id_ex|RA2E[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RA2E[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RA2E [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RA2E[2] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RA2E[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N12
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[7]~6 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[7]~6_combout  = (!\cpu|dp|seg_id_ex|RA2E [2] & (\cpu|dp|seg_id_ex|VSIFlagE [0] & !\cpu|dp|seg_id_ex|VSIFlagE [1]))

	.dataa(\cpu|dp|seg_id_ex|RA2E [2]),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datad(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[7]~6 .lut_mask = 16'h0050;
defparam \cpu|dp|alu_lanes|mux3_1|y[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y38_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~27 (
// Equation(s):
// \cpu|dp|reg_file|rf~27_combout  = (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10  & ((\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & 
// (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11 )) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & ((\cpu|dp|reg_file|rf~17_combout )))))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11 ),
	.datad(\cpu|dp|reg_file|rf~17_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~27 .lut_mask = 16'h1504;
defparam \cpu|dp|reg_file|rf~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y38_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~28 (
// Equation(s):
// \cpu|dp|reg_file|rf~28_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ) # (((!\cpu|dp|reg_file|always0~0_combout  & \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 )) # 
// (!\cpu|dp|reg_file|rf~27_combout ))

	.dataa(\cpu|dp|reg_file|always0~0_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datad(\cpu|dp|reg_file|rf~27_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~28 .lut_mask = 16'hF4FF;
defparam \cpu|dp|reg_file|rf~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y40_N12
cycloneiv_lcell_comb \cpu|dp|ra2mux|y[1]~1 (
// Equation(s):
// \cpu|dp|ra2mux|y[1]~1_combout  = (\cpu|dp|seg_if_id|InstrD [31] & (!\cpu|dp|seg_if_id|InstrD [30] & (\cpu|dp|seg_if_id|InstrD [29] & \cpu|dp|seg_if_id|InstrD [22])))

	.dataa(\cpu|dp|seg_if_id|InstrD [31]),
	.datab(\cpu|dp|seg_if_id|InstrD [30]),
	.datac(\cpu|dp|seg_if_id|InstrD [29]),
	.datad(\cpu|dp|seg_if_id|InstrD [22]),
	.cin(gnd),
	.combout(\cpu|dp|ra2mux|y[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|ra2mux|y[1]~1 .lut_mask = 16'h2000;
defparam \cpu|dp|ra2mux|y[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N3
dffeas \cpu|dp|seg_if_id|InstrD[16] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\instr_mem|RAM~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_if_id|InstrD [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_if_id|InstrD[16] .is_wysiwyg = "true";
defparam \cpu|dp|seg_if_id|InstrD[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N20
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD2E[2][1]~2 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD2E[2][1]~2_combout  = (\cpu|dp|seg_if_id|InstrD [16] & ((\cpu|dp|seg_if_id|InstrD [30]) # ((!\cpu|dp|seg_if_id|InstrD [29]) # (!\cpu|dp|seg_if_id|InstrD [31]))))

	.dataa(\cpu|dp|seg_if_id|InstrD [30]),
	.datab(\cpu|dp|seg_if_id|InstrD [31]),
	.datac(\cpu|dp|seg_if_id|InstrD [16]),
	.datad(\cpu|dp|seg_if_id|InstrD [29]),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD2E[2][1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[2][1]~2 .lut_mask = 16'hB0F0;
defparam \cpu|dp|seg_id_ex|RD2E[2][1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N26
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD2E[2][1]~3 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  = (\cpu|dp|seg_mem_wb|VSIFlagW [0]) # ((!\cpu|dp|ra2mux|y[2]~0_combout  & (!\cpu|dp|ra2mux|y[1]~1_combout  & !\cpu|dp|seg_id_ex|RD2E[2][1]~2_combout )))

	.dataa(\cpu|dp|ra2mux|y[2]~0_combout ),
	.datab(\cpu|dp|seg_mem_wb|VSIFlagW [0]),
	.datac(\cpu|dp|ra2mux|y[1]~1_combout ),
	.datad(\cpu|dp|seg_id_ex|RD2E[2][1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[2][1]~3 .lut_mask = 16'hCCCD;
defparam \cpu|dp|seg_id_ex|RD2E[2][1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][2][0]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][2][0]~0_combout  = (\cpu|dp|reg_file|always0~0_combout  & (\cpu|dp|reg_file|rf[8][0][0]~0_combout )) # (!\cpu|dp|reg_file|always0~0_combout  & ((\cpu|dp|reg_file|rf[4][2][0]~0_combout )))

	.dataa(\cpu|dp|reg_file|always0~0_combout ),
	.datab(\cpu|dp|reg_file|rf[8][0][0]~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[4][2][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][2][0]~0 .lut_mask = 16'hDD88;
defparam \cpu|dp|reg_file|rf[0][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y40_N21
dffeas \cpu|dp|seg_id_ex|ALUControlE[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_if_id|InstrD [29]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|ALUControlE[2] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|ALUControlE[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][1][7]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][1][7]~0_combout  = (\cpu|dp|reg_file|always0~0_combout  & (\cpu|dp|reg_file|rf[8][0][7]~0_combout )) # (!\cpu|dp|reg_file|always0~0_combout  & ((\cpu|dp|reg_file|rf[8][1][7]~0_combout )))

	.dataa(\cpu|dp|reg_file|rf[8][0][7]~0_combout ),
	.datab(\cpu|dp|reg_file|always0~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][1][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][1][7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][1][7]~0 .lut_mask = 16'hBB88;
defparam \cpu|dp|reg_file|rf[0][1][7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~29 (
// Equation(s):
// \cpu|dp|reg_file|rf~29_combout  = (\cpu|dp|reg_file|rf~17_combout  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & 
// !\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10 )))

	.dataa(\cpu|dp|reg_file|rf~17_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~29 .lut_mask = 16'h0002;
defparam \cpu|dp|reg_file|rf~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~223 (
// Equation(s):
// \cpu|dp|reg_file|rf~223_combout  = (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & \cpu|dp|reg_file|always0~0_combout ))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|always0~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~223_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~223 .lut_mask = 16'h1100;
defparam \cpu|dp|reg_file|rf~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~224 (
// Equation(s):
// \cpu|dp|reg_file|rf~224_combout  = (!\cpu|dp|reg_file|rf~29_combout  & ((\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10 ) # ((!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11 ) # 
// (!\cpu|dp|reg_file|rf~223_combout ))))

	.dataa(\cpu|dp|reg_file|rf~29_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10 ),
	.datac(\cpu|dp|reg_file|rf~223_combout ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~224_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~224 .lut_mask = 16'h4555;
defparam \cpu|dp|reg_file|rf~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|Decoder0~4 (
// Equation(s):
// \cpu|dp|reg_file|Decoder0~4_combout  = (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a4  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a3  & \cpu|dp|reg_file|Decoder0~0_combout ))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a4 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a3 ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Decoder0~4 .lut_mask = 16'h1100;
defparam \cpu|dp|reg_file|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][1][6]~1 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][1][6]~1_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11  & !\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10 )

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11 ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][1][6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][1][6]~1 .lut_mask = 16'h00AA;
defparam \cpu|dp|reg_file|rf[0][1][6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][1][6]~2 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][1][6]~2_combout  = (\cpu|dp|reg_file|Decoder0~4_combout ) # ((\cpu|dp|reg_file|rf~29_combout ) # ((\cpu|dp|reg_file|rf[0][1][6]~1_combout  & \cpu|dp|reg_file|rf~223_combout )))

	.dataa(\cpu|dp|reg_file|Decoder0~4_combout ),
	.datab(\cpu|dp|reg_file|rf[0][1][6]~1_combout ),
	.datac(\cpu|dp|reg_file|rf~29_combout ),
	.datad(\cpu|dp|reg_file|rf~223_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][1][6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][1][6]~2 .lut_mask = 16'hFEFA;
defparam \cpu|dp|reg_file|rf[0][1][6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N11
dffeas \cpu|dp|reg_file|rf[0][1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[0][1][7]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[2][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~224_combout ),
	.ena(\cpu|dp|reg_file|rf[0][1][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][1][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~392 (
// Equation(s):
// \cpu|dp|reg_file|rf~392_combout  = (\cpu|dp|reg_file|rf~18_combout  & ((\cpu|dp|reg_file|rf[8][1][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~18_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][0]~q ))

	.dataa(\cpu|dp|reg_file|rf~18_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][0]~q ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][1][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~392_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~392 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N5
dffeas \cpu|dp|reg_file|rf[12][1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~392_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][1][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y42_N3
dffeas \cpu|dp|reg_file|rf[8][1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[8][1][7]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[2][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~20_combout ),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][1][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[1][7]~112 (
// Equation(s):
// \cpu|dp|reg_file|RD2[1][7]~112_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[12][1][7]~q )) # (!\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[8][1][7]~q )))

	.dataa(\cpu|dp|reg_file|rf[12][1][7]~q ),
	.datab(\cpu|dp|ra2mux|y[2]~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][1][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[1][7]~112_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[1][7]~112 .lut_mask = 16'hBB88;
defparam \cpu|dp|reg_file|RD2[1][7]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~385 (
// Equation(s):
// \cpu|dp|reg_file|rf~385_combout  = (\cpu|dp|reg_file|rf~25_combout  & ((\cpu|dp|reg_file|rf[8][1][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~25_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][0]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][0]~q ),
	.datac(\cpu|dp|reg_file|rf~25_combout ),
	.datad(\cpu|dp|reg_file|rf[8][1][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~385_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~385 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y43_N19
dffeas \cpu|dp|reg_file|rf[6][1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~385_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][1][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N0
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD2E[2][1]~0 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  = (\cpu|cn|MemWrite~0_combout  & (\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|seg_if_id|InstrD [22]))) # (!\cpu|cn|MemWrite~0_combout  & (((\cpu|dp|seg_if_id|InstrD [16]))))

	.dataa(\cpu|dp|ra2mux|y[2]~0_combout ),
	.datab(\cpu|dp|seg_if_id|InstrD [22]),
	.datac(\cpu|dp|seg_if_id|InstrD [16]),
	.datad(\cpu|cn|MemWrite~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[2][1]~0 .lut_mask = 16'h88F0;
defparam \cpu|dp|seg_id_ex|RD2E[2][1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N14
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD2E[2][1]~1 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  = (\cpu|cn|MemWrite~0_combout  & (((\cpu|dp|seg_if_id|InstrD [19])))) # (!\cpu|cn|MemWrite~0_combout  & (!\cpu|dp|seg_if_id|InstrD [16] & ((\cpu|dp|seg_if_id|InstrD [15]))))

	.dataa(\cpu|dp|seg_if_id|InstrD [16]),
	.datab(\cpu|dp|seg_if_id|InstrD [19]),
	.datac(\cpu|dp|seg_if_id|InstrD [15]),
	.datad(\cpu|cn|MemWrite~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[2][1]~1 .lut_mask = 16'hCC50;
defparam \cpu|dp|seg_id_ex|RD2E[2][1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~386 (
// Equation(s):
// \cpu|dp|reg_file|rf~386_combout  = (\cpu|dp|reg_file|rf~21_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][0]~q )) # (!\cpu|dp|reg_file|rf~21_combout  & ((\cpu|dp|reg_file|rf[8][1][7]~0_combout )))

	.dataa(\cpu|dp|reg_file|rf~21_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[2][0]~q ),
	.datad(\cpu|dp|reg_file|rf[8][1][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~386_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~386 .lut_mask = 16'hF5A0;
defparam \cpu|dp|reg_file|rf~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N23
dffeas \cpu|dp|reg_file|rf[4][1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~386_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][1][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[1][7]~113 (
// Equation(s):
// \cpu|dp|reg_file|RD2[1][7]~113_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ) # (\cpu|dp|reg_file|rf[4][1][7]~q )))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (\cpu|dp|reg_file|rf[2][1][7]~q  & 
// (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout )))

	.dataa(\cpu|dp|reg_file|rf[2][1][7]~q ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datad(\cpu|dp|reg_file|rf[4][1][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[1][7]~113_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[1][7]~113 .lut_mask = 16'hCEC2;
defparam \cpu|dp|reg_file|RD2[1][7]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[1][7]~114 (
// Equation(s):
// \cpu|dp|reg_file|RD2[1][7]~114_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & ((\cpu|dp|reg_file|RD2[1][7]~113_combout  & ((\cpu|dp|reg_file|rf[6][1][7]~q ))) # (!\cpu|dp|reg_file|RD2[1][7]~113_combout  & (\cpu|dp|reg_file|RD2[1][7]~112_combout 
// )))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (((\cpu|dp|reg_file|RD2[1][7]~113_combout ))))

	.dataa(\cpu|dp|reg_file|RD2[1][7]~112_combout ),
	.datab(\cpu|dp|reg_file|rf[6][1][7]~q ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datad(\cpu|dp|reg_file|RD2[1][7]~113_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[1][7]~114_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[1][7]~114 .lut_mask = 16'hCFA0;
defparam \cpu|dp|reg_file|RD2[1][7]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[1][7]~115 (
// Equation(s):
// \cpu|dp|reg_file|RD2[1][7]~115_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|rf[0][1][7]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|RD2[1][7]~114_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.datac(\cpu|dp|reg_file|rf[0][1][7]~q ),
	.datad(\cpu|dp|reg_file|RD2[1][7]~114_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[1][7]~115_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[1][7]~115 .lut_mask = 16'hF3C0;
defparam \cpu|dp|reg_file|RD2[1][7]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N19
dffeas \cpu|dp|seg_id_ex|RD2E[1][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[1][7]~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[1][7] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y40_N13
dffeas \cpu|dp|seg_id_ex|RA2E[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|ra2mux|y[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RA2E [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RA2E[1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RA2E[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N0
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_3|y[7]~6 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_3|y[7]~6_combout  = (!\cpu|dp|seg_id_ex|VSIFlagE [0] & (!\cpu|dp|seg_id_ex|VSIFlagE [1] & \cpu|dp|seg_id_ex|RD2E[2][7]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datac(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datad(\cpu|dp|seg_id_ex|RD2E[2][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_3|y[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_3|y[7]~6 .lut_mask = 16'h0300;
defparam \cpu|dp|alu_lanes|mux3_3|y[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N14
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Add0~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Add0~0_combout  = \cpu|dp|seg_id_ex|ALUControlE [2] $ (((\cpu|dp|alu_lanes|mux3_3|y[7]~6_combout ) # (!\cpu|dp|alu_lanes|mux3_1|y[7]~8_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[7]~8_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_3|y[7]~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Add0~0 .lut_mask = 16'h33C3;
defparam \cpu|dp|alu_lanes|alu3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y40_N17
dffeas \cpu|dp|seg_id_ex|ImmE[6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_if_id|InstrD [15]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|ImmE [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|ImmE[6] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|ImmE[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y38_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~236 (
// Equation(s):
// \cpu|dp|reg_file|rf~236_combout  = (!\cpu|dp|reg_file|always0~0_combout  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a6  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11  & 
// !\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10 )))

	.dataa(\cpu|dp|reg_file|always0~0_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a6 ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11 ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~236_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~236 .lut_mask = 16'h0040;
defparam \cpu|dp|reg_file|rf~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~248 (
// Equation(s):
// \cpu|dp|reg_file|rf~248_combout  = (\cpu|dp|reg_file|rf~236_combout  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (\cpu|dp|reg_file|rf[0][4][6]~0_combout  & 
// !\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 )))

	.dataa(\cpu|dp|reg_file|rf~236_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datac(\cpu|dp|reg_file|rf[0][4][6]~0_combout ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~248_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~248 .lut_mask = 16'h0080;
defparam \cpu|dp|reg_file|rf~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N29
dffeas \cpu|dp|reg_file|rf[5][4][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~248_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][4][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~73 (
// Equation(s):
// \cpu|dp|reg_file|rf~73_combout  = (!\cpu|dp|reg_file|rf~21_combout  & \cpu|dp|reg_file|rf[0][4][6]~0_combout )

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~21_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[0][4][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~73 .lut_mask = 16'h3300;
defparam \cpu|dp|reg_file|rf~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N17
dffeas \cpu|dp|reg_file|rf[4][4][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][4][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~77 (
// Equation(s):
// \cpu|dp|reg_file|rf~77_combout  = (\cpu|dp|reg_file|rf~25_combout  & \cpu|dp|reg_file|rf[0][4][6]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~25_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~77 .lut_mask = 16'hF000;
defparam \cpu|dp|reg_file|rf~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N17
dffeas \cpu|dp|reg_file|rf[6][4][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][4][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux9~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux9~2_combout  = (\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|seg_if_id|InstrD [18])) # (!\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|rf[6][4][6]~q ))) # (!\cpu|dp|seg_if_id|InstrD [18] & 
// (\cpu|dp|reg_file|rf[4][4][6]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[4][4][6]~q ),
	.datad(\cpu|dp|reg_file|rf[6][4][6]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux9~2 .lut_mask = 16'hDC98;
defparam \cpu|dp|reg_file|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~249 (
// Equation(s):
// \cpu|dp|reg_file|rf~249_combout  = (\cpu|dp|reg_file|rf~52_combout  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (\cpu|dp|reg_file|rf[0][4][6]~0_combout  & 
// \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 )))

	.dataa(\cpu|dp|reg_file|rf~52_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datac(\cpu|dp|reg_file|rf[0][4][6]~0_combout ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~249_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~249 .lut_mask = 16'h2000;
defparam \cpu|dp|reg_file|rf~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N11
dffeas \cpu|dp|reg_file|rf[7][4][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~249_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][4][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux9~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux9~3_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|Mux9~2_combout  & ((\cpu|dp|reg_file|rf[7][4][6]~q ))) # (!\cpu|dp|reg_file|Mux9~2_combout  & (\cpu|dp|reg_file|rf[5][4][6]~q )))) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// (((\cpu|dp|reg_file|Mux9~2_combout ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|reg_file|rf[5][4][6]~q ),
	.datac(\cpu|dp|reg_file|Mux9~2_combout ),
	.datad(\cpu|dp|reg_file|rf[7][4][6]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux9~3 .lut_mask = 16'hF858;
defparam \cpu|dp|reg_file|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~76 (
// Equation(s):
// \cpu|dp|reg_file|rf~76_combout  = (\cpu|dp|reg_file|rf~23_combout  & \cpu|dp|reg_file|rf[0][4][6]~0_combout )

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~23_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[0][4][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~76 .lut_mask = 16'hCC00;
defparam \cpu|dp|reg_file|rf~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N25
dffeas \cpu|dp|reg_file|rf[2][4][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][4][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~247 (
// Equation(s):
// \cpu|dp|reg_file|rf~247_combout  = (\cpu|dp|reg_file|rf~52_combout  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (\cpu|dp|reg_file|rf[0][4][6]~0_combout  & 
// !\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 )))

	.dataa(\cpu|dp|reg_file|rf~52_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datac(\cpu|dp|reg_file|rf[0][4][6]~0_combout ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~247_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~247 .lut_mask = 16'h0020;
defparam \cpu|dp|reg_file|rf~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N29
dffeas \cpu|dp|reg_file|rf[3][4][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~247_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][4][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~246 (
// Equation(s):
// \cpu|dp|reg_file|rf~246_combout  = (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (\cpu|dp|reg_file|rf~236_combout  & 
// \cpu|dp|reg_file|rf[0][4][6]~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datac(\cpu|dp|reg_file|rf~236_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~246_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~246 .lut_mask = 16'h1000;
defparam \cpu|dp|reg_file|rf~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N9
dffeas \cpu|dp|reg_file|rf[1][4][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~246_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][4][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux9~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux9~0_combout  = (\cpu|dp|seg_if_id|InstrD [20] & (((\cpu|dp|reg_file|rf[1][4][6]~q ) # (\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|reg_file|rf[0][4][6]~q  & ((!\cpu|dp|seg_if_id|InstrD [18]))))

	.dataa(\cpu|dp|reg_file|rf[0][4][6]~q ),
	.datab(\cpu|dp|reg_file|rf[1][4][6]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|seg_if_id|InstrD [18]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux9~0 .lut_mask = 16'hF0CA;
defparam \cpu|dp|reg_file|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux9~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux9~1_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux9~0_combout  & ((\cpu|dp|reg_file|rf[3][4][6]~q ))) # (!\cpu|dp|reg_file|Mux9~0_combout  & (\cpu|dp|reg_file|rf[2][4][6]~q )))) # (!\cpu|dp|seg_if_id|InstrD [18] & 
// (((\cpu|dp|reg_file|Mux9~0_combout ))))

	.dataa(\cpu|dp|reg_file|rf[2][4][6]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[3][4][6]~q ),
	.datad(\cpu|dp|reg_file|Mux9~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux9~1 .lut_mask = 16'hF388;
defparam \cpu|dp|reg_file|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N4
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[4][6]~38 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[4][6]~38_combout  = (\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux9~3_combout )) # (!\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux9~1_combout )))

	.dataa(\cpu|dp|seg_if_id|InstrD [19]),
	.datab(\cpu|dp|reg_file|Mux9~3_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Mux9~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[4][6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[4][6]~38 .lut_mask = 16'hDD88;
defparam \cpu|dp|seg_id_ex|RD1E[4][6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~250 (
// Equation(s):
// \cpu|dp|reg_file|rf~250_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (\cpu|dp|reg_file|rf~236_combout  & 
// \cpu|dp|reg_file|rf[0][4][6]~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datac(\cpu|dp|reg_file|rf~236_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~250_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~250 .lut_mask = 16'h8000;
defparam \cpu|dp|reg_file|rf~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N21
dffeas \cpu|dp|reg_file|rf[13][4][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~250_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][4][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~254 (
// Equation(s):
// \cpu|dp|reg_file|rf~254_combout  = (\cpu|dp|reg_file|rf~63_combout  & \cpu|dp|reg_file|rf[0][4][6]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~63_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~254_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~254 .lut_mask = 16'hF000;
defparam \cpu|dp|reg_file|rf~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N25
dffeas \cpu|dp|reg_file|rf[14][4][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~254_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][4][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~253 (
// Equation(s):
// \cpu|dp|reg_file|rf~253_combout  = (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (\cpu|dp|reg_file|rf~52_combout  & 
// \cpu|dp|reg_file|rf[0][4][6]~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datac(\cpu|dp|reg_file|rf~52_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~253_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~253 .lut_mask = 16'h4000;
defparam \cpu|dp|reg_file|rf~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N27
dffeas \cpu|dp|reg_file|rf[11][4][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~253_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][4][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~252 (
// Equation(s):
// \cpu|dp|reg_file|rf~252_combout  = (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (\cpu|dp|reg_file|rf~236_combout  & 
// \cpu|dp|reg_file|rf[0][4][6]~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datac(\cpu|dp|reg_file|rf~236_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~252_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~252 .lut_mask = 16'h4000;
defparam \cpu|dp|reg_file|rf~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N31
dffeas \cpu|dp|reg_file|rf[9][4][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~252_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][4][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~75 (
// Equation(s):
// \cpu|dp|reg_file|rf~75_combout  = (!\cpu|dp|reg_file|rf~20_combout  & \cpu|dp|reg_file|rf[0][4][6]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~20_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~75 .lut_mask = 16'h0F00;
defparam \cpu|dp|reg_file|rf~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N1
dffeas \cpu|dp|reg_file|rf[8][4][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][4][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux9~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux9~4_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (((\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|reg_file|rf[9][4][6]~q )) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// ((\cpu|dp|reg_file|rf[8][4][6]~q )))))

	.dataa(\cpu|dp|reg_file|rf[9][4][6]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[8][4][6]~q ),
	.datad(\cpu|dp|seg_if_id|InstrD [20]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux9~4 .lut_mask = 16'hEE30;
defparam \cpu|dp|reg_file|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~251 (
// Equation(s):
// \cpu|dp|reg_file|rf~251_combout  = (\cpu|dp|reg_file|rf~56_combout  & \cpu|dp|reg_file|rf[0][4][6]~0_combout )

	.dataa(\cpu|dp|reg_file|rf~56_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[0][4][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~251_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~251 .lut_mask = 16'hAA00;
defparam \cpu|dp|reg_file|rf~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N9
dffeas \cpu|dp|reg_file|rf[10][4][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~251_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][4][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux9~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux9~5_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux9~4_combout  & (\cpu|dp|reg_file|rf[11][4][6]~q )) # (!\cpu|dp|reg_file|Mux9~4_combout  & ((\cpu|dp|reg_file|rf[10][4][6]~q ))))) # (!\cpu|dp|seg_if_id|InstrD [18] & 
// (((\cpu|dp|reg_file|Mux9~4_combout ))))

	.dataa(\cpu|dp|reg_file|rf[11][4][6]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|Mux9~4_combout ),
	.datad(\cpu|dp|reg_file|rf[10][4][6]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux9~5 .lut_mask = 16'hBCB0;
defparam \cpu|dp|reg_file|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~74 (
// Equation(s):
// \cpu|dp|reg_file|rf~74_combout  = (\cpu|dp|reg_file|rf~18_combout  & \cpu|dp|reg_file|rf[0][4][6]~0_combout )

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~18_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[0][4][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~74 .lut_mask = 16'hCC00;
defparam \cpu|dp|reg_file|rf~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N19
dffeas \cpu|dp|reg_file|rf[12][4][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][4][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux9~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux9~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout )) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (\cpu|dp|reg_file|Mux9~5_combout )) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|reg_file|rf[12][4][6]~q )))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datac(\cpu|dp|reg_file|Mux9~5_combout ),
	.datad(\cpu|dp|reg_file|rf[12][4][6]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux9~6 .lut_mask = 16'hD9C8;
defparam \cpu|dp|reg_file|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux9~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux9~7_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|reg_file|Mux9~6_combout  & ((\cpu|dp|reg_file|rf[14][4][6]~q ))) # (!\cpu|dp|reg_file|Mux9~6_combout  & (\cpu|dp|reg_file|rf[13][4][6]~q )))) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((\cpu|dp|reg_file|Mux9~6_combout ))))

	.dataa(\cpu|dp|reg_file|rf[13][4][6]~q ),
	.datab(\cpu|dp|reg_file|rf[14][4][6]~q ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datad(\cpu|dp|reg_file|Mux9~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux9~7 .lut_mask = 16'hCFA0;
defparam \cpu|dp|reg_file|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N5
dffeas \cpu|dp|seg_id_ex|RD1E[4][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[4][6]~38_combout ),
	.asdata(\cpu|dp|reg_file|Mux9~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[4][6] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N24
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_5|y[6]~7 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_5|y[6]~7_combout  = (!\cpu|dp|seg_id_ex|VSIFlagE [0] & (\cpu|dp|seg_id_ex|RD2E[4][6]~q  & !\cpu|dp|seg_id_ex|VSIFlagE [1]))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datac(\cpu|dp|seg_id_ex|RD2E[4][6]~q ),
	.datad(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_5|y[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_5|y[6]~7 .lut_mask = 16'h0030;
defparam \cpu|dp|alu_lanes|mux3_5|y[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N8
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Add0~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Add0~1_combout  = \cpu|dp|seg_id_ex|ALUControlE [2] $ (((\cpu|dp|alu_lanes|mux3_5|y[6]~7_combout ) # (!\cpu|dp|alu_lanes|mux3_1|y[6]~42_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|alu_lanes|mux3_5|y[6]~7_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[6]~42_combout ),
	.datad(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Add0~1 .lut_mask = 16'h30CF;
defparam \cpu|dp|alu_lanes|alu5|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N8
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux5~11 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux5~11_combout  = (\cpu|dp|seg_id_ex|ALUControlE [2] & (!\cpu|dp|seg_id_ex|ALUControlE [1])) # (!\cpu|dp|seg_id_ex|ALUControlE [2] & ((\cpu|dp|seg_id_ex|ALUControlE [1]) # (\cpu|dp|seg_id_ex|ALUControlE [0])))

	.dataa(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datab(\cpu|dp|seg_id_ex|ALUControlE [1]),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux5~11 .lut_mask = 16'h7676;
defparam \cpu|dp|alu_lanes|alu1|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N2
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|Equal0~0 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|Equal0~0_combout  = (\cpu|dp|seg_id_ex|VSIFlagE [1]) # (\cpu|dp|seg_id_ex|VSIFlagE [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datad(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|Equal0~0 .lut_mask = 16'hFFF0;
defparam \cpu|dp|alu_lanes|mux3_1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N12
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Add0~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Add0~3_combout  = \cpu|dp|seg_id_ex|ALUControlE [2] $ (((\cpu|dp|alu_lanes|mux3_1|y[4]~17_combout ) # ((!\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout  & \cpu|dp|seg_id_ex|RD2E[4][4]~q ))))

	.dataa(\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout ),
	.datab(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[4]~17_combout ),
	.datad(\cpu|dp|seg_id_ex|RD2E[4][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Add0~3 .lut_mask = 16'h393C;
defparam \cpu|dp|alu_lanes|alu5|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~117 (
// Equation(s):
// \cpu|dp|reg_file|rf~117_combout  = (!\cpu|dp|reg_file|rf~21_combout  & \cpu|dp|reg_file|rf[0][4][4]~0_combout )

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~21_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[0][4][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~117_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~117 .lut_mask = 16'h3300;
defparam \cpu|dp|reg_file|rf~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y42_N9
dffeas \cpu|dp|reg_file|rf[4][4][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~117_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][4][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~121 (
// Equation(s):
// \cpu|dp|reg_file|rf~121_combout  = (\cpu|dp|reg_file|rf~25_combout  & \cpu|dp|reg_file|rf[0][4][4]~0_combout )

	.dataa(\cpu|dp|reg_file|rf~25_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[0][4][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~121_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~121 .lut_mask = 16'hAA00;
defparam \cpu|dp|reg_file|rf~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y43_N17
dffeas \cpu|dp|reg_file|rf[6][4][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~121_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][4][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux11~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux11~2_combout  = (\cpu|dp|seg_if_id|InstrD [20] & (((\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|rf[6][4][4]~q ))) # (!\cpu|dp|seg_if_id|InstrD [18] & 
// (\cpu|dp|reg_file|rf[4][4][4]~q ))))

	.dataa(\cpu|dp|reg_file|rf[4][4][4]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[6][4][4]~q ),
	.datad(\cpu|dp|seg_if_id|InstrD [18]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux11~2 .lut_mask = 16'hFC22;
defparam \cpu|dp|reg_file|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~267 (
// Equation(s):
// \cpu|dp|reg_file|rf~267_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (\cpu|dp|reg_file|rf~52_combout  & 
// \cpu|dp|reg_file|rf[0][4][4]~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datac(\cpu|dp|reg_file|rf~52_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~267_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~267 .lut_mask = 16'h2000;
defparam \cpu|dp|reg_file|rf~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N17
dffeas \cpu|dp|reg_file|rf[7][4][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~267_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][4][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~266 (
// Equation(s):
// \cpu|dp|reg_file|rf~266_combout  = (\cpu|dp|reg_file|rf~236_combout  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (\cpu|dp|reg_file|rf[0][4][4]~0_combout  & 
// !\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 )))

	.dataa(\cpu|dp|reg_file|rf~236_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datac(\cpu|dp|reg_file|rf[0][4][4]~0_combout ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~266_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~266 .lut_mask = 16'h0080;
defparam \cpu|dp|reg_file|rf~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N1
dffeas \cpu|dp|reg_file|rf[5][4][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~266_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][4][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux11~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux11~3_combout  = (\cpu|dp|reg_file|Mux11~2_combout  & ((\cpu|dp|reg_file|rf[7][4][4]~q ) # ((!\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|reg_file|Mux11~2_combout  & (((\cpu|dp|reg_file|rf[5][4][4]~q  & \cpu|dp|seg_if_id|InstrD 
// [20]))))

	.dataa(\cpu|dp|reg_file|Mux11~2_combout ),
	.datab(\cpu|dp|reg_file|rf[7][4][4]~q ),
	.datac(\cpu|dp|reg_file|rf[5][4][4]~q ),
	.datad(\cpu|dp|seg_if_id|InstrD [20]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux11~3 .lut_mask = 16'hD8AA;
defparam \cpu|dp|reg_file|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~265 (
// Equation(s):
// \cpu|dp|reg_file|rf~265_combout  = (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (\cpu|dp|reg_file|rf~52_combout  & 
// \cpu|dp|reg_file|rf[0][4][4]~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datac(\cpu|dp|reg_file|rf~52_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~265_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~265 .lut_mask = 16'h1000;
defparam \cpu|dp|reg_file|rf~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N19
dffeas \cpu|dp|reg_file|rf[3][4][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~265_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][4][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~120 (
// Equation(s):
// \cpu|dp|reg_file|rf~120_combout  = (\cpu|dp|reg_file|rf~23_combout  & \cpu|dp|reg_file|rf[0][4][4]~0_combout )

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~23_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[0][4][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~120_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~120 .lut_mask = 16'hCC00;
defparam \cpu|dp|reg_file|rf~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N27
dffeas \cpu|dp|reg_file|rf[2][4][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~120_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][4][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~264 (
// Equation(s):
// \cpu|dp|reg_file|rf~264_combout  = (\cpu|dp|reg_file|rf~236_combout  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & 
// \cpu|dp|reg_file|rf[0][4][4]~0_combout )))

	.dataa(\cpu|dp|reg_file|rf~236_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datad(\cpu|dp|reg_file|rf[0][4][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~264_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~264 .lut_mask = 16'h0200;
defparam \cpu|dp|reg_file|rf~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N27
dffeas \cpu|dp|reg_file|rf[1][4][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~264_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][4][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux11~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux11~0_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (((\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|reg_file|rf[1][4][4]~q )) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// ((\cpu|dp|reg_file|rf[0][4][4]~q )))))

	.dataa(\cpu|dp|reg_file|rf[1][4][4]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[0][4][4]~q ),
	.datad(\cpu|dp|seg_if_id|InstrD [20]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux11~0 .lut_mask = 16'hEE30;
defparam \cpu|dp|reg_file|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux11~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux11~1_combout  = (\cpu|dp|reg_file|Mux11~0_combout  & ((\cpu|dp|reg_file|rf[3][4][4]~q ) # ((!\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|reg_file|Mux11~0_combout  & (((\cpu|dp|reg_file|rf[2][4][4]~q  & \cpu|dp|seg_if_id|InstrD 
// [18]))))

	.dataa(\cpu|dp|reg_file|rf[3][4][4]~q ),
	.datab(\cpu|dp|reg_file|rf[2][4][4]~q ),
	.datac(\cpu|dp|reg_file|Mux11~0_combout ),
	.datad(\cpu|dp|seg_if_id|InstrD [18]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux11~1 .lut_mask = 16'hACF0;
defparam \cpu|dp|reg_file|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N26
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[4][4]~36 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[4][4]~36_combout  = (\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux11~3_combout )) # (!\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux11~1_combout )))

	.dataa(\cpu|dp|reg_file|Mux11~3_combout ),
	.datab(\cpu|dp|seg_if_id|InstrD [19]),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Mux11~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[4][4]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[4][4]~36 .lut_mask = 16'hBB88;
defparam \cpu|dp|seg_id_ex|RD1E[4][4]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~272 (
// Equation(s):
// \cpu|dp|reg_file|rf~272_combout  = (\cpu|dp|reg_file|rf~63_combout  & \cpu|dp|reg_file|rf[0][4][4]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~63_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~272_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~272 .lut_mask = 16'hF000;
defparam \cpu|dp|reg_file|rf~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y42_N25
dffeas \cpu|dp|reg_file|rf[14][4][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~272_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][4][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~268 (
// Equation(s):
// \cpu|dp|reg_file|rf~268_combout  = (\cpu|dp|reg_file|rf~236_combout  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (\cpu|dp|reg_file|rf[0][4][4]~0_combout  & 
// \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 )))

	.dataa(\cpu|dp|reg_file|rf~236_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datac(\cpu|dp|reg_file|rf[0][4][4]~0_combout ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~268_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~268 .lut_mask = 16'h8000;
defparam \cpu|dp|reg_file|rf~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N9
dffeas \cpu|dp|reg_file|rf[13][4][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~268_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][4][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~118 (
// Equation(s):
// \cpu|dp|reg_file|rf~118_combout  = (\cpu|dp|reg_file|rf~18_combout  & \cpu|dp|reg_file|rf[0][4][4]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~18_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~118_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~118 .lut_mask = 16'hF000;
defparam \cpu|dp|reg_file|rf~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N29
dffeas \cpu|dp|reg_file|rf[12][4][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~118_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][4][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~271 (
// Equation(s):
// \cpu|dp|reg_file|rf~271_combout  = (\cpu|dp|reg_file|rf~52_combout  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (\cpu|dp|reg_file|rf[0][4][4]~0_combout  & 
// \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 )))

	.dataa(\cpu|dp|reg_file|rf~52_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datac(\cpu|dp|reg_file|rf[0][4][4]~0_combout ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~271_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~271 .lut_mask = 16'h2000;
defparam \cpu|dp|reg_file|rf~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N13
dffeas \cpu|dp|reg_file|rf[11][4][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~271_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][4][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~269 (
// Equation(s):
// \cpu|dp|reg_file|rf~269_combout  = (\cpu|dp|reg_file|rf~56_combout  & \cpu|dp|reg_file|rf[0][4][4]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~56_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~269_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~269 .lut_mask = 16'hF000;
defparam \cpu|dp|reg_file|rf~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N7
dffeas \cpu|dp|reg_file|rf[10][4][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~269_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][4][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~270 (
// Equation(s):
// \cpu|dp|reg_file|rf~270_combout  = (\cpu|dp|reg_file|rf~236_combout  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & 
// \cpu|dp|reg_file|rf[0][4][4]~0_combout )))

	.dataa(\cpu|dp|reg_file|rf~236_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datad(\cpu|dp|reg_file|rf[0][4][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~270_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~270 .lut_mask = 16'h0800;
defparam \cpu|dp|reg_file|rf~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N5
dffeas \cpu|dp|reg_file|rf[9][4][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~270_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][4][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~119 (
// Equation(s):
// \cpu|dp|reg_file|rf~119_combout  = (!\cpu|dp|reg_file|rf~20_combout  & \cpu|dp|reg_file|rf[0][4][4]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~20_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~119_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~119 .lut_mask = 16'h0F00;
defparam \cpu|dp|reg_file|rf~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N15
dffeas \cpu|dp|reg_file|rf[8][4][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~119_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][4][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux11~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux11~4_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18]) # ((\cpu|dp|reg_file|rf[9][4][4]~q )))) # (!\cpu|dp|seg_if_id|InstrD [20] & (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|rf[8][4][4]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[9][4][4]~q ),
	.datad(\cpu|dp|reg_file|rf[8][4][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux11~4 .lut_mask = 16'hB9A8;
defparam \cpu|dp|reg_file|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux11~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux11~5_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux11~4_combout  & (\cpu|dp|reg_file|rf[11][4][4]~q )) # (!\cpu|dp|reg_file|Mux11~4_combout  & ((\cpu|dp|reg_file|rf[10][4][4]~q ))))) # (!\cpu|dp|seg_if_id|InstrD 
// [18] & (((\cpu|dp|reg_file|Mux11~4_combout ))))

	.dataa(\cpu|dp|reg_file|rf[11][4][4]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[10][4][4]~q ),
	.datad(\cpu|dp|reg_file|Mux11~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux11~5 .lut_mask = 16'hBBC0;
defparam \cpu|dp|reg_file|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y38_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux11~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux11~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ) # ((\cpu|dp|reg_file|Mux11~5_combout )))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  
// & (\cpu|dp|reg_file|rf[12][4][4]~q )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datac(\cpu|dp|reg_file|rf[12][4][4]~q ),
	.datad(\cpu|dp|reg_file|Mux11~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux11~6 .lut_mask = 16'hBA98;
defparam \cpu|dp|reg_file|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux11~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux11~7_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|reg_file|Mux11~6_combout  & (\cpu|dp|reg_file|rf[14][4][4]~q )) # (!\cpu|dp|reg_file|Mux11~6_combout  & ((\cpu|dp|reg_file|rf[13][4][4]~q ))))) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((\cpu|dp|reg_file|Mux11~6_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datab(\cpu|dp|reg_file|rf[14][4][4]~q ),
	.datac(\cpu|dp|reg_file|rf[13][4][4]~q ),
	.datad(\cpu|dp|reg_file|Mux11~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux11~7 .lut_mask = 16'hDDA0;
defparam \cpu|dp|reg_file|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y42_N27
dffeas \cpu|dp|seg_id_ex|RD1E[4][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[4][4]~36_combout ),
	.asdata(\cpu|dp|reg_file|Mux11~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[4][4] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~132 (
// Equation(s):
// \cpu|dp|reg_file|rf~132_combout  = (\cpu|dp|reg_file|rf[0][4][3]~0_combout  & !\cpu|dp|reg_file|rf~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[0][4][3]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~20_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~132_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~132 .lut_mask = 16'h00F0;
defparam \cpu|dp|reg_file|rf~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N23
dffeas \cpu|dp|reg_file|rf[8][4][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~132_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][4][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~131 (
// Equation(s):
// \cpu|dp|reg_file|rf~131_combout  = (\cpu|dp|reg_file|rf~18_combout  & \cpu|dp|reg_file|rf[0][4][3]~0_combout )

	.dataa(\cpu|dp|reg_file|rf~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[0][4][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~131_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~131 .lut_mask = 16'hAA00;
defparam \cpu|dp|reg_file|rf~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N19
dffeas \cpu|dp|reg_file|rf[12][4][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~131_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][4][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[4][3]~48 (
// Equation(s):
// \cpu|dp|reg_file|RD2[4][3]~48_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[12][4][3]~q ))) # (!\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[8][4][3]~q ))

	.dataa(\cpu|dp|reg_file|rf[8][4][3]~q ),
	.datab(gnd),
	.datac(\cpu|dp|ra2mux|y[2]~0_combout ),
	.datad(\cpu|dp|reg_file|rf[12][4][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[4][3]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[4][3]~48 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|RD2[4][3]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~133 (
// Equation(s):
// \cpu|dp|reg_file|rf~133_combout  = (!\cpu|dp|reg_file|rf~21_combout  & \cpu|dp|reg_file|rf[0][4][3]~0_combout )

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~21_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[0][4][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~133_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~133 .lut_mask = 16'h3300;
defparam \cpu|dp|reg_file|rf~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N13
dffeas \cpu|dp|reg_file|rf[4][4][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~133_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][4][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[4][3]~49 (
// Equation(s):
// \cpu|dp|reg_file|RD2[4][3]~49_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (((\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout )))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & ((\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|reg_file|rf[4][4][3]~q 
// ))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (\cpu|dp|reg_file|rf[2][4][3]~q ))))

	.dataa(\cpu|dp|reg_file|rf[2][4][3]~q ),
	.datab(\cpu|dp|reg_file|rf[4][4][3]~q ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datad(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[4][3]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[4][3]~49 .lut_mask = 16'hFC0A;
defparam \cpu|dp|reg_file|RD2[4][3]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~135 (
// Equation(s):
// \cpu|dp|reg_file|rf~135_combout  = (\cpu|dp|reg_file|rf~25_combout  & \cpu|dp|reg_file|rf[0][4][3]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~25_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~135_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~135 .lut_mask = 16'hF000;
defparam \cpu|dp|reg_file|rf~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N17
dffeas \cpu|dp|reg_file|rf[6][4][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~135_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][4][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[4][3]~50 (
// Equation(s):
// \cpu|dp|reg_file|RD2[4][3]~50_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & ((\cpu|dp|reg_file|RD2[4][3]~49_combout  & ((\cpu|dp|reg_file|rf[6][4][3]~q ))) # (!\cpu|dp|reg_file|RD2[4][3]~49_combout  & (\cpu|dp|reg_file|RD2[4][3]~48_combout )))) # 
// (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (((\cpu|dp|reg_file|RD2[4][3]~49_combout ))))

	.dataa(\cpu|dp|reg_file|RD2[4][3]~48_combout ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datac(\cpu|dp|reg_file|RD2[4][3]~49_combout ),
	.datad(\cpu|dp|reg_file|rf[6][4][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[4][3]~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[4][3]~50 .lut_mask = 16'hF838;
defparam \cpu|dp|reg_file|RD2[4][3]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N24
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux5~7 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux5~7_combout  = (\cpu|dp|seg_id_ex|ALUControlE [2]) # ((\cpu|dp|seg_id_ex|ALUControlE [1] & \cpu|dp|seg_id_ex|ALUControlE [0]))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|ALUControlE [1]),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datad(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux5~7 .lut_mask = 16'hFCF0;
defparam \cpu|dp|alu_lanes|alu1|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N22
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux5~8 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux5~8_combout  = (\cpu|dp|seg_id_ex|ALUControlE [1] & !\cpu|dp|seg_id_ex|ALUControlE [2])

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|ALUControlE [1]),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux5~8 .lut_mask = 16'h0C0C;
defparam \cpu|dp|alu_lanes|alu1|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N31
dffeas \cpu|dp|seg_if_id|InstrD[12] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\instr_mem|RAM~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_if_id|InstrD [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_if_id|InstrD[12] .is_wysiwyg = "true";
defparam \cpu|dp|seg_if_id|InstrD[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y41_N21
dffeas \cpu|dp|seg_id_ex|ImmE[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_if_id|InstrD [12]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|ImmE [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|ImmE[3] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|ImmE[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N22
cycloneiv_lcell_comb \instr_mem|RAM~30 (
// Equation(s):
// \instr_mem|RAM~30_combout  = (\cpu|pcu|pcreg|q [3] & (((\cpu|pcu|pcreg|q [2]) # (!\cpu|pcu|pcreg|q [5])) # (!\cpu|pcu|pcreg|q [4]))) # (!\cpu|pcu|pcreg|q [3] & ((\cpu|pcu|pcreg|q [5]) # ((\cpu|pcu|pcreg|q [4] & !\cpu|pcu|pcreg|q [2]))))

	.dataa(\cpu|pcu|pcreg|q [3]),
	.datab(\cpu|pcu|pcreg|q [4]),
	.datac(\cpu|pcu|pcreg|q [5]),
	.datad(\cpu|pcu|pcreg|q [2]),
	.cin(gnd),
	.combout(\instr_mem|RAM~30_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~30 .lut_mask = 16'hFA7E;
defparam \instr_mem|RAM~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N28
cycloneiv_lcell_comb \instr_mem|RAM~29 (
// Equation(s):
// \instr_mem|RAM~29_combout  = (\cpu|pcu|pcreg|q [3] & (!\cpu|pcu|pcreg|q [6] & (\cpu|pcu|pcreg|q [4] & \cpu|pcu|pcreg|q [2])))

	.dataa(\cpu|pcu|pcreg|q [3]),
	.datab(\cpu|pcu|pcreg|q [6]),
	.datac(\cpu|pcu|pcreg|q [4]),
	.datad(\cpu|pcu|pcreg|q [2]),
	.cin(gnd),
	.combout(\instr_mem|RAM~29_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~29 .lut_mask = 16'h2000;
defparam \instr_mem|RAM~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N20
cycloneiv_lcell_comb \instr_mem|RAM~31 (
// Equation(s):
// \instr_mem|RAM~31_combout  = (\instr_mem|RAM~20_combout  & ((\instr_mem|RAM~29_combout ) # ((!\instr_mem|RAM~30_combout  & \cpu|pcu|pcreg|q [6]))))

	.dataa(\instr_mem|RAM~30_combout ),
	.datab(\instr_mem|RAM~20_combout ),
	.datac(\instr_mem|RAM~29_combout ),
	.datad(\cpu|pcu|pcreg|q [6]),
	.cin(gnd),
	.combout(\instr_mem|RAM~31_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~31 .lut_mask = 16'hC4C0;
defparam \instr_mem|RAM~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N21
dffeas \cpu|dp|seg_if_id|InstrD[11] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\instr_mem|RAM~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_if_id|InstrD [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_if_id|InstrD[11] .is_wysiwyg = "true";
defparam \cpu|dp|seg_if_id|InstrD[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y41_N13
dffeas \cpu|dp|seg_id_ex|ImmE[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_if_id|InstrD [11]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|ImmE [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|ImmE[2] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|ImmE[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N4
cycloneiv_lcell_comb \instr_mem|RAM~53 (
// Equation(s):
// \instr_mem|RAM~53_combout  = (\instr_mem|RAM~37_combout  & (!\cpu|pcu|pcreg|q [8] & (\cpu|pcu|pcreg|q [6] & !\cpu|pcu|pcreg|q [7])))

	.dataa(\instr_mem|RAM~37_combout ),
	.datab(\cpu|pcu|pcreg|q [8]),
	.datac(\cpu|pcu|pcreg|q [6]),
	.datad(\cpu|pcu|pcreg|q [7]),
	.cin(gnd),
	.combout(\instr_mem|RAM~53_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~53 .lut_mask = 16'h0020;
defparam \instr_mem|RAM~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N5
dffeas \cpu|dp|seg_if_id|InstrD[10] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\instr_mem|RAM~53_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_if_id|InstrD [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_if_id|InstrD[10] .is_wysiwyg = "true";
defparam \cpu|dp|seg_if_id|InstrD[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y41_N13
dffeas \cpu|dp|seg_id_ex|ImmE[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_if_id|InstrD [10]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|ImmE [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|ImmE[1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|ImmE[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N2
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WD1M[0][1]~34 (
// Equation(s):
// \cpu|dp|seg_ex_mem|WD1M[0][1]~34_combout  = (\cpu|dp|seg_id_ex|RD1E[0][1]~q  & ((\cpu|dp|seg_id_ex|ImmE [1] & (\cpu|dp|seg_ex_mem|WD1M[0][0]~33  & VCC)) # (!\cpu|dp|seg_id_ex|ImmE [1] & (!\cpu|dp|seg_ex_mem|WD1M[0][0]~33 )))) # 
// (!\cpu|dp|seg_id_ex|RD1E[0][1]~q  & ((\cpu|dp|seg_id_ex|ImmE [1] & (!\cpu|dp|seg_ex_mem|WD1M[0][0]~33 )) # (!\cpu|dp|seg_id_ex|ImmE [1] & ((\cpu|dp|seg_ex_mem|WD1M[0][0]~33 ) # (GND)))))
// \cpu|dp|seg_ex_mem|WD1M[0][1]~35  = CARRY((\cpu|dp|seg_id_ex|RD1E[0][1]~q  & (!\cpu|dp|seg_id_ex|ImmE [1] & !\cpu|dp|seg_ex_mem|WD1M[0][0]~33 )) # (!\cpu|dp|seg_id_ex|RD1E[0][1]~q  & ((!\cpu|dp|seg_ex_mem|WD1M[0][0]~33 ) # (!\cpu|dp|seg_id_ex|ImmE [1]))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[0][1]~q ),
	.datab(\cpu|dp|seg_id_ex|ImmE [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|WD1M[0][0]~33 ),
	.combout(\cpu|dp|seg_ex_mem|WD1M[0][1]~34_combout ),
	.cout(\cpu|dp|seg_ex_mem|WD1M[0][1]~35 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[0][1]~34 .lut_mask = 16'h9617;
defparam \cpu|dp|seg_ex_mem|WD1M[0][1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y44_N3
dffeas \cpu|dp|seg_ex_mem|WD1M[0][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WD1M[0][1]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WD1M[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[0][1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WD1M[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y40_N13
dffeas \cpu|dp|seg_mem_wb|WD1W[0][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_ex_mem|WD1M[0][1]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|WD1W[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[0][1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|WD1W[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~179 (
// Equation(s):
// \cpu|dp|reg_file|rf~179_combout  = (\cpu|dp|reg_file|rf~25_combout  & \cpu|dp|reg_file|rf[0][4][1]~0_combout )

	.dataa(\cpu|dp|reg_file|rf~25_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[0][4][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~179_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~179 .lut_mask = 16'hAA00;
defparam \cpu|dp|reg_file|rf~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N1
dffeas \cpu|dp|reg_file|rf[6][4][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~179_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][4][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux14~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux14~2_combout  = (\cpu|dp|seg_if_id|InstrD [20] & (((\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|rf[6][4][1]~q ))) # (!\cpu|dp|seg_if_id|InstrD [18] & 
// (\cpu|dp|reg_file|rf[4][4][1]~q ))))

	.dataa(\cpu|dp|reg_file|rf[4][4][1]~q ),
	.datab(\cpu|dp|reg_file|rf[6][4][1]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|seg_if_id|InstrD [18]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux14~2 .lut_mask = 16'hFC0A;
defparam \cpu|dp|reg_file|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~294 (
// Equation(s):
// \cpu|dp|reg_file|rf~294_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (\cpu|dp|reg_file|rf~52_combout  & 
// \cpu|dp|reg_file|rf[0][4][1]~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datac(\cpu|dp|reg_file|rf~52_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~294_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~294 .lut_mask = 16'h2000;
defparam \cpu|dp|reg_file|rf~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N21
dffeas \cpu|dp|reg_file|rf[7][4][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~294_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][4][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y38_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~293 (
// Equation(s):
// \cpu|dp|reg_file|rf~293_combout  = (\cpu|dp|reg_file|rf~236_combout  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & 
// \cpu|dp|reg_file|rf[0][4][1]~0_combout )))

	.dataa(\cpu|dp|reg_file|rf~236_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datad(\cpu|dp|reg_file|rf[0][4][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~293_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~293 .lut_mask = 16'h0800;
defparam \cpu|dp|reg_file|rf~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y38_N11
dffeas \cpu|dp|reg_file|rf[5][4][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~293_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][4][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux14~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux14~3_combout  = (\cpu|dp|reg_file|Mux14~2_combout  & ((\cpu|dp|reg_file|rf[7][4][1]~q ) # ((!\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|reg_file|Mux14~2_combout  & (((\cpu|dp|seg_if_id|InstrD [20] & \cpu|dp|reg_file|rf[5][4][1]~q 
// ))))

	.dataa(\cpu|dp|reg_file|Mux14~2_combout ),
	.datab(\cpu|dp|reg_file|rf[7][4][1]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|reg_file|rf[5][4][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux14~3 .lut_mask = 16'hDA8A;
defparam \cpu|dp|reg_file|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y38_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][4][5]~1 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][4][5]~1_combout  = (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11  & 
// (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11 ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][4][5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][4][5]~1 .lut_mask = 16'h0100;
defparam \cpu|dp|reg_file|rf[0][4][5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y38_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][4][5]~2 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][4][5]~2_combout  = (\cpu|dp|reg_file|Decoder0~4_combout ) # ((\cpu|dp|reg_file|rf~29_combout ) # ((\cpu|dp|reg_file|always0~0_combout  & \cpu|dp|reg_file|rf[0][4][5]~1_combout )))

	.dataa(\cpu|dp|reg_file|always0~0_combout ),
	.datab(\cpu|dp|reg_file|rf[0][4][5]~1_combout ),
	.datac(\cpu|dp|reg_file|Decoder0~4_combout ),
	.datad(\cpu|dp|reg_file|rf~29_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][4][5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][4][5]~2 .lut_mask = 16'hFFF8;
defparam \cpu|dp|reg_file|rf[0][4][5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y38_N7
dffeas \cpu|dp|reg_file|rf[0][4][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[0][4][1]~0_combout ),
	.asdata(\cpu|dp|reg_file|rf[8][0][1]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|dp|reg_file|rf~28_combout ),
	.sload(\cpu|dp|reg_file|always0~0_combout ),
	.ena(\cpu|dp|reg_file|rf[0][4][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][4][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~291 (
// Equation(s):
// \cpu|dp|reg_file|rf~291_combout  = (\cpu|dp|reg_file|rf~236_combout  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & 
// \cpu|dp|reg_file|rf[0][4][1]~0_combout )))

	.dataa(\cpu|dp|reg_file|rf~236_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datad(\cpu|dp|reg_file|rf[0][4][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~291_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~291 .lut_mask = 16'h0200;
defparam \cpu|dp|reg_file|rf~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N23
dffeas \cpu|dp|reg_file|rf[1][4][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~291_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][4][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux14~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux14~0_combout  = (\cpu|dp|seg_if_id|InstrD [20] & (((\cpu|dp|reg_file|rf[1][4][1]~q ) # (\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|reg_file|rf[0][4][1]~q  & ((!\cpu|dp|seg_if_id|InstrD [18]))))

	.dataa(\cpu|dp|reg_file|rf[0][4][1]~q ),
	.datab(\cpu|dp|reg_file|rf[1][4][1]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|seg_if_id|InstrD [18]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux14~0 .lut_mask = 16'hF0CA;
defparam \cpu|dp|reg_file|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~292 (
// Equation(s):
// \cpu|dp|reg_file|rf~292_combout  = (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (\cpu|dp|reg_file|rf~52_combout  & 
// \cpu|dp|reg_file|rf[0][4][1]~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datac(\cpu|dp|reg_file|rf~52_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~292_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~292 .lut_mask = 16'h1000;
defparam \cpu|dp|reg_file|rf~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N7
dffeas \cpu|dp|reg_file|rf[3][4][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~292_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][4][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~178 (
// Equation(s):
// \cpu|dp|reg_file|rf~178_combout  = (\cpu|dp|reg_file|rf~23_combout  & \cpu|dp|reg_file|rf[0][4][1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~23_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~178_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~178 .lut_mask = 16'hF000;
defparam \cpu|dp|reg_file|rf~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N25
dffeas \cpu|dp|reg_file|rf[2][4][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~178_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][4][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux14~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux14~1_combout  = (\cpu|dp|reg_file|Mux14~0_combout  & (((\cpu|dp|reg_file|rf[3][4][1]~q )) # (!\cpu|dp|seg_if_id|InstrD [18]))) # (!\cpu|dp|reg_file|Mux14~0_combout  & (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|rf[2][4][1]~q 
// ))))

	.dataa(\cpu|dp|reg_file|Mux14~0_combout ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[3][4][1]~q ),
	.datad(\cpu|dp|reg_file|rf[2][4][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux14~1 .lut_mask = 16'hE6A2;
defparam \cpu|dp|reg_file|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N10
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[4][1]~35 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[4][1]~35_combout  = (\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux14~3_combout )) # (!\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux14~1_combout )))

	.dataa(\cpu|dp|reg_file|Mux14~3_combout ),
	.datab(\cpu|dp|seg_if_id|InstrD [19]),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Mux14~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[4][1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[4][1]~35 .lut_mask = 16'hBB88;
defparam \cpu|dp|seg_id_ex|RD1E[4][1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~297 (
// Equation(s):
// \cpu|dp|reg_file|rf~297_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (\cpu|dp|reg_file|rf~52_combout  & 
// \cpu|dp|reg_file|rf[0][4][1]~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datac(\cpu|dp|reg_file|rf~52_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~297_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~297 .lut_mask = 16'h2000;
defparam \cpu|dp|reg_file|rf~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N25
dffeas \cpu|dp|reg_file|rf[11][4][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~297_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][4][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~295 (
// Equation(s):
// \cpu|dp|reg_file|rf~295_combout  = (\cpu|dp|reg_file|rf~56_combout  & \cpu|dp|reg_file|rf[0][4][1]~0_combout )

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~56_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[0][4][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~295_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~295 .lut_mask = 16'hCC00;
defparam \cpu|dp|reg_file|rf~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N15
dffeas \cpu|dp|reg_file|rf[10][4][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~295_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][4][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~176 (
// Equation(s):
// \cpu|dp|reg_file|rf~176_combout  = (!\cpu|dp|reg_file|rf~20_combout  & \cpu|dp|reg_file|rf[0][4][1]~0_combout )

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~20_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[0][4][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~176_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~176 .lut_mask = 16'h3300;
defparam \cpu|dp|reg_file|rf~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y39_N27
dffeas \cpu|dp|reg_file|rf[8][4][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~176_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][4][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~296 (
// Equation(s):
// \cpu|dp|reg_file|rf~296_combout  = (\cpu|dp|reg_file|rf~236_combout  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & 
// \cpu|dp|reg_file|rf[0][4][1]~0_combout )))

	.dataa(\cpu|dp|reg_file|rf~236_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datad(\cpu|dp|reg_file|rf[0][4][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~296_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~296 .lut_mask = 16'h0800;
defparam \cpu|dp|reg_file|rf~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N25
dffeas \cpu|dp|reg_file|rf[9][4][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~296_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][4][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux14~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux14~4_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18]) # ((\cpu|dp|reg_file|rf[9][4][1]~q )))) # (!\cpu|dp|seg_if_id|InstrD [20] & (!\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|reg_file|rf[8][4][1]~q )))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[8][4][1]~q ),
	.datad(\cpu|dp|reg_file|rf[9][4][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux14~4 .lut_mask = 16'hBA98;
defparam \cpu|dp|reg_file|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux14~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux14~5_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux14~4_combout  & (\cpu|dp|reg_file|rf[11][4][1]~q )) # (!\cpu|dp|reg_file|Mux14~4_combout  & ((\cpu|dp|reg_file|rf[10][4][1]~q ))))) # (!\cpu|dp|seg_if_id|InstrD 
// [18] & (((\cpu|dp|reg_file|Mux14~4_combout ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|reg_file|rf[11][4][1]~q ),
	.datac(\cpu|dp|reg_file|rf[10][4][1]~q ),
	.datad(\cpu|dp|reg_file|Mux14~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux14~5 .lut_mask = 16'hDDA0;
defparam \cpu|dp|reg_file|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~299 (
// Equation(s):
// \cpu|dp|reg_file|rf~299_combout  = (\cpu|dp|reg_file|rf~63_combout  & \cpu|dp|reg_file|rf[0][4][1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~63_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~299_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~299 .lut_mask = 16'hF000;
defparam \cpu|dp|reg_file|rf~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N15
dffeas \cpu|dp|reg_file|rf[14][4][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~299_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][4][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~298 (
// Equation(s):
// \cpu|dp|reg_file|rf~298_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (\cpu|dp|reg_file|rf~236_combout  & 
// \cpu|dp|reg_file|rf[0][4][1]~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datac(\cpu|dp|reg_file|rf~236_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~298_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~298 .lut_mask = 16'h8000;
defparam \cpu|dp|reg_file|rf~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N11
dffeas \cpu|dp|reg_file|rf[13][4][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~298_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][4][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~175 (
// Equation(s):
// \cpu|dp|reg_file|rf~175_combout  = (\cpu|dp|reg_file|rf~18_combout  & \cpu|dp|reg_file|rf[0][4][1]~0_combout )

	.dataa(\cpu|dp|reg_file|rf~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[0][4][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~175_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~175 .lut_mask = 16'hAA00;
defparam \cpu|dp|reg_file|rf~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N17
dffeas \cpu|dp|reg_file|rf[12][4][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~175_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][4][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux14~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux14~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|reg_file|rf[13][4][1]~q ) # ((\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout )))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((\cpu|dp|reg_file|rf[12][4][1]~q  & 
// !\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datab(\cpu|dp|reg_file|rf[13][4][1]~q ),
	.datac(\cpu|dp|reg_file|rf[12][4][1]~q ),
	.datad(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux14~6 .lut_mask = 16'hAAD8;
defparam \cpu|dp|reg_file|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux14~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux14~7_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|reg_file|Mux14~6_combout  & ((\cpu|dp|reg_file|rf[14][4][1]~q ))) # (!\cpu|dp|reg_file|Mux14~6_combout  & (\cpu|dp|reg_file|Mux14~5_combout )))) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (((\cpu|dp|reg_file|Mux14~6_combout ))))

	.dataa(\cpu|dp|reg_file|Mux14~5_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datac(\cpu|dp|reg_file|rf[14][4][1]~q ),
	.datad(\cpu|dp|reg_file|Mux14~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux14~7 .lut_mask = 16'hF388;
defparam \cpu|dp|reg_file|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y42_N11
dffeas \cpu|dp|seg_id_ex|RD1E[4][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[4][1]~35_combout ),
	.asdata(\cpu|dp|reg_file|Mux14~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[4][1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N30
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_5|y[1]~8 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_5|y[1]~8_combout  = (\cpu|dp|seg_id_ex|RD2E[4][1]~q  & ((\cpu|dp|seg_id_ex|VSIFlagE [1]) # (!\cpu|dp|seg_id_ex|VSIFlagE [0])))

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datab(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|RD2E[4][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_5|y[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_5|y[1]~8 .lut_mask = 16'hDD00;
defparam \cpu|dp|alu_lanes|mux3_5|y[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N0
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_5|y[1]~9 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_5|y[1]~9_combout  = (\cpu|dp|seg_id_ex|VSIFlagE [1] & (\cpu|dp|seg_id_ex|ImmE [1])) # (!\cpu|dp|seg_id_ex|VSIFlagE [1] & (((\cpu|dp|alu_lanes|mux3_5|y[1]~8_combout ) # (\cpu|dp|alu_lanes|mux3_1|y[1]~27_combout ))))

	.dataa(\cpu|dp|seg_id_ex|ImmE [1]),
	.datab(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datac(\cpu|dp|alu_lanes|mux3_5|y[1]~8_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[1]~27_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_5|y[1]~9 .lut_mask = 16'hBBB8;
defparam \cpu|dp|alu_lanes|mux3_5|y[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N8
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Add0~6 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Add0~6_combout  = \cpu|dp|seg_id_ex|ALUControlE [2] $ (\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datad(\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Add0~6 .lut_mask = 16'h0FF0;
defparam \cpu|dp|alu_lanes|alu5|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y40_N2
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_5|y[0]~10 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_5|y[0]~10_combout  = (\cpu|dp|seg_id_ex|RD2E[4][0]~q  & ((\cpu|dp|seg_id_ex|VSIFlagE [1]) # (!\cpu|dp|seg_id_ex|VSIFlagE [0])))

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|RD2E[4][0]~q ),
	.datad(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_5|y[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_5|y[0]~10 .lut_mask = 16'hF050;
defparam \cpu|dp|alu_lanes|mux3_5|y[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y40_N16
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_5|y[0]~11 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_5|y[0]~11_combout  = (\cpu|dp|seg_id_ex|VSIFlagE [1] & (((\cpu|dp|seg_id_ex|ImmE [0])))) # (!\cpu|dp|seg_id_ex|VSIFlagE [1] & ((\cpu|dp|alu_lanes|mux3_5|y[0]~10_combout ) # ((\cpu|dp|alu_lanes|mux3_1|y[0]~30_combout ))))

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datab(\cpu|dp|alu_lanes|mux3_5|y[0]~10_combout ),
	.datac(\cpu|dp|seg_id_ex|ImmE [0]),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[0]~30_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_5|y[0]~11 .lut_mask = 16'hF5E4;
defparam \cpu|dp|alu_lanes|mux3_5|y[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N26
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Add0~7 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Add0~7_combout  = \cpu|dp|seg_id_ex|ALUControlE [2] $ (\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout )

	.dataa(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Add0~7 .lut_mask = 16'h55AA;
defparam \cpu|dp|alu_lanes|alu5|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N0
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[4][0]~74 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[4][0]~74_cout  = CARRY(\cpu|dp|seg_id_ex|ALUControlE [1])

	.dataa(\cpu|dp|seg_id_ex|ALUControlE [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu|dp|seg_ex_mem|ALUOutputM[4][0]~74_cout ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][0]~74 .lut_mask = 16'h00AA;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][0]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N2
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[4][0]~75 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[4][0]~75_combout  = (\cpu|dp|alu_lanes|alu5|Add0~7_combout  & ((\cpu|dp|seg_id_ex|RD1E[4][0]~q  & (\cpu|dp|seg_ex_mem|ALUOutputM[4][0]~74_cout  & VCC)) # (!\cpu|dp|seg_id_ex|RD1E[4][0]~q  & 
// (!\cpu|dp|seg_ex_mem|ALUOutputM[4][0]~74_cout )))) # (!\cpu|dp|alu_lanes|alu5|Add0~7_combout  & ((\cpu|dp|seg_id_ex|RD1E[4][0]~q  & (!\cpu|dp|seg_ex_mem|ALUOutputM[4][0]~74_cout )) # (!\cpu|dp|seg_id_ex|RD1E[4][0]~q  & 
// ((\cpu|dp|seg_ex_mem|ALUOutputM[4][0]~74_cout ) # (GND)))))
// \cpu|dp|seg_ex_mem|ALUOutputM[4][0]~76  = CARRY((\cpu|dp|alu_lanes|alu5|Add0~7_combout  & (!\cpu|dp|seg_id_ex|RD1E[4][0]~q  & !\cpu|dp|seg_ex_mem|ALUOutputM[4][0]~74_cout )) # (!\cpu|dp|alu_lanes|alu5|Add0~7_combout  & 
// ((!\cpu|dp|seg_ex_mem|ALUOutputM[4][0]~74_cout ) # (!\cpu|dp|seg_id_ex|RD1E[4][0]~q ))))

	.dataa(\cpu|dp|alu_lanes|alu5|Add0~7_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[4][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|ALUOutputM[4][0]~74_cout ),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[4][0]~75_combout ),
	.cout(\cpu|dp|seg_ex_mem|ALUOutputM[4][0]~76 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][0]~75 .lut_mask = 16'h9617;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][0]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N28
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Add0~5 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Add0~5_combout  = \cpu|dp|seg_id_ex|ALUControlE [2] $ (\cpu|dp|alu_lanes|mux3_5|y[2]~16_combout )

	.dataa(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|alu_lanes|mux3_5|y[2]~16_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Add0~5 .lut_mask = 16'h55AA;
defparam \cpu|dp|alu_lanes|alu5|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~285 (
// Equation(s):
// \cpu|dp|reg_file|rf~285_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (\cpu|dp|reg_file|rf~52_combout  & 
// \cpu|dp|reg_file|rf[0][4][2]~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datac(\cpu|dp|reg_file|rf~52_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~285_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~285 .lut_mask = 16'h2000;
defparam \cpu|dp|reg_file|rf~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N9
dffeas \cpu|dp|reg_file|rf[7][4][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~285_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][4][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y38_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~284 (
// Equation(s):
// \cpu|dp|reg_file|rf~284_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (\cpu|dp|reg_file|rf~236_combout  & 
// \cpu|dp|reg_file|rf[0][4][2]~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datac(\cpu|dp|reg_file|rf~236_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~284_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~284 .lut_mask = 16'h2000;
defparam \cpu|dp|reg_file|rf~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y38_N9
dffeas \cpu|dp|reg_file|rf[5][4][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~284_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][4][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~157 (
// Equation(s):
// \cpu|dp|reg_file|rf~157_combout  = (\cpu|dp|reg_file|rf~25_combout  & \cpu|dp|reg_file|rf[0][4][2]~0_combout )

	.dataa(\cpu|dp|reg_file|rf~25_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[0][4][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~157_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~157 .lut_mask = 16'hAA00;
defparam \cpu|dp|reg_file|rf~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N15
dffeas \cpu|dp|reg_file|rf[6][4][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~157_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][4][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~153 (
// Equation(s):
// \cpu|dp|reg_file|rf~153_combout  = (!\cpu|dp|reg_file|rf~21_combout  & \cpu|dp|reg_file|rf[0][4][2]~0_combout )

	.dataa(\cpu|dp|reg_file|rf~21_combout ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[0][4][2]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~153_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~153 .lut_mask = 16'h5050;
defparam \cpu|dp|reg_file|rf~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N17
dffeas \cpu|dp|reg_file|rf[4][4][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~153_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][4][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux13~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux13~2_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20]) # ((\cpu|dp|reg_file|rf[6][4][2]~q )))) # (!\cpu|dp|seg_if_id|InstrD [18] & (!\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[4][4][2]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[6][4][2]~q ),
	.datad(\cpu|dp|reg_file|rf[4][4][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux13~2 .lut_mask = 16'hB9A8;
defparam \cpu|dp|reg_file|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux13~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux13~3_combout  = (\cpu|dp|reg_file|Mux13~2_combout  & ((\cpu|dp|reg_file|rf[7][4][2]~q ) # ((!\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|reg_file|Mux13~2_combout  & (((\cpu|dp|reg_file|rf[5][4][2]~q  & \cpu|dp|seg_if_id|InstrD 
// [20]))))

	.dataa(\cpu|dp|reg_file|rf[7][4][2]~q ),
	.datab(\cpu|dp|reg_file|rf[5][4][2]~q ),
	.datac(\cpu|dp|reg_file|Mux13~2_combout ),
	.datad(\cpu|dp|seg_if_id|InstrD [20]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux13~3 .lut_mask = 16'hACF0;
defparam \cpu|dp|reg_file|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~283 (
// Equation(s):
// \cpu|dp|reg_file|rf~283_combout  = (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (\cpu|dp|reg_file|rf~52_combout  & 
// \cpu|dp|reg_file|rf[0][4][2]~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datac(\cpu|dp|reg_file|rf~52_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~283_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~283 .lut_mask = 16'h1000;
defparam \cpu|dp|reg_file|rf~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N23
dffeas \cpu|dp|reg_file|rf[3][4][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~283_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][4][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~282 (
// Equation(s):
// \cpu|dp|reg_file|rf~282_combout  = (\cpu|dp|reg_file|rf~236_combout  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & 
// \cpu|dp|reg_file|rf[0][4][2]~0_combout )))

	.dataa(\cpu|dp|reg_file|rf~236_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datad(\cpu|dp|reg_file|rf[0][4][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~282_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~282 .lut_mask = 16'h0200;
defparam \cpu|dp|reg_file|rf~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N7
dffeas \cpu|dp|reg_file|rf[1][4][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~282_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][4][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~165 (
// Equation(s):
// \cpu|dp|reg_file|rf~165_combout  = (\cpu|dp|reg_file|rf~25_combout  & ((\cpu|dp|reg_file|rf[4][0][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~25_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][2]~q ))

	.dataa(\cpu|dp|reg_file|rf~25_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[0][2]~q ),
	.datad(\cpu|dp|reg_file|rf[4][0][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~165_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~165 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N27
dffeas \cpu|dp|reg_file|rf[6][0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~165_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][0][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y41_N19
dffeas \cpu|dp|reg_file|rf[4][0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[4][0][2]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~21_combout ),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][0][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~162 (
// Equation(s):
// \cpu|dp|reg_file|rf~162_combout  = (\cpu|dp|reg_file|rf~18_combout  & ((\cpu|dp|reg_file|rf[4][0][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~18_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][2]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][2]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~18_combout ),
	.datad(\cpu|dp|reg_file|rf[4][0][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~162_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~162 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y37_N29
dffeas \cpu|dp|reg_file|rf[12][0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~162_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][0][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~163 (
// Equation(s):
// \cpu|dp|reg_file|rf~163_combout  = (\cpu|dp|reg_file|rf~20_combout  & ((\cpu|dp|seg_mem_wb|WD1W[0][2]~q ))) # (!\cpu|dp|reg_file|rf~20_combout  & (\cpu|dp|reg_file|rf[4][0][2]~0_combout ))

	.dataa(\cpu|dp|reg_file|rf[4][0][2]~0_combout ),
	.datab(\cpu|dp|reg_file|rf~20_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[0][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~163_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~163 .lut_mask = 16'hE2E2;
defparam \cpu|dp|reg_file|rf~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y41_N25
dffeas \cpu|dp|reg_file|rf[8][0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~163_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][0][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[0][2]~68 (
// Equation(s):
// \cpu|dp|reg_file|RD2[0][2]~68_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[12][0][2]~q )) # (!\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[8][0][2]~q )))

	.dataa(\cpu|dp|ra2mux|y[2]~0_combout ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[12][0][2]~q ),
	.datad(\cpu|dp|reg_file|rf[8][0][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[0][2]~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[0][2]~68 .lut_mask = 16'hF5A0;
defparam \cpu|dp|reg_file|RD2[0][2]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~164 (
// Equation(s):
// \cpu|dp|reg_file|rf~164_combout  = (\cpu|dp|reg_file|rf~23_combout  & ((\cpu|dp|reg_file|rf[4][0][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~23_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][2]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~23_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[0][2]~q ),
	.datad(\cpu|dp|reg_file|rf[4][0][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~164_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~164 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N5
dffeas \cpu|dp|reg_file|rf[2][0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~164_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][0][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[0][2]~69 (
// Equation(s):
// \cpu|dp|reg_file|RD2[0][2]~69_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout )))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & 
// (\cpu|dp|reg_file|RD2[0][2]~68_combout )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & ((\cpu|dp|reg_file|rf[2][0][2]~q )))))

	.dataa(\cpu|dp|reg_file|RD2[0][2]~68_combout ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datac(\cpu|dp|reg_file|rf[2][0][2]~q ),
	.datad(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[0][2]~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[0][2]~69 .lut_mask = 16'hEE30;
defparam \cpu|dp|reg_file|RD2[0][2]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[0][2]~70 (
// Equation(s):
// \cpu|dp|reg_file|RD2[0][2]~70_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|reg_file|RD2[0][2]~69_combout  & (\cpu|dp|reg_file|rf[6][0][2]~q )) # (!\cpu|dp|reg_file|RD2[0][2]~69_combout  & ((\cpu|dp|reg_file|rf[4][0][2]~q ))))) # 
// (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (((\cpu|dp|reg_file|RD2[0][2]~69_combout ))))

	.dataa(\cpu|dp|reg_file|rf[6][0][2]~q ),
	.datab(\cpu|dp|reg_file|rf[4][0][2]~q ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datad(\cpu|dp|reg_file|RD2[0][2]~69_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[0][2]~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[0][2]~70 .lut_mask = 16'hAFC0;
defparam \cpu|dp|reg_file|RD2[0][2]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~582 (
// Equation(s):
// \cpu|dp|reg_file|rf~582_combout  = (\cpu|dp|reg_file|rf~16_combout  & ((\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11  & (\cpu|dp|seg_mem_wb|WD1W[0][2]~q )) # 
// (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11  & ((\cpu|dp|reg_file|rf[4][0][2]~0_combout ))))) # (!\cpu|dp|reg_file|rf~16_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][2]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][2]~q ),
	.datab(\cpu|dp|reg_file|rf~16_combout ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11 ),
	.datad(\cpu|dp|reg_file|rf[4][0][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~582_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~582 .lut_mask = 16'hAEA2;
defparam \cpu|dp|reg_file|rf~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][0][7]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][0][7]~0_combout  = (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a4  & !\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a3 )

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a4 ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a3 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][0][7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][0][7]~0 .lut_mask = 16'h0055;
defparam \cpu|dp|reg_file|rf[0][0][7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][0][7]~1 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][0][7]~1_combout  = (\cpu|dp|reg_file|rf[0][0][7]~0_combout  & ((\cpu|dp|reg_file|Decoder0~0_combout ) # ((!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11  & \cpu|dp|reg_file|rf~16_combout )))) # 
// (!\cpu|dp|reg_file|rf[0][0][7]~0_combout  & (((!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11  & \cpu|dp|reg_file|rf~16_combout ))))

	.dataa(\cpu|dp|reg_file|rf[0][0][7]~0_combout ),
	.datab(\cpu|dp|reg_file|Decoder0~0_combout ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11 ),
	.datad(\cpu|dp|reg_file|rf~16_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][0][7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][0][7]~1 .lut_mask = 16'h8F88;
defparam \cpu|dp|reg_file|rf[0][0][7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N29
dffeas \cpu|dp|reg_file|rf[0][0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~582_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[0][0][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][0][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[0][2]~71 (
// Equation(s):
// \cpu|dp|reg_file|RD2[0][2]~71_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|rf[0][0][2]~q ))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|RD2[0][2]~70_combout ))

	.dataa(\cpu|dp|reg_file|RD2[0][2]~70_combout ),
	.datab(\cpu|dp|reg_file|rf[0][0][2]~q ),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[0][2]~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[0][2]~71 .lut_mask = 16'hCCAA;
defparam \cpu|dp|reg_file|RD2[0][2]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N7
dffeas \cpu|dp|seg_id_ex|RD2E[0][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[0][2]~71_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[0][2] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y41_N28
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[2]~25 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[2]~25_combout  = (\cpu|dp|seg_id_ex|RD2E[0][2]~q  & (!\cpu|dp|seg_id_ex|VSIFlagE [0] & !\cpu|dp|seg_id_ex|VSIFlagE [1]))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|RD2E[0][2]~q ),
	.datac(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datad(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[2]~25 .lut_mask = 16'h000C;
defparam \cpu|dp|alu_lanes|mux3_1|y[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N0
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[7]~4 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[7]~4_combout  = (\cpu|dp|seg_id_ex|RA2E [2] & (\cpu|dp|seg_id_ex|VSIFlagE [0] & (!\cpu|dp|seg_id_ex|RA2E [1] & !\cpu|dp|seg_id_ex|VSIFlagE [1])))

	.dataa(\cpu|dp|seg_id_ex|RA2E [2]),
	.datab(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datac(\cpu|dp|seg_id_ex|RA2E [1]),
	.datad(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[7]~4 .lut_mask = 16'h0008;
defparam \cpu|dp|alu_lanes|mux3_1|y[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y41_N4
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[2]~22 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[2]~22_combout  = (\cpu|dp|seg_id_ex|RD2E[4][2]~q  & \cpu|dp|alu_lanes|mux3_1|y[7]~4_combout )

	.dataa(\cpu|dp|seg_id_ex|RD2E[4][2]~q ),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[7]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[2]~22 .lut_mask = 16'hA0A0;
defparam \cpu|dp|alu_lanes|mux3_1|y[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y41_N16
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_3|y[2]~16 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_3|y[2]~16_combout  = ((!\cpu|dp|seg_id_ex|VSIFlagE [0] & (\cpu|dp|seg_id_ex|RD2E[2][2]~q  & !\cpu|dp|seg_id_ex|VSIFlagE [1]))) # (!\cpu|dp|alu_lanes|mux3_1|y[2]~24_combout )

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[2]~24_combout ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][2]~q ),
	.datad(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_3|y[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_3|y[2]~16 .lut_mask = 16'h3373;
defparam \cpu|dp|alu_lanes|mux3_3|y[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N22
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Add0~5 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Add0~5_combout  = \cpu|dp|alu_lanes|mux3_3|y[2]~16_combout  $ (\cpu|dp|seg_id_ex|ALUControlE [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|mux3_3|y[2]~16_combout ),
	.datad(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Add0~5 .lut_mask = 16'h0FF0;
defparam \cpu|dp|alu_lanes|alu3|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y41_N0
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~97 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~97_cout  = CARRY(\cpu|dp|seg_id_ex|ALUControlE [1])

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|ALUControlE [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~97_cout ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~97 .lut_mask = 16'h00CC;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y41_N2
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~98 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~98_combout  = (\cpu|dp|alu_lanes|alu3|Add0~7_combout  & ((\cpu|dp|seg_id_ex|RD1E[2][0]~q  & (\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~97_cout  & VCC)) # (!\cpu|dp|seg_id_ex|RD1E[2][0]~q  & 
// (!\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~97_cout )))) # (!\cpu|dp|alu_lanes|alu3|Add0~7_combout  & ((\cpu|dp|seg_id_ex|RD1E[2][0]~q  & (!\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~97_cout )) # (!\cpu|dp|seg_id_ex|RD1E[2][0]~q  & 
// ((\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~97_cout ) # (GND)))))
// \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~99  = CARRY((\cpu|dp|alu_lanes|alu3|Add0~7_combout  & (!\cpu|dp|seg_id_ex|RD1E[2][0]~q  & !\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~97_cout )) # (!\cpu|dp|alu_lanes|alu3|Add0~7_combout  & 
// ((!\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~97_cout ) # (!\cpu|dp|seg_id_ex|RD1E[2][0]~q ))))

	.dataa(\cpu|dp|alu_lanes|alu3|Add0~7_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[2][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~97_cout ),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~98_combout ),
	.cout(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~99 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~98 .lut_mask = 16'h9617;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y41_N4
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[2][1]~100 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[2][1]~100_combout  = ((\cpu|dp|seg_id_ex|RD1E[2][1]~q  $ (\cpu|dp|alu_lanes|alu3|Add0~6_combout  $ (!\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~99 )))) # (GND)
// \cpu|dp|seg_ex_mem|ALUOutputM[2][1]~101  = CARRY((\cpu|dp|seg_id_ex|RD1E[2][1]~q  & ((\cpu|dp|alu_lanes|alu3|Add0~6_combout ) # (!\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~99 ))) # (!\cpu|dp|seg_id_ex|RD1E[2][1]~q  & (\cpu|dp|alu_lanes|alu3|Add0~6_combout  & 
// !\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~99 )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[2][1]~q ),
	.datab(\cpu|dp|alu_lanes|alu3|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~99 ),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[2][1]~100_combout ),
	.cout(\cpu|dp|seg_ex_mem|ALUOutputM[2][1]~101 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][1]~100 .lut_mask = 16'h698E;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][1]~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y41_N18
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Add0~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Add0~4_combout  = \cpu|dp|alu_lanes|mux3_3|y[3]~15_combout  $ (\cpu|dp|seg_id_ex|ALUControlE [2])

	.dataa(\cpu|dp|alu_lanes|mux3_3|y[3]~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Add0~4 .lut_mask = 16'h55AA;
defparam \cpu|dp|alu_lanes|alu3|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y41_N6
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[2][2]~102 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[2][2]~102_combout  = (\cpu|dp|seg_id_ex|RD1E[2][2]~q  & ((\cpu|dp|alu_lanes|alu3|Add0~5_combout  & (\cpu|dp|seg_ex_mem|ALUOutputM[2][1]~101  & VCC)) # (!\cpu|dp|alu_lanes|alu3|Add0~5_combout  & 
// (!\cpu|dp|seg_ex_mem|ALUOutputM[2][1]~101 )))) # (!\cpu|dp|seg_id_ex|RD1E[2][2]~q  & ((\cpu|dp|alu_lanes|alu3|Add0~5_combout  & (!\cpu|dp|seg_ex_mem|ALUOutputM[2][1]~101 )) # (!\cpu|dp|alu_lanes|alu3|Add0~5_combout  & 
// ((\cpu|dp|seg_ex_mem|ALUOutputM[2][1]~101 ) # (GND)))))
// \cpu|dp|seg_ex_mem|ALUOutputM[2][2]~103  = CARRY((\cpu|dp|seg_id_ex|RD1E[2][2]~q  & (!\cpu|dp|alu_lanes|alu3|Add0~5_combout  & !\cpu|dp|seg_ex_mem|ALUOutputM[2][1]~101 )) # (!\cpu|dp|seg_id_ex|RD1E[2][2]~q  & ((!\cpu|dp|seg_ex_mem|ALUOutputM[2][1]~101 ) # 
// (!\cpu|dp|alu_lanes|alu3|Add0~5_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[2][2]~q ),
	.datab(\cpu|dp|alu_lanes|alu3|Add0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|ALUOutputM[2][1]~101 ),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[2][2]~102_combout ),
	.cout(\cpu|dp|seg_ex_mem|ALUOutputM[2][2]~103 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][2]~102 .lut_mask = 16'h9617;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][2]~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y41_N8
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[2][3]~104 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[2][3]~104_combout  = ((\cpu|dp|alu_lanes|alu3|Add0~4_combout  $ (\cpu|dp|seg_id_ex|RD1E[2][3]~q  $ (!\cpu|dp|seg_ex_mem|ALUOutputM[2][2]~103 )))) # (GND)
// \cpu|dp|seg_ex_mem|ALUOutputM[2][3]~105  = CARRY((\cpu|dp|alu_lanes|alu3|Add0~4_combout  & ((\cpu|dp|seg_id_ex|RD1E[2][3]~q ) # (!\cpu|dp|seg_ex_mem|ALUOutputM[2][2]~103 ))) # (!\cpu|dp|alu_lanes|alu3|Add0~4_combout  & (\cpu|dp|seg_id_ex|RD1E[2][3]~q  & 
// !\cpu|dp|seg_ex_mem|ALUOutputM[2][2]~103 )))

	.dataa(\cpu|dp|alu_lanes|alu3|Add0~4_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[2][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|ALUOutputM[2][2]~103 ),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[2][3]~104_combout ),
	.cout(\cpu|dp|seg_ex_mem|ALUOutputM[2][3]~105 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][3]~104 .lut_mask = 16'h698E;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][3]~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N30
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[2][3]~128 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[2][3]~128_combout  = (\cpu|dp|seg_id_ex|ALUControlE [0]) # (!\cpu|dp|alu_lanes|alu3|Mux4~2_combout )

	.dataa(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|alu_lanes|alu3|Mux4~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[2][3]~128_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][3]~128 .lut_mask = 16'hAAFF;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][3]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N28
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|ShiftRight0~6 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|ShiftRight0~6_combout  = (\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout  & ((\cpu|dp|seg_id_ex|RD1E[2][4]~q ))) # (!\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[2][3]~q ))

	.dataa(\cpu|dp|seg_id_ex|RD1E[2][3]~q ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|RD1E[2][4]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|ShiftRight0~6 .lut_mask = 16'hF0AA;
defparam \cpu|dp|alu_lanes|alu3|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N8
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|ShiftRight0~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|ShiftRight0~1_combout  = (\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout  & ((\cpu|dp|seg_id_ex|RD1E[2][6]~q ))) # (!\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[2][5]~q ))

	.dataa(\cpu|dp|seg_id_ex|RD1E[2][5]~q ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|RD1E[2][6]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|ShiftRight0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|ShiftRight0~1 .lut_mask = 16'hF0AA;
defparam \cpu|dp|alu_lanes|alu3|ShiftRight0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y41_N8
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|ShiftLeft0~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|ShiftLeft0~1_combout  = (\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout  & ((\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout  & ((\cpu|dp|seg_id_ex|RD1E[2][0]~q ))) # (!\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[2][1]~q 
// ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[2][1]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[2][0]~q ),
	.datac(\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|ShiftLeft0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|ShiftLeft0~1 .lut_mask = 16'hCA00;
defparam \cpu|dp|alu_lanes|alu3|ShiftLeft0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N10
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|ShiftLeft0~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|ShiftLeft0~2_combout  = (\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout  & ((\cpu|dp|seg_id_ex|RD1E[2][2]~q ))) # (!\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[2][3]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[2][3]~q ),
	.datad(\cpu|dp|seg_id_ex|RD1E[2][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|ShiftLeft0~2 .lut_mask = 16'hFC30;
defparam \cpu|dp|alu_lanes|alu3|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N4
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|ShiftLeft0~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|ShiftLeft0~3_combout  = (\cpu|dp|alu_lanes|alu3|ShiftLeft0~1_combout ) # ((!\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout  & \cpu|dp|alu_lanes|alu3|ShiftLeft0~2_combout ))

	.dataa(gnd),
	.datab(\cpu|dp|alu_lanes|alu3|ShiftLeft0~1_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout ),
	.datad(\cpu|dp|alu_lanes|alu3|ShiftLeft0~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|ShiftLeft0~3 .lut_mask = 16'hCFCC;
defparam \cpu|dp|alu_lanes|alu3|ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N20
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[2][3]~129 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[2][3]~129_combout  = \cpu|dp|seg_id_ex|ALUControlE [0] $ (!\cpu|dp|alu_lanes|alu3|Mux4~2_combout )

	.dataa(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|alu_lanes|alu3|Mux4~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[2][3]~129_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][3]~129 .lut_mask = 16'hAA55;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][3]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N26
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[2][3]~130 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[2][3]~130_combout  = (\cpu|dp|seg_id_ex|ALUControlE [0]) # ((\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout  & \cpu|dp|alu_lanes|alu3|Mux4~2_combout ))

	.dataa(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.datab(\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout ),
	.datac(gnd),
	.datad(\cpu|dp|alu_lanes|alu3|Mux4~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[2][3]~130_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][3]~130 .lut_mask = 16'hEEAA;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][3]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~80 (
// Equation(s):
// \cpu|dp|reg_file|rf~80_combout  = (\cpu|dp|reg_file|rf~47_combout  & ((\cpu|dp|reg_file|rf[4][0][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~47_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][6]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~47_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[0][6]~q ),
	.datad(\cpu|dp|reg_file|rf[4][0][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~80 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N11
dffeas \cpu|dp|reg_file|rf[5][0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][0][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~81 (
// Equation(s):
// \cpu|dp|reg_file|rf~81_combout  = (\cpu|dp|reg_file|rf~50_combout  & ((\cpu|dp|reg_file|rf[4][0][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~50_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][6]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[0][6]~q ),
	.datac(\cpu|dp|reg_file|rf~50_combout ),
	.datad(\cpu|dp|reg_file|rf[4][0][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~81_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~81 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N11
dffeas \cpu|dp|reg_file|rf[7][0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][0][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y42_N29
dffeas \cpu|dp|reg_file|rf[4][0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[4][0][6]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~21_combout ),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][0][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~68 (
// Equation(s):
// \cpu|dp|reg_file|rf~68_combout  = (\cpu|dp|reg_file|rf~25_combout  & ((\cpu|dp|reg_file|rf[4][0][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~25_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][6]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][6]~q ),
	.datab(\cpu|dp|reg_file|rf~25_combout ),
	.datac(\cpu|dp|reg_file|rf[4][0][6]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~68 .lut_mask = 16'hE2E2;
defparam \cpu|dp|reg_file|rf~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N17
dffeas \cpu|dp|reg_file|rf[6][0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][0][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux41~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux41~2_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (((\cpu|dp|seg_if_id|InstrD [20]) # (\cpu|dp|reg_file|rf[6][0][6]~q )))) # (!\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|reg_file|rf[4][0][6]~q  & (!\cpu|dp|seg_if_id|InstrD [20])))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|reg_file|rf[4][0][6]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|reg_file|rf[6][0][6]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux41~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux41~2 .lut_mask = 16'hAEA4;
defparam \cpu|dp|reg_file|Mux41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux41~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux41~3_combout  = (\cpu|dp|reg_file|Mux41~2_combout  & (((\cpu|dp|reg_file|rf[7][0][6]~q ) # (!\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|reg_file|Mux41~2_combout  & (\cpu|dp|reg_file|rf[5][0][6]~q  & ((\cpu|dp|seg_if_id|InstrD 
// [20]))))

	.dataa(\cpu|dp|reg_file|rf[5][0][6]~q ),
	.datab(\cpu|dp|reg_file|rf[7][0][6]~q ),
	.datac(\cpu|dp|reg_file|Mux41~2_combout ),
	.datad(\cpu|dp|seg_if_id|InstrD [20]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux41~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux41~3 .lut_mask = 16'hCAF0;
defparam \cpu|dp|reg_file|Mux41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~78 (
// Equation(s):
// \cpu|dp|reg_file|rf~78_combout  = (\cpu|dp|reg_file|rf~42_combout  & ((\cpu|dp|reg_file|rf[4][0][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~42_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][6]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~42_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[0][6]~q ),
	.datad(\cpu|dp|reg_file|rf[4][0][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~78 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N9
dffeas \cpu|dp|reg_file|rf[1][0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][0][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux41~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux41~0_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (((\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[1][0][6]~q ))) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// (\cpu|dp|reg_file|rf[0][0][6]~q ))))

	.dataa(\cpu|dp|reg_file|rf[0][0][6]~q ),
	.datab(\cpu|dp|reg_file|rf[1][0][6]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [18]),
	.datad(\cpu|dp|seg_if_id|InstrD [20]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux41~0 .lut_mask = 16'hFC0A;
defparam \cpu|dp|reg_file|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~79 (
// Equation(s):
// \cpu|dp|reg_file|rf~79_combout  = (\cpu|dp|reg_file|rf~44_combout  & ((\cpu|dp|reg_file|rf[4][0][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~44_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][6]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[0][6]~q ),
	.datac(\cpu|dp|reg_file|rf[4][0][6]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~44_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~79 .lut_mask = 16'hF0CC;
defparam \cpu|dp|reg_file|rf~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N31
dffeas \cpu|dp|reg_file|rf[3][0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][0][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~67 (
// Equation(s):
// \cpu|dp|reg_file|rf~67_combout  = (\cpu|dp|reg_file|rf~23_combout  & ((\cpu|dp|reg_file|rf[4][0][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~23_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][6]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][6]~q ),
	.datab(\cpu|dp|reg_file|rf~23_combout ),
	.datac(\cpu|dp|reg_file|rf[4][0][6]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~67 .lut_mask = 16'hE2E2;
defparam \cpu|dp|reg_file|rf~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N17
dffeas \cpu|dp|reg_file|rf[2][0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][0][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux41~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux41~1_combout  = (\cpu|dp|reg_file|Mux41~0_combout  & (((\cpu|dp|reg_file|rf[3][0][6]~q )) # (!\cpu|dp|seg_if_id|InstrD [18]))) # (!\cpu|dp|reg_file|Mux41~0_combout  & (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|rf[2][0][6]~q 
// ))))

	.dataa(\cpu|dp|reg_file|Mux41~0_combout ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[3][0][6]~q ),
	.datad(\cpu|dp|reg_file|rf[2][0][6]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux41~1 .lut_mask = 16'hE6A2;
defparam \cpu|dp|reg_file|Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N28
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[0][6]~4 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[0][6]~4_combout  = (\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux41~3_combout )) # (!\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux41~1_combout )))

	.dataa(\cpu|dp|reg_file|Mux41~3_combout ),
	.datab(\cpu|dp|seg_if_id|InstrD [19]),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Mux41~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[0][6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[0][6]~4 .lut_mask = 16'hBB88;
defparam \cpu|dp|seg_id_ex|RD1E[0][6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~86 (
// Equation(s):
// \cpu|dp|reg_file|rf~86_combout  = (\cpu|dp|reg_file|rf~63_combout  & ((\cpu|dp|reg_file|rf[4][0][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~63_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][6]~q ))

	.dataa(\cpu|dp|reg_file|rf~63_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[0][6]~q ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[4][0][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~86_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~86 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N7
dffeas \cpu|dp|reg_file|rf[14][0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][0][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~66 (
// Equation(s):
// \cpu|dp|reg_file|rf~66_combout  = (\cpu|dp|reg_file|rf~20_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][6]~q )) # (!\cpu|dp|reg_file|rf~20_combout  & ((\cpu|dp|reg_file|rf[4][0][6]~0_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[0][6]~q ),
	.datac(\cpu|dp|reg_file|rf~20_combout ),
	.datad(\cpu|dp|reg_file|rf[4][0][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~66 .lut_mask = 16'hCFC0;
defparam \cpu|dp|reg_file|rf~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N23
dffeas \cpu|dp|reg_file|rf[8][0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][0][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~83 (
// Equation(s):
// \cpu|dp|reg_file|rf~83_combout  = (\cpu|dp|reg_file|rf~59_combout  & ((\cpu|dp|reg_file|rf[4][0][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~59_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][6]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[0][6]~q ),
	.datac(\cpu|dp|reg_file|rf~59_combout ),
	.datad(\cpu|dp|reg_file|rf[4][0][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~83 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N1
dffeas \cpu|dp|reg_file|rf[9][0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][0][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux41~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux41~4_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|seg_if_id|InstrD [20])) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[9][0][6]~q ))) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// (\cpu|dp|reg_file|rf[8][0][6]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[8][0][6]~q ),
	.datad(\cpu|dp|reg_file|rf[9][0][6]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux41~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux41~4 .lut_mask = 16'hDC98;
defparam \cpu|dp|reg_file|Mux41~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~82 (
// Equation(s):
// \cpu|dp|reg_file|rf~82_combout  = (\cpu|dp|reg_file|rf~56_combout  & ((\cpu|dp|reg_file|rf[4][0][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~56_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][6]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][6]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[4][0][6]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~56_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~82_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~82 .lut_mask = 16'hF0AA;
defparam \cpu|dp|reg_file|rf~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N21
dffeas \cpu|dp|reg_file|rf[10][0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][0][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~84 (
// Equation(s):
// \cpu|dp|reg_file|rf~84_combout  = (\cpu|dp|reg_file|rf~61_combout  & ((\cpu|dp|reg_file|rf[4][0][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~61_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][6]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][6]~q ),
	.datab(\cpu|dp|reg_file|rf~61_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[4][0][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~84_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~84 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N5
dffeas \cpu|dp|reg_file|rf[11][0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][0][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux41~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux41~5_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux41~4_combout  & ((\cpu|dp|reg_file|rf[11][0][6]~q ))) # (!\cpu|dp|reg_file|Mux41~4_combout  & (\cpu|dp|reg_file|rf[10][0][6]~q )))) # (!\cpu|dp|seg_if_id|InstrD 
// [18] & (\cpu|dp|reg_file|Mux41~4_combout ))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|reg_file|Mux41~4_combout ),
	.datac(\cpu|dp|reg_file|rf[10][0][6]~q ),
	.datad(\cpu|dp|reg_file|rf[11][0][6]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux41~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux41~5 .lut_mask = 16'hEC64;
defparam \cpu|dp|reg_file|Mux41~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~85 (
// Equation(s):
// \cpu|dp|reg_file|rf~85_combout  = (\cpu|dp|reg_file|rf~54_combout  & (\cpu|dp|reg_file|rf[4][0][6]~0_combout )) # (!\cpu|dp|reg_file|rf~54_combout  & ((\cpu|dp|seg_mem_wb|WD1W[0][6]~q )))

	.dataa(\cpu|dp|reg_file|rf[4][0][6]~0_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[0][6]~q ),
	.datac(\cpu|dp|reg_file|rf~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~85_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~85 .lut_mask = 16'hACAC;
defparam \cpu|dp|reg_file|rf~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N23
dffeas \cpu|dp|reg_file|rf[13][0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][0][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~65 (
// Equation(s):
// \cpu|dp|reg_file|rf~65_combout  = (\cpu|dp|reg_file|rf~18_combout  & (\cpu|dp|reg_file|rf[4][0][6]~0_combout )) # (!\cpu|dp|reg_file|rf~18_combout  & ((\cpu|dp|seg_mem_wb|WD1W[0][6]~q )))

	.dataa(\cpu|dp|reg_file|rf[4][0][6]~0_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[0][6]~q ),
	.datad(\cpu|dp|reg_file|rf~18_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~65 .lut_mask = 16'hAAF0;
defparam \cpu|dp|reg_file|rf~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N13
dffeas \cpu|dp|reg_file|rf[12][0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][0][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux41~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux41~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout )) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (\cpu|dp|reg_file|rf[13][0][6]~q )) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|reg_file|rf[12][0][6]~q )))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datac(\cpu|dp|reg_file|rf[13][0][6]~q ),
	.datad(\cpu|dp|reg_file|rf[12][0][6]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux41~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux41~6 .lut_mask = 16'hD9C8;
defparam \cpu|dp|reg_file|Mux41~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux41~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux41~7_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|reg_file|Mux41~6_combout  & (\cpu|dp|reg_file|rf[14][0][6]~q )) # (!\cpu|dp|reg_file|Mux41~6_combout  & ((\cpu|dp|reg_file|Mux41~5_combout ))))) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (((\cpu|dp|reg_file|Mux41~6_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datab(\cpu|dp|reg_file|rf[14][0][6]~q ),
	.datac(\cpu|dp|reg_file|Mux41~5_combout ),
	.datad(\cpu|dp|reg_file|Mux41~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux41~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux41~7 .lut_mask = 16'hDDA0;
defparam \cpu|dp|reg_file|Mux41~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N29
dffeas \cpu|dp|seg_id_ex|RD1E[0][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[0][6]~4_combout ),
	.asdata(\cpu|dp|reg_file|Mux41~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[0][6] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N10
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WD1M[0][5]~42 (
// Equation(s):
// \cpu|dp|seg_ex_mem|WD1M[0][5]~42_combout  = (\cpu|dp|seg_id_ex|RD1E[0][5]~q  & (!\cpu|dp|seg_ex_mem|WD1M[0][4]~41 )) # (!\cpu|dp|seg_id_ex|RD1E[0][5]~q  & ((\cpu|dp|seg_ex_mem|WD1M[0][4]~41 ) # (GND)))
// \cpu|dp|seg_ex_mem|WD1M[0][5]~43  = CARRY((!\cpu|dp|seg_ex_mem|WD1M[0][4]~41 ) # (!\cpu|dp|seg_id_ex|RD1E[0][5]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|RD1E[0][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|WD1M[0][4]~41 ),
	.combout(\cpu|dp|seg_ex_mem|WD1M[0][5]~42_combout ),
	.cout(\cpu|dp|seg_ex_mem|WD1M[0][5]~43 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[0][5]~42 .lut_mask = 16'h3C3F;
defparam \cpu|dp|seg_ex_mem|WD1M[0][5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N12
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WD1M[0][6]~44 (
// Equation(s):
// \cpu|dp|seg_ex_mem|WD1M[0][6]~44_combout  = ((\cpu|dp|seg_id_ex|RD1E[0][6]~q  $ (\cpu|dp|seg_id_ex|ImmE [6] $ (!\cpu|dp|seg_ex_mem|WD1M[0][5]~43 )))) # (GND)
// \cpu|dp|seg_ex_mem|WD1M[0][6]~45  = CARRY((\cpu|dp|seg_id_ex|RD1E[0][6]~q  & ((\cpu|dp|seg_id_ex|ImmE [6]) # (!\cpu|dp|seg_ex_mem|WD1M[0][5]~43 ))) # (!\cpu|dp|seg_id_ex|RD1E[0][6]~q  & (\cpu|dp|seg_id_ex|ImmE [6] & !\cpu|dp|seg_ex_mem|WD1M[0][5]~43 )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[0][6]~q ),
	.datab(\cpu|dp|seg_id_ex|ImmE [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|WD1M[0][5]~43 ),
	.combout(\cpu|dp|seg_ex_mem|WD1M[0][6]~44_combout ),
	.cout(\cpu|dp|seg_ex_mem|WD1M[0][6]~45 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[0][6]~44 .lut_mask = 16'h698E;
defparam \cpu|dp|seg_ex_mem|WD1M[0][6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y44_N13
dffeas \cpu|dp|seg_ex_mem|WD1M[0][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WD1M[0][6]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WD1M[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[0][6] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WD1M[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N4
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|WD1W[0][6]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|WD1W[0][6]~feeder_combout  = \cpu|dp|seg_ex_mem|WD1M[0][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|seg_ex_mem|WD1M[0][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|WD1W[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[0][6]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|dp|seg_mem_wb|WD1W[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N5
dffeas \cpu|dp|seg_mem_wb|WD1W[0][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|WD1W[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|WD1W[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[0][6] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|WD1W[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~578 (
// Equation(s):
// \cpu|dp|reg_file|rf~578_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11  & (\cpu|dp|seg_mem_wb|WD1W[0][6]~q )) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11  & 
// ((\cpu|dp|reg_file|rf~16_combout  & ((\cpu|dp|reg_file|rf[4][0][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~16_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][6]~q ))))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][6]~q ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11 ),
	.datac(\cpu|dp|reg_file|rf~16_combout ),
	.datad(\cpu|dp|reg_file|rf[4][0][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~578_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~578 .lut_mask = 16'hBA8A;
defparam \cpu|dp|reg_file|rf~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N27
dffeas \cpu|dp|reg_file|rf[0][0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~578_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[0][0][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][0][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[0][6]~12 (
// Equation(s):
// \cpu|dp|reg_file|RD2[0][6]~12_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[12][0][6]~q ))) # (!\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[8][0][6]~q ))

	.dataa(\cpu|dp|reg_file|rf[8][0][6]~q ),
	.datab(gnd),
	.datac(\cpu|dp|ra2mux|y[2]~0_combout ),
	.datad(\cpu|dp|reg_file|rf[12][0][6]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[0][6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[0][6]~12 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|RD2[0][6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[0][6]~13 (
// Equation(s):
// \cpu|dp|reg_file|RD2[0][6]~13_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout )))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & 
// ((\cpu|dp|reg_file|RD2[0][6]~12_combout ))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (\cpu|dp|reg_file|rf[2][0][6]~q ))))

	.dataa(\cpu|dp|reg_file|rf[2][0][6]~q ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datad(\cpu|dp|reg_file|RD2[0][6]~12_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[0][6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[0][6]~13 .lut_mask = 16'hF2C2;
defparam \cpu|dp|reg_file|RD2[0][6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[0][6]~14 (
// Equation(s):
// \cpu|dp|reg_file|RD2[0][6]~14_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|reg_file|RD2[0][6]~13_combout  & ((\cpu|dp|reg_file|rf[6][0][6]~q ))) # (!\cpu|dp|reg_file|RD2[0][6]~13_combout  & (\cpu|dp|reg_file|rf[4][0][6]~q )))) # 
// (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (((\cpu|dp|reg_file|RD2[0][6]~13_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datab(\cpu|dp|reg_file|rf[4][0][6]~q ),
	.datac(\cpu|dp|reg_file|RD2[0][6]~13_combout ),
	.datad(\cpu|dp|reg_file|rf[6][0][6]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[0][6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[0][6]~14 .lut_mask = 16'hF858;
defparam \cpu|dp|reg_file|RD2[0][6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[0][6]~15 (
// Equation(s):
// \cpu|dp|reg_file|RD2[0][6]~15_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|rf[0][0][6]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|RD2[0][6]~14_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf[0][0][6]~q ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.datad(\cpu|dp|reg_file|RD2[0][6]~14_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[0][6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[0][6]~15 .lut_mask = 16'hCFC0;
defparam \cpu|dp|reg_file|RD2[0][6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y40_N11
dffeas \cpu|dp|seg_id_ex|RD2E[0][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[0][6]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[0][6] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N8
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[6]~9 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[6]~9_combout  = (\cpu|dp|seg_id_ex|RD2E[0][6]~q  & (!\cpu|dp|seg_id_ex|VSIFlagE [0] & !\cpu|dp|seg_id_ex|VSIFlagE [1]))

	.dataa(\cpu|dp|seg_id_ex|RD2E[0][6]~q ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datad(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[6]~9 .lut_mask = 16'h000A;
defparam \cpu|dp|alu_lanes|mux3_1|y[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N28
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[6]~10 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[6]~10_combout  = (\cpu|dp|seg_id_ex|RA2E [1] & ((\cpu|dp|seg_id_ex|RD2E[2][6]~q ))) # (!\cpu|dp|seg_id_ex|RA2E [1] & (\cpu|dp|seg_id_ex|RD2E[0][6]~q ))

	.dataa(\cpu|dp|seg_id_ex|RD2E[0][6]~q ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][6]~q ),
	.datac(\cpu|dp|seg_id_ex|RA2E [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[6]~10 .lut_mask = 16'hCACA;
defparam \cpu|dp|alu_lanes|mux3_1|y[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N20
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[6]~11 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[6]~11_combout  = (\cpu|dp|alu_lanes|mux3_1|y[7]~6_combout  & ((\cpu|dp|alu_lanes|mux3_1|y[6]~10_combout ) # ((\cpu|dp|alu_lanes|mux3_1|y[7]~4_combout  & \cpu|dp|seg_id_ex|RD2E[4][6]~q )))) # 
// (!\cpu|dp|alu_lanes|mux3_1|y[7]~6_combout  & (\cpu|dp|alu_lanes|mux3_1|y[7]~4_combout  & (\cpu|dp|seg_id_ex|RD2E[4][6]~q )))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[7]~6_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[7]~4_combout ),
	.datac(\cpu|dp|seg_id_ex|RD2E[4][6]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[6]~10_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[6]~11 .lut_mask = 16'hEAC0;
defparam \cpu|dp|alu_lanes|mux3_1|y[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N30
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[6]~12 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[6]~12_combout  = (\cpu|dp|alu_lanes|mux3_1|y[6]~9_combout ) # ((\cpu|dp|seg_id_ex|VSIFlagE [1] & (\cpu|dp|seg_id_ex|ImmE [6])) # (!\cpu|dp|seg_id_ex|VSIFlagE [1] & ((\cpu|dp|alu_lanes|mux3_1|y[6]~11_combout ))))

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datab(\cpu|dp|seg_id_ex|ImmE [6]),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[6]~9_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[6]~11_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[6]~12 .lut_mask = 16'hFDF8;
defparam \cpu|dp|alu_lanes|mux3_1|y[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N4
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Add0~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Add0~1_combout  = \cpu|dp|seg_id_ex|ALUControlE [2] $ (\cpu|dp|alu_lanes|mux3_1|y[6]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[6]~12_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Add0~1 .lut_mask = 16'h0FF0;
defparam \cpu|dp|alu_lanes|alu1|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~579 (
// Equation(s):
// \cpu|dp|reg_file|rf~579_combout  = (\cpu|dp|reg_file|rf~16_combout  & ((\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11  & ((\cpu|dp|seg_mem_wb|WD1W[0][5]~q ))) # 
// (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11  & (\cpu|dp|reg_file|rf[8][0][5]~0_combout )))) # (!\cpu|dp|reg_file|rf~16_combout  & (((\cpu|dp|seg_mem_wb|WD1W[0][5]~q ))))

	.dataa(\cpu|dp|reg_file|rf~16_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11 ),
	.datac(\cpu|dp|reg_file|rf[8][0][5]~0_combout ),
	.datad(\cpu|dp|seg_mem_wb|WD1W[0][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~579_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~579 .lut_mask = 16'hFD20;
defparam \cpu|dp|reg_file|rf~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N11
dffeas \cpu|dp|reg_file|rf[0][0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~579_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[0][0][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][0][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~89 (
// Equation(s):
// \cpu|dp|reg_file|rf~89_combout  = (\cpu|dp|reg_file|rf~23_combout  & ((\cpu|dp|reg_file|rf[8][0][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~23_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][5]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][5]~q ),
	.datab(\cpu|dp|reg_file|rf~23_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][0][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~89 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N5
dffeas \cpu|dp|reg_file|rf[2][0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][0][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[0][5]~25 (
// Equation(s):
// \cpu|dp|reg_file|RD2[0][5]~25_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|reg_file|rf[4][0][5]~q ) # ((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout )))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (((!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout 
//  & \cpu|dp|reg_file|rf[2][0][5]~q ))))

	.dataa(\cpu|dp|reg_file|rf[4][0][5]~q ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datad(\cpu|dp|reg_file|rf[2][0][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[0][5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[0][5]~25 .lut_mask = 16'hCBC8;
defparam \cpu|dp|reg_file|RD2[0][5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~90 (
// Equation(s):
// \cpu|dp|reg_file|rf~90_combout  = (\cpu|dp|reg_file|rf~25_combout  & ((\cpu|dp|reg_file|rf[8][0][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~25_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][5]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][5]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~25_combout ),
	.datad(\cpu|dp|reg_file|rf[8][0][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~90_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~90 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N7
dffeas \cpu|dp|reg_file|rf[6][0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][0][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~87 (
// Equation(s):
// \cpu|dp|reg_file|rf~87_combout  = (\cpu|dp|reg_file|rf~18_combout  & ((\cpu|dp|reg_file|rf[8][0][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~18_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][5]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][5]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~18_combout ),
	.datad(\cpu|dp|reg_file|rf[8][0][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~87_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~87 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N7
dffeas \cpu|dp|reg_file|rf[12][0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][0][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y42_N31
dffeas \cpu|dp|reg_file|rf[8][0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[8][0][5]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~20_combout ),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][0][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[0][5]~24 (
// Equation(s):
// \cpu|dp|reg_file|RD2[0][5]~24_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[12][0][5]~q )) # (!\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[8][0][5]~q )))

	.dataa(\cpu|dp|reg_file|rf[12][0][5]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[8][0][5]~q ),
	.datad(\cpu|dp|ra2mux|y[2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[0][5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[0][5]~24 .lut_mask = 16'hAAF0;
defparam \cpu|dp|reg_file|RD2[0][5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[0][5]~26 (
// Equation(s):
// \cpu|dp|reg_file|RD2[0][5]~26_combout  = (\cpu|dp|reg_file|RD2[0][5]~25_combout  & (((\cpu|dp|reg_file|rf[6][0][5]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ))) # (!\cpu|dp|reg_file|RD2[0][5]~25_combout  & (\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & 
// ((\cpu|dp|reg_file|RD2[0][5]~24_combout ))))

	.dataa(\cpu|dp|reg_file|RD2[0][5]~25_combout ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datac(\cpu|dp|reg_file|rf[6][0][5]~q ),
	.datad(\cpu|dp|reg_file|RD2[0][5]~24_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[0][5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[0][5]~26 .lut_mask = 16'hE6A2;
defparam \cpu|dp|reg_file|RD2[0][5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[0][5]~27 (
// Equation(s):
// \cpu|dp|reg_file|RD2[0][5]~27_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|rf[0][0][5]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|RD2[0][5]~26_combout )))

	.dataa(\cpu|dp|reg_file|rf[0][0][5]~q ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.datad(\cpu|dp|reg_file|RD2[0][5]~26_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[0][5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[0][5]~27 .lut_mask = 16'hAFA0;
defparam \cpu|dp|reg_file|RD2[0][5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N9
dffeas \cpu|dp|seg_id_ex|RD2E[0][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[0][5]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[0][5] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N12
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[5]~13 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[5]~13_combout  = (!\cpu|dp|seg_id_ex|VSIFlagE [0] & (!\cpu|dp|seg_id_ex|VSIFlagE [1] & \cpu|dp|seg_id_ex|RD2E[0][5]~q ))

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datad(\cpu|dp|seg_id_ex|RD2E[0][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[5]~13 .lut_mask = 16'h0500;
defparam \cpu|dp|alu_lanes|mux3_1|y[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N8
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Add0~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Add0~2_combout  = \cpu|dp|seg_id_ex|ALUControlE [2] $ (((\cpu|dp|alu_lanes|mux3_1|y[5]~15_combout ) # (\cpu|dp|alu_lanes|mux3_1|y[5]~13_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[5]~15_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[5]~13_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Add0~2 .lut_mask = 16'h333C;
defparam \cpu|dp|alu_lanes|alu1|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N6
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WD1M[0][3]~38 (
// Equation(s):
// \cpu|dp|seg_ex_mem|WD1M[0][3]~38_combout  = (\cpu|dp|seg_id_ex|ImmE [3] & ((\cpu|dp|seg_id_ex|RD1E[0][3]~q  & (\cpu|dp|seg_ex_mem|WD1M[0][2]~37  & VCC)) # (!\cpu|dp|seg_id_ex|RD1E[0][3]~q  & (!\cpu|dp|seg_ex_mem|WD1M[0][2]~37 )))) # 
// (!\cpu|dp|seg_id_ex|ImmE [3] & ((\cpu|dp|seg_id_ex|RD1E[0][3]~q  & (!\cpu|dp|seg_ex_mem|WD1M[0][2]~37 )) # (!\cpu|dp|seg_id_ex|RD1E[0][3]~q  & ((\cpu|dp|seg_ex_mem|WD1M[0][2]~37 ) # (GND)))))
// \cpu|dp|seg_ex_mem|WD1M[0][3]~39  = CARRY((\cpu|dp|seg_id_ex|ImmE [3] & (!\cpu|dp|seg_id_ex|RD1E[0][3]~q  & !\cpu|dp|seg_ex_mem|WD1M[0][2]~37 )) # (!\cpu|dp|seg_id_ex|ImmE [3] & ((!\cpu|dp|seg_ex_mem|WD1M[0][2]~37 ) # (!\cpu|dp|seg_id_ex|RD1E[0][3]~q ))))

	.dataa(\cpu|dp|seg_id_ex|ImmE [3]),
	.datab(\cpu|dp|seg_id_ex|RD1E[0][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|WD1M[0][2]~37 ),
	.combout(\cpu|dp|seg_ex_mem|WD1M[0][3]~38_combout ),
	.cout(\cpu|dp|seg_ex_mem|WD1M[0][3]~39 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[0][3]~38 .lut_mask = 16'h9617;
defparam \cpu|dp|seg_ex_mem|WD1M[0][3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N8
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WD1M[0][4]~40 (
// Equation(s):
// \cpu|dp|seg_ex_mem|WD1M[0][4]~40_combout  = (\cpu|dp|seg_id_ex|RD1E[0][4]~q  & (\cpu|dp|seg_ex_mem|WD1M[0][3]~39  $ (GND))) # (!\cpu|dp|seg_id_ex|RD1E[0][4]~q  & (!\cpu|dp|seg_ex_mem|WD1M[0][3]~39  & VCC))
// \cpu|dp|seg_ex_mem|WD1M[0][4]~41  = CARRY((\cpu|dp|seg_id_ex|RD1E[0][4]~q  & !\cpu|dp|seg_ex_mem|WD1M[0][3]~39 ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|RD1E[0][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|WD1M[0][3]~39 ),
	.combout(\cpu|dp|seg_ex_mem|WD1M[0][4]~40_combout ),
	.cout(\cpu|dp|seg_ex_mem|WD1M[0][4]~41 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[0][4]~40 .lut_mask = 16'hC30C;
defparam \cpu|dp|seg_ex_mem|WD1M[0][4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y44_N9
dffeas \cpu|dp|seg_ex_mem|WD1M[0][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WD1M[0][4]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WD1M[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[0][4] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WD1M[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y41_N1
dffeas \cpu|dp|seg_mem_wb|WD1W[0][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_ex_mem|WD1M[0][4]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|WD1W[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[0][4] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|WD1W[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~580 (
// Equation(s):
// \cpu|dp|reg_file|rf~580_combout  = (\cpu|dp|reg_file|rf~16_combout  & ((\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11  & (\cpu|dp|seg_mem_wb|WD1W[0][4]~q )) # 
// (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11  & ((\cpu|dp|reg_file|rf[4][0][4]~0_combout ))))) # (!\cpu|dp|reg_file|rf~16_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][4]~q ))

	.dataa(\cpu|dp|reg_file|rf~16_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[0][4]~q ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11 ),
	.datad(\cpu|dp|reg_file|rf[4][0][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~580_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~580 .lut_mask = 16'hCEC4;
defparam \cpu|dp|reg_file|rf~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N13
dffeas \cpu|dp|reg_file|rf[0][0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~580_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[0][0][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][0][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~111 (
// Equation(s):
// \cpu|dp|reg_file|rf~111_combout  = (\cpu|dp|reg_file|rf~23_combout  & (\cpu|dp|reg_file|rf[4][0][4]~0_combout )) # (!\cpu|dp|reg_file|rf~23_combout  & ((\cpu|dp|seg_mem_wb|WD1W[0][4]~q )))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~23_combout ),
	.datac(\cpu|dp|reg_file|rf[4][0][4]~0_combout ),
	.datad(\cpu|dp|seg_mem_wb|WD1W[0][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~111_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~111 .lut_mask = 16'hF3C0;
defparam \cpu|dp|reg_file|rf~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N25
dffeas \cpu|dp|reg_file|rf[2][0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~111_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][0][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~109 (
// Equation(s):
// \cpu|dp|reg_file|rf~109_combout  = (\cpu|dp|reg_file|rf~18_combout  & ((\cpu|dp|reg_file|rf[4][0][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~18_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][4]~q ))

	.dataa(\cpu|dp|reg_file|rf~18_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[0][4]~q ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[4][0][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~109_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~109 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N23
dffeas \cpu|dp|reg_file|rf[12][0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][0][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~110 (
// Equation(s):
// \cpu|dp|reg_file|rf~110_combout  = (\cpu|dp|reg_file|rf~20_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][4]~q )) # (!\cpu|dp|reg_file|rf~20_combout  & ((\cpu|dp|reg_file|rf[4][0][4]~0_combout )))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][4]~q ),
	.datab(\cpu|dp|reg_file|rf~20_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[4][0][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~110_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~110 .lut_mask = 16'hBB88;
defparam \cpu|dp|reg_file|rf~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N31
dffeas \cpu|dp|reg_file|rf[8][0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][0][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[0][4]~36 (
// Equation(s):
// \cpu|dp|reg_file|RD2[0][4]~36_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[12][0][4]~q )) # (!\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[8][0][4]~q )))

	.dataa(\cpu|dp|reg_file|rf[12][0][4]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[8][0][4]~q ),
	.datad(\cpu|dp|ra2mux|y[2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[0][4]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[0][4]~36 .lut_mask = 16'hAAF0;
defparam \cpu|dp|reg_file|RD2[0][4]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[0][4]~37 (
// Equation(s):
// \cpu|dp|reg_file|RD2[0][4]~37_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (((\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ) # (\cpu|dp|reg_file|RD2[0][4]~36_combout )))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (\cpu|dp|reg_file|rf[2][0][4]~q  & 
// (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout )))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datab(\cpu|dp|reg_file|rf[2][0][4]~q ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datad(\cpu|dp|reg_file|RD2[0][4]~36_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[0][4]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[0][4]~37 .lut_mask = 16'hAEA4;
defparam \cpu|dp|reg_file|RD2[0][4]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~112 (
// Equation(s):
// \cpu|dp|reg_file|rf~112_combout  = (\cpu|dp|reg_file|rf~25_combout  & (\cpu|dp|reg_file|rf[4][0][4]~0_combout )) # (!\cpu|dp|reg_file|rf~25_combout  & ((\cpu|dp|seg_mem_wb|WD1W[0][4]~q )))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~25_combout ),
	.datac(\cpu|dp|reg_file|rf[4][0][4]~0_combout ),
	.datad(\cpu|dp|seg_mem_wb|WD1W[0][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~112_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~112 .lut_mask = 16'hF3C0;
defparam \cpu|dp|reg_file|rf~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N31
dffeas \cpu|dp|reg_file|rf[6][0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~112_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][0][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[0][4]~38 (
// Equation(s):
// \cpu|dp|reg_file|RD2[0][4]~38_combout  = (\cpu|dp|reg_file|RD2[0][4]~37_combout  & (((\cpu|dp|reg_file|rf[6][0][4]~q ) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout )))) # (!\cpu|dp|reg_file|RD2[0][4]~37_combout  & (\cpu|dp|reg_file|rf[4][0][4]~q  & 
// (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout )))

	.dataa(\cpu|dp|reg_file|RD2[0][4]~37_combout ),
	.datab(\cpu|dp|reg_file|rf[4][0][4]~q ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datad(\cpu|dp|reg_file|rf[6][0][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[0][4]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[0][4]~38 .lut_mask = 16'hEA4A;
defparam \cpu|dp|reg_file|RD2[0][4]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y42_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[0][4]~39 (
// Equation(s):
// \cpu|dp|reg_file|RD2[0][4]~39_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|rf[0][0][4]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|RD2[0][4]~38_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf[0][0][4]~q ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.datad(\cpu|dp|reg_file|RD2[0][4]~38_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[0][4]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[0][4]~39 .lut_mask = 16'hCFC0;
defparam \cpu|dp|reg_file|RD2[0][4]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y42_N17
dffeas \cpu|dp|seg_id_ex|RD2E[0][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[0][4]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[0][4] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N20
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Add0~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Add0~3_combout  = \cpu|dp|seg_id_ex|ALUControlE [2] $ (((\cpu|dp|alu_lanes|mux3_1|y[4]~17_combout ) # ((\cpu|dp|seg_id_ex|RD2E[0][4]~q  & !\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD2E[0][4]~q ),
	.datab(\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout ),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[4]~17_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Add0~3 .lut_mask = 16'h0FD2;
defparam \cpu|dp|alu_lanes|alu1|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~581 (
// Equation(s):
// \cpu|dp|reg_file|rf~581_combout  = (\cpu|dp|reg_file|rf~16_combout  & ((\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11  & (\cpu|dp|seg_mem_wb|WD1W[0][3]~q )) # 
// (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11  & ((\cpu|dp|reg_file|rf[8][0][3]~0_combout ))))) # (!\cpu|dp|reg_file|rf~16_combout  & (((\cpu|dp|seg_mem_wb|WD1W[0][3]~q ))))

	.dataa(\cpu|dp|reg_file|rf~16_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11 ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[0][3]~q ),
	.datad(\cpu|dp|reg_file|rf[8][0][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~581_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~581 .lut_mask = 16'hF2D0;
defparam \cpu|dp|reg_file|rf~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N1
dffeas \cpu|dp|reg_file|rf[0][0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~581_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[0][0][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][0][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~142 (
// Equation(s):
// \cpu|dp|reg_file|rf~142_combout  = (\cpu|dp|reg_file|rf~23_combout  & ((\cpu|dp|reg_file|rf[8][0][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~23_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][3]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][3]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~23_combout ),
	.datad(\cpu|dp|reg_file|rf[8][0][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~142_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~142 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N25
dffeas \cpu|dp|reg_file|rf[2][0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~142_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][0][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~141 (
// Equation(s):
// \cpu|dp|reg_file|rf~141_combout  = (\cpu|dp|reg_file|rf~21_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][3]~q )) # (!\cpu|dp|reg_file|rf~21_combout  & ((\cpu|dp|reg_file|rf[8][0][3]~0_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~21_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[0][3]~q ),
	.datad(\cpu|dp|reg_file|rf[8][0][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~141_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~141 .lut_mask = 16'hF3C0;
defparam \cpu|dp|reg_file|rf~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N19
dffeas \cpu|dp|reg_file|rf[4][0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~141_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][0][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[0][3]~57 (
// Equation(s):
// \cpu|dp|reg_file|RD2[0][3]~57_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ) # (\cpu|dp|reg_file|rf[4][0][3]~q )))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (\cpu|dp|reg_file|rf[2][0][3]~q  & 
// (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datab(\cpu|dp|reg_file|rf[2][0][3]~q ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datad(\cpu|dp|reg_file|rf[4][0][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[0][3]~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[0][3]~57 .lut_mask = 16'hAEA4;
defparam \cpu|dp|reg_file|RD2[0][3]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~143 (
// Equation(s):
// \cpu|dp|reg_file|rf~143_combout  = (\cpu|dp|reg_file|rf~25_combout  & ((\cpu|dp|reg_file|rf[8][0][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~25_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][3]~q ))

	.dataa(\cpu|dp|reg_file|rf~25_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[0][3]~q ),
	.datad(\cpu|dp|reg_file|rf[8][0][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~143_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~143 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N11
dffeas \cpu|dp|reg_file|rf[6][0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~143_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][0][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~140 (
// Equation(s):
// \cpu|dp|reg_file|rf~140_combout  = (\cpu|dp|reg_file|rf~18_combout  & ((\cpu|dp|reg_file|rf[8][0][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~18_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][3]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][3]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~18_combout ),
	.datad(\cpu|dp|reg_file|rf[8][0][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~140_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~140 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N21
dffeas \cpu|dp|reg_file|rf[12][0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~140_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][0][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y42_N29
dffeas \cpu|dp|reg_file|rf[8][0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[8][0][3]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~20_combout ),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][0][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[0][3]~56 (
// Equation(s):
// \cpu|dp|reg_file|RD2[0][3]~56_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[12][0][3]~q )) # (!\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[8][0][3]~q )))

	.dataa(\cpu|dp|reg_file|rf[12][0][3]~q ),
	.datab(gnd),
	.datac(\cpu|dp|ra2mux|y[2]~0_combout ),
	.datad(\cpu|dp|reg_file|rf[8][0][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[0][3]~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[0][3]~56 .lut_mask = 16'hAFA0;
defparam \cpu|dp|reg_file|RD2[0][3]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[0][3]~58 (
// Equation(s):
// \cpu|dp|reg_file|RD2[0][3]~58_combout  = (\cpu|dp|reg_file|RD2[0][3]~57_combout  & ((\cpu|dp|reg_file|rf[6][0][3]~q ) # ((!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout )))) # (!\cpu|dp|reg_file|RD2[0][3]~57_combout  & (((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  
// & \cpu|dp|reg_file|RD2[0][3]~56_combout ))))

	.dataa(\cpu|dp|reg_file|RD2[0][3]~57_combout ),
	.datab(\cpu|dp|reg_file|rf[6][0][3]~q ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datad(\cpu|dp|reg_file|RD2[0][3]~56_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[0][3]~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[0][3]~58 .lut_mask = 16'hDA8A;
defparam \cpu|dp|reg_file|RD2[0][3]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[0][3]~59 (
// Equation(s):
// \cpu|dp|reg_file|RD2[0][3]~59_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|rf[0][0][3]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|RD2[0][3]~58_combout )))

	.dataa(\cpu|dp|reg_file|rf[0][0][3]~q ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.datad(\cpu|dp|reg_file|RD2[0][3]~58_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[0][3]~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[0][3]~59 .lut_mask = 16'hAFA0;
defparam \cpu|dp|reg_file|RD2[0][3]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N5
dffeas \cpu|dp|seg_id_ex|RD2E[0][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[0][3]~59_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[0][3] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N24
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[3]~21 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[3]~21_combout  = (!\cpu|dp|seg_id_ex|VSIFlagE [1] & (\cpu|dp|seg_id_ex|RD2E[0][3]~q  & !\cpu|dp|seg_id_ex|VSIFlagE [0]))

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datab(\cpu|dp|seg_id_ex|RD2E[0][3]~q ),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[3]~21 .lut_mask = 16'h0044;
defparam \cpu|dp|alu_lanes|mux3_1|y[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N14
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[3]~19 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[3]~19_combout  = (\cpu|dp|alu_lanes|mux3_1|y[7]~6_combout  & ((\cpu|dp|seg_id_ex|RA2E [1] & ((\cpu|dp|seg_id_ex|RD2E[2][3]~q ))) # (!\cpu|dp|seg_id_ex|RA2E [1] & (\cpu|dp|seg_id_ex|RD2E[0][3]~q ))))

	.dataa(\cpu|dp|seg_id_ex|RD2E[0][3]~q ),
	.datab(\cpu|dp|seg_id_ex|RA2E [1]),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[7]~6_combout ),
	.datad(\cpu|dp|seg_id_ex|RD2E[2][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[3]~19 .lut_mask = 16'hE020;
defparam \cpu|dp|alu_lanes|mux3_1|y[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N28
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[3]~18 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[3]~18_combout  = (\cpu|dp|seg_id_ex|RD2E[4][3]~q  & \cpu|dp|alu_lanes|mux3_1|y[7]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|RD2E[4][3]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[7]~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[3]~18 .lut_mask = 16'hF000;
defparam \cpu|dp|alu_lanes|mux3_1|y[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N6
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[3]~20 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[3]~20_combout  = (\cpu|dp|seg_id_ex|VSIFlagE [1] & (!\cpu|dp|seg_id_ex|ImmE [3])) # (!\cpu|dp|seg_id_ex|VSIFlagE [1] & (((!\cpu|dp|alu_lanes|mux3_1|y[3]~19_combout  & !\cpu|dp|alu_lanes|mux3_1|y[3]~18_combout ))))

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datab(\cpu|dp|seg_id_ex|ImmE [3]),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[3]~19_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[3]~18_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[3]~20 .lut_mask = 16'h2227;
defparam \cpu|dp|alu_lanes|mux3_1|y[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N12
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Add0~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Add0~4_combout  = \cpu|dp|seg_id_ex|ALUControlE [2] $ (((\cpu|dp|alu_lanes|mux3_1|y[3]~21_combout ) # (!\cpu|dp|alu_lanes|mux3_1|y[3]~20_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[3]~21_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[3]~20_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Add0~4 .lut_mask = 16'h3C33;
defparam \cpu|dp|alu_lanes|alu1|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y40_N8
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Add0~7 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Add0~7_combout  = \cpu|dp|seg_id_ex|ALUControlE [2] $ (((\cpu|dp|alu_lanes|mux3_1|y[0]~31_combout ) # ((!\cpu|dp|seg_id_ex|VSIFlagE [1] & \cpu|dp|alu_lanes|mux3_1|y[0]~30_combout ))))

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datab(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[0]~31_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[0]~30_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Add0~7 .lut_mask = 16'h393C;
defparam \cpu|dp|alu_lanes|alu1|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y39_N6
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Add0~9 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Add0~9_cout  = CARRY(\cpu|dp|seg_id_ex|ALUControlE [1])

	.dataa(\cpu|dp|seg_id_ex|ALUControlE [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu|dp|alu_lanes|alu1|Add0~9_cout ));
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Add0~9 .lut_mask = 16'h00AA;
defparam \cpu|dp|alu_lanes|alu1|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y39_N8
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Add0~10 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Add0~10_combout  = (\cpu|dp|seg_id_ex|RD1E[0][0]~q  & ((\cpu|dp|alu_lanes|alu1|Add0~7_combout  & (\cpu|dp|alu_lanes|alu1|Add0~9_cout  & VCC)) # (!\cpu|dp|alu_lanes|alu1|Add0~7_combout  & (!\cpu|dp|alu_lanes|alu1|Add0~9_cout )))) # 
// (!\cpu|dp|seg_id_ex|RD1E[0][0]~q  & ((\cpu|dp|alu_lanes|alu1|Add0~7_combout  & (!\cpu|dp|alu_lanes|alu1|Add0~9_cout )) # (!\cpu|dp|alu_lanes|alu1|Add0~7_combout  & ((\cpu|dp|alu_lanes|alu1|Add0~9_cout ) # (GND)))))
// \cpu|dp|alu_lanes|alu1|Add0~11  = CARRY((\cpu|dp|seg_id_ex|RD1E[0][0]~q  & (!\cpu|dp|alu_lanes|alu1|Add0~7_combout  & !\cpu|dp|alu_lanes|alu1|Add0~9_cout )) # (!\cpu|dp|seg_id_ex|RD1E[0][0]~q  & ((!\cpu|dp|alu_lanes|alu1|Add0~9_cout ) # 
// (!\cpu|dp|alu_lanes|alu1|Add0~7_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[0][0]~q ),
	.datab(\cpu|dp|alu_lanes|alu1|Add0~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu_lanes|alu1|Add0~9_cout ),
	.combout(\cpu|dp|alu_lanes|alu1|Add0~10_combout ),
	.cout(\cpu|dp|alu_lanes|alu1|Add0~11 ));
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Add0~10 .lut_mask = 16'h9617;
defparam \cpu|dp|alu_lanes|alu1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y39_N10
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Add0~12 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Add0~12_combout  = ((\cpu|dp|seg_id_ex|RD1E[0][1]~q  $ (\cpu|dp|alu_lanes|alu1|Add0~6_combout  $ (!\cpu|dp|alu_lanes|alu1|Add0~11 )))) # (GND)
// \cpu|dp|alu_lanes|alu1|Add0~13  = CARRY((\cpu|dp|seg_id_ex|RD1E[0][1]~q  & ((\cpu|dp|alu_lanes|alu1|Add0~6_combout ) # (!\cpu|dp|alu_lanes|alu1|Add0~11 ))) # (!\cpu|dp|seg_id_ex|RD1E[0][1]~q  & (\cpu|dp|alu_lanes|alu1|Add0~6_combout  & 
// !\cpu|dp|alu_lanes|alu1|Add0~11 )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[0][1]~q ),
	.datab(\cpu|dp|alu_lanes|alu1|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu_lanes|alu1|Add0~11 ),
	.combout(\cpu|dp|alu_lanes|alu1|Add0~12_combout ),
	.cout(\cpu|dp|alu_lanes|alu1|Add0~13 ));
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Add0~12 .lut_mask = 16'h698E;
defparam \cpu|dp|alu_lanes|alu1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y39_N12
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Add0~14 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Add0~14_combout  = (\cpu|dp|seg_id_ex|RD1E[0][2]~q  & ((\cpu|dp|alu_lanes|alu1|Add0~5_combout  & (\cpu|dp|alu_lanes|alu1|Add0~13  & VCC)) # (!\cpu|dp|alu_lanes|alu1|Add0~5_combout  & (!\cpu|dp|alu_lanes|alu1|Add0~13 )))) # 
// (!\cpu|dp|seg_id_ex|RD1E[0][2]~q  & ((\cpu|dp|alu_lanes|alu1|Add0~5_combout  & (!\cpu|dp|alu_lanes|alu1|Add0~13 )) # (!\cpu|dp|alu_lanes|alu1|Add0~5_combout  & ((\cpu|dp|alu_lanes|alu1|Add0~13 ) # (GND)))))
// \cpu|dp|alu_lanes|alu1|Add0~15  = CARRY((\cpu|dp|seg_id_ex|RD1E[0][2]~q  & (!\cpu|dp|alu_lanes|alu1|Add0~5_combout  & !\cpu|dp|alu_lanes|alu1|Add0~13 )) # (!\cpu|dp|seg_id_ex|RD1E[0][2]~q  & ((!\cpu|dp|alu_lanes|alu1|Add0~13 ) # 
// (!\cpu|dp|alu_lanes|alu1|Add0~5_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[0][2]~q ),
	.datab(\cpu|dp|alu_lanes|alu1|Add0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu_lanes|alu1|Add0~13 ),
	.combout(\cpu|dp|alu_lanes|alu1|Add0~14_combout ),
	.cout(\cpu|dp|alu_lanes|alu1|Add0~15 ));
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Add0~14 .lut_mask = 16'h9617;
defparam \cpu|dp|alu_lanes|alu1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y39_N14
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Add0~16 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Add0~16_combout  = ((\cpu|dp|alu_lanes|alu1|Add0~4_combout  $ (\cpu|dp|seg_id_ex|RD1E[0][3]~q  $ (!\cpu|dp|alu_lanes|alu1|Add0~15 )))) # (GND)
// \cpu|dp|alu_lanes|alu1|Add0~17  = CARRY((\cpu|dp|alu_lanes|alu1|Add0~4_combout  & ((\cpu|dp|seg_id_ex|RD1E[0][3]~q ) # (!\cpu|dp|alu_lanes|alu1|Add0~15 ))) # (!\cpu|dp|alu_lanes|alu1|Add0~4_combout  & (\cpu|dp|seg_id_ex|RD1E[0][3]~q  & 
// !\cpu|dp|alu_lanes|alu1|Add0~15 )))

	.dataa(\cpu|dp|alu_lanes|alu1|Add0~4_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[0][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu_lanes|alu1|Add0~15 ),
	.combout(\cpu|dp|alu_lanes|alu1|Add0~16_combout ),
	.cout(\cpu|dp|alu_lanes|alu1|Add0~17 ));
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Add0~16 .lut_mask = 16'h698E;
defparam \cpu|dp|alu_lanes|alu1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y39_N16
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Add0~18 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Add0~18_combout  = (\cpu|dp|alu_lanes|alu1|Add0~3_combout  & ((\cpu|dp|seg_id_ex|RD1E[0][4]~q  & (\cpu|dp|alu_lanes|alu1|Add0~17  & VCC)) # (!\cpu|dp|seg_id_ex|RD1E[0][4]~q  & (!\cpu|dp|alu_lanes|alu1|Add0~17 )))) # 
// (!\cpu|dp|alu_lanes|alu1|Add0~3_combout  & ((\cpu|dp|seg_id_ex|RD1E[0][4]~q  & (!\cpu|dp|alu_lanes|alu1|Add0~17 )) # (!\cpu|dp|seg_id_ex|RD1E[0][4]~q  & ((\cpu|dp|alu_lanes|alu1|Add0~17 ) # (GND)))))
// \cpu|dp|alu_lanes|alu1|Add0~19  = CARRY((\cpu|dp|alu_lanes|alu1|Add0~3_combout  & (!\cpu|dp|seg_id_ex|RD1E[0][4]~q  & !\cpu|dp|alu_lanes|alu1|Add0~17 )) # (!\cpu|dp|alu_lanes|alu1|Add0~3_combout  & ((!\cpu|dp|alu_lanes|alu1|Add0~17 ) # 
// (!\cpu|dp|seg_id_ex|RD1E[0][4]~q ))))

	.dataa(\cpu|dp|alu_lanes|alu1|Add0~3_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[0][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu_lanes|alu1|Add0~17 ),
	.combout(\cpu|dp|alu_lanes|alu1|Add0~18_combout ),
	.cout(\cpu|dp|alu_lanes|alu1|Add0~19 ));
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Add0~18 .lut_mask = 16'h9617;
defparam \cpu|dp|alu_lanes|alu1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y39_N18
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Add0~20 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Add0~20_combout  = ((\cpu|dp|seg_id_ex|RD1E[0][5]~q  $ (\cpu|dp|alu_lanes|alu1|Add0~2_combout  $ (!\cpu|dp|alu_lanes|alu1|Add0~19 )))) # (GND)
// \cpu|dp|alu_lanes|alu1|Add0~21  = CARRY((\cpu|dp|seg_id_ex|RD1E[0][5]~q  & ((\cpu|dp|alu_lanes|alu1|Add0~2_combout ) # (!\cpu|dp|alu_lanes|alu1|Add0~19 ))) # (!\cpu|dp|seg_id_ex|RD1E[0][5]~q  & (\cpu|dp|alu_lanes|alu1|Add0~2_combout  & 
// !\cpu|dp|alu_lanes|alu1|Add0~19 )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[0][5]~q ),
	.datab(\cpu|dp|alu_lanes|alu1|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu_lanes|alu1|Add0~19 ),
	.combout(\cpu|dp|alu_lanes|alu1|Add0~20_combout ),
	.cout(\cpu|dp|alu_lanes|alu1|Add0~21 ));
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Add0~20 .lut_mask = 16'h698E;
defparam \cpu|dp|alu_lanes|alu1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y39_N20
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Add0~22 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Add0~22_combout  = (\cpu|dp|alu_lanes|alu1|Add0~1_combout  & ((\cpu|dp|seg_id_ex|RD1E[0][6]~q  & (\cpu|dp|alu_lanes|alu1|Add0~21  & VCC)) # (!\cpu|dp|seg_id_ex|RD1E[0][6]~q  & (!\cpu|dp|alu_lanes|alu1|Add0~21 )))) # 
// (!\cpu|dp|alu_lanes|alu1|Add0~1_combout  & ((\cpu|dp|seg_id_ex|RD1E[0][6]~q  & (!\cpu|dp|alu_lanes|alu1|Add0~21 )) # (!\cpu|dp|seg_id_ex|RD1E[0][6]~q  & ((\cpu|dp|alu_lanes|alu1|Add0~21 ) # (GND)))))
// \cpu|dp|alu_lanes|alu1|Add0~23  = CARRY((\cpu|dp|alu_lanes|alu1|Add0~1_combout  & (!\cpu|dp|seg_id_ex|RD1E[0][6]~q  & !\cpu|dp|alu_lanes|alu1|Add0~21 )) # (!\cpu|dp|alu_lanes|alu1|Add0~1_combout  & ((!\cpu|dp|alu_lanes|alu1|Add0~21 ) # 
// (!\cpu|dp|seg_id_ex|RD1E[0][6]~q ))))

	.dataa(\cpu|dp|alu_lanes|alu1|Add0~1_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[0][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu_lanes|alu1|Add0~21 ),
	.combout(\cpu|dp|alu_lanes|alu1|Add0~22_combout ),
	.cout(\cpu|dp|alu_lanes|alu1|Add0~23 ));
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Add0~22 .lut_mask = 16'h9617;
defparam \cpu|dp|alu_lanes|alu1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N30
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[3]~44 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[3]~44_combout  = ((!\cpu|dp|seg_id_ex|VSIFlagE [0] & (\cpu|dp|seg_id_ex|RD2E[0][3]~q  & !\cpu|dp|seg_id_ex|VSIFlagE [1]))) # (!\cpu|dp|alu_lanes|mux3_1|y[3]~20_combout )

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datab(\cpu|dp|seg_id_ex|RD2E[0][3]~q ),
	.datac(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[3]~20_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[3]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[3]~44 .lut_mask = 16'h04FF;
defparam \cpu|dp|alu_lanes|mux3_1|y[3]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y41_N8
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[2]~36 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[2]~36_combout  = (\cpu|dp|seg_id_ex|RA2E [1] & ((\cpu|dp|seg_id_ex|RD2E[2][2]~q ))) # (!\cpu|dp|seg_id_ex|RA2E [1] & (\cpu|dp|seg_id_ex|RD2E[0][2]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|RD2E[0][2]~q ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][2]~q ),
	.datad(\cpu|dp|seg_id_ex|RA2E [1]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[2]~36 .lut_mask = 16'hF0CC;
defparam \cpu|dp|alu_lanes|mux3_1|y[2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y41_N6
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[2]~37 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[2]~37_combout  = (\cpu|dp|alu_lanes|mux3_1|y[7]~4_combout  & ((\cpu|dp|seg_id_ex|RD2E[4][2]~q ) # ((\cpu|dp|alu_lanes|mux3_1|y[2]~36_combout  & \cpu|dp|alu_lanes|mux3_1|y[7]~6_combout )))) # 
// (!\cpu|dp|alu_lanes|mux3_1|y[7]~4_combout  & (\cpu|dp|alu_lanes|mux3_1|y[2]~36_combout  & ((\cpu|dp|alu_lanes|mux3_1|y[7]~6_combout ))))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[7]~4_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[2]~36_combout ),
	.datac(\cpu|dp|seg_id_ex|RD2E[4][2]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[7]~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[2]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[2]~37 .lut_mask = 16'hECA0;
defparam \cpu|dp|alu_lanes|mux3_1|y[2]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y41_N12
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[2]~38 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[2]~38_combout  = (\cpu|dp|alu_lanes|mux3_1|y[2]~25_combout ) # ((\cpu|dp|seg_id_ex|VSIFlagE [1] & ((\cpu|dp|seg_id_ex|ImmE [2]))) # (!\cpu|dp|seg_id_ex|VSIFlagE [1] & (\cpu|dp|alu_lanes|mux3_1|y[2]~37_combout )))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[2]~37_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[2]~25_combout ),
	.datac(\cpu|dp|seg_id_ex|ImmE [2]),
	.datad(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[2]~38 .lut_mask = 16'hFCEE;
defparam \cpu|dp|alu_lanes|mux3_1|y[2]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N28
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[4]~32 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[4]~32_combout  = (!\cpu|dp|seg_id_ex|VSIFlagE [1] & (!\cpu|dp|seg_id_ex|VSIFlagE [0] & \cpu|dp|seg_id_ex|RD2E[0][4]~q ))

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datab(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datac(\cpu|dp|seg_id_ex|RD2E[0][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[4]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[4]~32 .lut_mask = 16'h1010;
defparam \cpu|dp|alu_lanes|mux3_1|y[4]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N14
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Add0~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Add0~2_combout  = \cpu|dp|seg_id_ex|ALUControlE [2] $ (((\cpu|dp|alu_lanes|mux3_1|y[5]~15_combout ) # ((!\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout  & \cpu|dp|seg_id_ex|RD2E[2][5]~q ))))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[5]~15_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][5]~q ),
	.datad(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Add0~2 .lut_mask = 16'h45BA;
defparam \cpu|dp|alu_lanes|alu3|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y41_N10
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[2][4]~106 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[2][4]~106_combout  = (\cpu|dp|seg_id_ex|RD1E[2][4]~q  & ((\cpu|dp|alu_lanes|alu3|Add0~3_combout  & (\cpu|dp|seg_ex_mem|ALUOutputM[2][3]~105  & VCC)) # (!\cpu|dp|alu_lanes|alu3|Add0~3_combout  & 
// (!\cpu|dp|seg_ex_mem|ALUOutputM[2][3]~105 )))) # (!\cpu|dp|seg_id_ex|RD1E[2][4]~q  & ((\cpu|dp|alu_lanes|alu3|Add0~3_combout  & (!\cpu|dp|seg_ex_mem|ALUOutputM[2][3]~105 )) # (!\cpu|dp|alu_lanes|alu3|Add0~3_combout  & 
// ((\cpu|dp|seg_ex_mem|ALUOutputM[2][3]~105 ) # (GND)))))
// \cpu|dp|seg_ex_mem|ALUOutputM[2][4]~107  = CARRY((\cpu|dp|seg_id_ex|RD1E[2][4]~q  & (!\cpu|dp|alu_lanes|alu3|Add0~3_combout  & !\cpu|dp|seg_ex_mem|ALUOutputM[2][3]~105 )) # (!\cpu|dp|seg_id_ex|RD1E[2][4]~q  & ((!\cpu|dp|seg_ex_mem|ALUOutputM[2][3]~105 ) # 
// (!\cpu|dp|alu_lanes|alu3|Add0~3_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[2][4]~q ),
	.datab(\cpu|dp|alu_lanes|alu3|Add0~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|ALUOutputM[2][3]~105 ),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[2][4]~106_combout ),
	.cout(\cpu|dp|seg_ex_mem|ALUOutputM[2][4]~107 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][4]~106 .lut_mask = 16'h9617;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][4]~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N20
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|result_r~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|result_r~0_combout  = (\cpu|dp|alu_lanes|mux3_1|y[4]~17_combout ) # ((\cpu|dp|seg_id_ex|RD1E[2][4]~q ) # ((\cpu|dp|seg_id_ex|RD2E[2][4]~q  & !\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout )))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[4]~17_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[2][4]~q ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][4]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|result_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|result_r~0 .lut_mask = 16'hEEFE;
defparam \cpu|dp|alu_lanes|alu3|result_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N14
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|ShiftLeft0~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|ShiftLeft0~4_combout  = (\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[2][3]~q )) # (!\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout  & ((\cpu|dp|seg_id_ex|RD1E[2][4]~q )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[2][3]~q ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|RD1E[2][4]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|ShiftLeft0~4 .lut_mask = 16'hAAF0;
defparam \cpu|dp|alu_lanes|alu3|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y41_N30
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[2][4]~121 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[2][4]~121_combout  = (\cpu|dp|seg_id_ex|ALUControlE [0] & ((\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout ) # (!\cpu|dp|alu_lanes|alu3|Mux4~2_combout )))

	.dataa(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout ),
	.datad(\cpu|dp|alu_lanes|alu3|Mux4~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[2][4]~121_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][4]~121 .lut_mask = 16'hA0AA;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][4]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N0
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|ShiftRight0~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|ShiftRight0~3_combout  = (\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout  & ((\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout  & ((\cpu|dp|seg_id_ex|RD1E[2][7]~q ))) # (!\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[2][6]~q 
// ))))

	.dataa(\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[2][6]~q ),
	.datac(\cpu|dp|seg_id_ex|RD1E[2][7]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|ShiftRight0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|ShiftRight0~3 .lut_mask = 16'hE400;
defparam \cpu|dp|alu_lanes|alu3|ShiftRight0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N12
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|ShiftRight0~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|ShiftRight0~4_combout  = (\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout  & ((\cpu|dp|seg_id_ex|RD1E[2][5]~q ))) # (!\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[2][4]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|RD1E[2][4]~q ),
	.datac(\cpu|dp|seg_id_ex|RD1E[2][5]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|ShiftRight0~4 .lut_mask = 16'hF0CC;
defparam \cpu|dp|alu_lanes|alu3|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N18
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux4~7 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux4~7_combout  = (\cpu|dp|alu_lanes|alu3|Mux4~2_combout  & ((\cpu|dp|alu_lanes|alu3|ShiftRight0~3_combout ) # ((!\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout  & \cpu|dp|alu_lanes|alu3|ShiftRight0~4_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu3|ShiftRight0~3_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout ),
	.datac(\cpu|dp|alu_lanes|alu3|ShiftRight0~4_combout ),
	.datad(\cpu|dp|alu_lanes|alu3|Mux4~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux4~7 .lut_mask = 16'hBA00;
defparam \cpu|dp|alu_lanes|alu3|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y41_N14
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|ShiftLeft0~8 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|ShiftLeft0~8_combout  = (\cpu|dp|seg_id_ex|RD1E[2][0]~q  & (!\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout  & !\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|RD1E[2][0]~q ),
	.datac(\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|ShiftLeft0~8 .lut_mask = 16'h000C;
defparam \cpu|dp|alu_lanes|alu3|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y41_N24
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[2][4]~120 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[2][4]~120_combout  = ((\cpu|dp|alu_lanes|mux3_3|y[2]~16_combout  & !\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~118_combout )) # (!\cpu|dp|seg_id_ex|ALUControlE [0])

	.dataa(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.datab(\cpu|dp|alu_lanes|mux3_3|y[2]~16_combout ),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~118_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[2][4]~120_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][4]~120 .lut_mask = 16'h55DD;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][4]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N18
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux4~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux4~3_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[2][4]~121_combout  & (((\cpu|dp|alu_lanes|alu3|ShiftLeft0~8_combout  & \cpu|dp|seg_ex_mem|ALUOutputM[2][4]~120_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[2][4]~121_combout  & 
// ((\cpu|dp|alu_lanes|alu3|Mux4~7_combout ) # ((!\cpu|dp|seg_ex_mem|ALUOutputM[2][4]~120_combout ))))

	.dataa(\cpu|dp|seg_ex_mem|ALUOutputM[2][4]~121_combout ),
	.datab(\cpu|dp|alu_lanes|alu3|Mux4~7_combout ),
	.datac(\cpu|dp|alu_lanes|alu3|ShiftLeft0~8_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[2][4]~120_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux4~3 .lut_mask = 16'hE455;
defparam \cpu|dp|alu_lanes|alu3|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N26
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|ShiftLeft0~5 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|ShiftLeft0~5_combout  = (\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout  & ((\cpu|dp|seg_id_ex|RD1E[2][1]~q ))) # (!\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[2][2]~q ))

	.dataa(\cpu|dp|seg_id_ex|RD1E[2][2]~q ),
	.datab(\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout ),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|RD1E[2][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|ShiftLeft0~5 .lut_mask = 16'hEE22;
defparam \cpu|dp|alu_lanes|alu3|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y41_N22
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[2][4]~119 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[2][4]~119_combout  = ((\cpu|dp|alu_lanes|mux3_3|y[2]~16_combout ) # (\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~118_combout )) # (!\cpu|dp|seg_id_ex|ALUControlE [0])

	.dataa(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.datab(\cpu|dp|alu_lanes|mux3_3|y[2]~16_combout ),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~118_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[2][4]~119_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][4]~119 .lut_mask = 16'hFFDD;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][4]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N20
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux4~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux4~4_combout  = (\cpu|dp|alu_lanes|alu3|Mux4~3_combout  & ((\cpu|dp|alu_lanes|alu3|ShiftLeft0~4_combout ) # ((\cpu|dp|seg_ex_mem|ALUOutputM[2][4]~119_combout )))) # (!\cpu|dp|alu_lanes|alu3|Mux4~3_combout  & 
// (((\cpu|dp|alu_lanes|alu3|ShiftLeft0~5_combout  & !\cpu|dp|seg_ex_mem|ALUOutputM[2][4]~119_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu3|ShiftLeft0~4_combout ),
	.datab(\cpu|dp|alu_lanes|alu3|Mux4~3_combout ),
	.datac(\cpu|dp|alu_lanes|alu3|ShiftLeft0~5_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[2][4]~119_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux4~4 .lut_mask = 16'hCCB8;
defparam \cpu|dp|alu_lanes|alu3|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N24
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_3|y[4]~12 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_3|y[4]~12_combout  = (\cpu|dp|alu_lanes|mux3_1|y[4]~17_combout ) # ((!\cpu|dp|seg_id_ex|VSIFlagE [1] & (!\cpu|dp|seg_id_ex|VSIFlagE [0] & \cpu|dp|seg_id_ex|RD2E[2][4]~q )))

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datab(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[4]~17_combout ),
	.datad(\cpu|dp|seg_id_ex|RD2E[2][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_3|y[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_3|y[4]~12 .lut_mask = 16'hF1F0;
defparam \cpu|dp|alu_lanes|mux3_3|y[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y41_N24
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux4~5 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux4~5_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & (((\cpu|dp|alu_lanes|alu1|Mux5~8_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & (\cpu|dp|alu_lanes|mux3_3|y[4]~12_combout  $ 
// (((\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & \cpu|dp|seg_id_ex|RD1E[2][4]~q )))))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_3|y[4]~12_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datad(\cpu|dp|seg_id_ex|RD1E[2][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux4~5 .lut_mask = 16'hB4E4;
defparam \cpu|dp|alu_lanes|alu3|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y41_N22
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux4~6 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux4~6_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & ((\cpu|dp|alu_lanes|alu3|Mux4~5_combout  & (\cpu|dp|alu_lanes|alu3|result_r~0_combout )) # (!\cpu|dp|alu_lanes|alu3|Mux4~5_combout  & 
// ((\cpu|dp|alu_lanes|alu3|Mux4~4_combout ))))) # (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & (((\cpu|dp|alu_lanes|alu3|Mux4~5_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.datab(\cpu|dp|alu_lanes|alu3|result_r~0_combout ),
	.datac(\cpu|dp|alu_lanes|alu3|Mux4~4_combout ),
	.datad(\cpu|dp|alu_lanes|alu3|Mux4~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux4~6 .lut_mask = 16'hDDA0;
defparam \cpu|dp|alu_lanes|alu3|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y41_N11
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[2][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|ALUOutputM[2][4]~106_combout ),
	.asdata(\cpu|dp|alu_lanes|alu3|Mux4~6_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][4] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y42_N17
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[2][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_ex_mem|ALUOutputM[2][4]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[2][4] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N22
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|WD1W[1][0]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|WD1W[1][0]~feeder_combout  = \cpu|dp|seg_ex_mem|WD1M[1][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|seg_ex_mem|WD1M[1][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|WD1W[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[1][0]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|dp|seg_mem_wb|WD1W[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N23
dffeas \cpu|dp|seg_mem_wb|WD1W[1][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|WD1W[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|WD1W[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[1][0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|WD1W[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y42_N13
dffeas \cpu|dp|reg_file|rf[4][1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[4][1][0]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[1][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~21_combout ),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][1][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~221 (
// Equation(s):
// \cpu|dp|reg_file|rf~221_combout  = (\cpu|dp|reg_file|rf~23_combout  & ((\cpu|dp|reg_file|rf[4][1][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~23_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][0]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~23_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[1][0]~q ),
	.datad(\cpu|dp|reg_file|rf[4][1][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~221_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~221 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y40_N25
dffeas \cpu|dp|reg_file|rf[2][1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~221_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][1][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~231 (
// Equation(s):
// \cpu|dp|reg_file|rf~231_combout  = (\cpu|dp|reg_file|rf~20_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][0]~q )) # (!\cpu|dp|reg_file|rf~20_combout  & ((\cpu|dp|reg_file|rf[4][1][0]~0_combout )))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][0]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~20_combout ),
	.datad(\cpu|dp|reg_file|rf[4][1][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~231_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~231 .lut_mask = 16'hAFA0;
defparam \cpu|dp|reg_file|rf~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y40_N31
dffeas \cpu|dp|reg_file|rf[8][1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~231_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][1][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~234 (
// Equation(s):
// \cpu|dp|reg_file|rf~234_combout  = (\cpu|dp|reg_file|rf~18_combout  & (\cpu|dp|reg_file|rf[4][1][0]~0_combout )) # (!\cpu|dp|reg_file|rf~18_combout  & ((\cpu|dp|seg_mem_wb|WD1W[1][0]~q )))

	.dataa(\cpu|dp|reg_file|rf[4][1][0]~0_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[1][0]~q ),
	.datad(\cpu|dp|reg_file|rf~18_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~234_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~234 .lut_mask = 16'hAAF0;
defparam \cpu|dp|reg_file|rf~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y42_N7
dffeas \cpu|dp|reg_file|rf[12][1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~234_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][1][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[1][0]~96 (
// Equation(s):
// \cpu|dp|reg_file|RD2[1][0]~96_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[12][1][0]~q ))) # (!\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[8][1][0]~q ))

	.dataa(\cpu|dp|reg_file|rf[8][1][0]~q ),
	.datab(gnd),
	.datac(\cpu|dp|ra2mux|y[2]~0_combout ),
	.datad(\cpu|dp|reg_file|rf[12][1][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[1][0]~96_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[1][0]~96 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|RD2[1][0]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[1][0]~97 (
// Equation(s):
// \cpu|dp|reg_file|RD2[1][0]~97_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout )))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & 
// ((\cpu|dp|reg_file|RD2[1][0]~96_combout ))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (\cpu|dp|reg_file|rf[2][1][0]~q ))))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datab(\cpu|dp|reg_file|rf[2][1][0]~q ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datad(\cpu|dp|reg_file|RD2[1][0]~96_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[1][0]~97_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[1][0]~97 .lut_mask = 16'hF4A4;
defparam \cpu|dp|reg_file|RD2[1][0]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[1][0]~98 (
// Equation(s):
// \cpu|dp|reg_file|RD2[1][0]~98_combout  = (\cpu|dp|reg_file|RD2[1][0]~97_combout  & (((\cpu|dp|reg_file|rf[6][1][0]~q ) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout )))) # (!\cpu|dp|reg_file|RD2[1][0]~97_combout  & (\cpu|dp|reg_file|rf[4][1][0]~q  & 
// ((\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ))))

	.dataa(\cpu|dp|reg_file|rf[4][1][0]~q ),
	.datab(\cpu|dp|reg_file|rf[6][1][0]~q ),
	.datac(\cpu|dp|reg_file|RD2[1][0]~97_combout ),
	.datad(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[1][0]~98_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[1][0]~98 .lut_mask = 16'hCAF0;
defparam \cpu|dp|reg_file|RD2[1][0]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][1][0]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][1][0]~0_combout  = (\cpu|dp|reg_file|always0~0_combout  & ((\cpu|dp|reg_file|rf[8][0][0]~0_combout ))) # (!\cpu|dp|reg_file|always0~0_combout  & (\cpu|dp|reg_file|rf[4][1][0]~0_combout ))

	.dataa(\cpu|dp|reg_file|rf[4][1][0]~0_combout ),
	.datab(\cpu|dp|reg_file|always0~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][0][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][1][0]~0 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf[0][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N29
dffeas \cpu|dp|reg_file|rf[0][1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[0][1][0]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[1][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~224_combout ),
	.ena(\cpu|dp|reg_file|rf[0][1][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][1][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[1][0]~99 (
// Equation(s):
// \cpu|dp|reg_file|RD2[1][0]~99_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|rf[0][1][0]~q ))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|RD2[1][0]~98_combout ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.datac(\cpu|dp|reg_file|RD2[1][0]~98_combout ),
	.datad(\cpu|dp|reg_file|rf[0][1][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[1][0]~99_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[1][0]~99 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|RD2[1][0]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N29
dffeas \cpu|dp|seg_id_ex|RD2E[1][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[1][0]~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[1][0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N14
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_2|y[0]~6 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_2|y[0]~6_combout  = (\cpu|dp|seg_id_ex|RD2E[1][0]~q  & ((\cpu|dp|seg_id_ex|VSIFlagE [1]) # (!\cpu|dp|seg_id_ex|VSIFlagE [0])))

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datab(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|RD2E[1][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_2|y[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_2|y[0]~6 .lut_mask = 16'hBB00;
defparam \cpu|dp|alu_lanes|mux3_2|y[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y40_N18
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_2|y[0]~7 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_2|y[0]~7_combout  = (\cpu|dp|seg_id_ex|VSIFlagE [1] & (((\cpu|dp|seg_id_ex|ImmE [0])))) # (!\cpu|dp|seg_id_ex|VSIFlagE [1] & ((\cpu|dp|alu_lanes|mux3_2|y[0]~6_combout ) # ((\cpu|dp|alu_lanes|mux3_1|y[0]~30_combout ))))

	.dataa(\cpu|dp|alu_lanes|mux3_2|y[0]~6_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[0]~30_combout ),
	.datac(\cpu|dp|seg_id_ex|ImmE [0]),
	.datad(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_2|y[0]~7 .lut_mask = 16'hF0EE;
defparam \cpu|dp|alu_lanes|mux3_2|y[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y43_N12
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Add0~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Add0~0_combout  = \cpu|dp|alu_lanes|mux3_2|y[0]~7_combout  $ (\cpu|dp|seg_id_ex|ALUControlE [2])

	.dataa(gnd),
	.datab(\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout ),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Add0~0 .lut_mask = 16'h33CC;
defparam \cpu|dp|alu_lanes|alu2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N4
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~132 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~132_cout  = CARRY(\cpu|dp|seg_id_ex|ALUControlE [1])

	.dataa(\cpu|dp|seg_id_ex|ALUControlE [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~132_cout ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~132 .lut_mask = 16'h00AA;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N6
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~133 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~133_combout  = (\cpu|dp|seg_id_ex|RD1E[1][0]~q  & ((\cpu|dp|alu_lanes|alu2|Add0~0_combout  & (\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~132_cout  & VCC)) # (!\cpu|dp|alu_lanes|alu2|Add0~0_combout  & 
// (!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~132_cout )))) # (!\cpu|dp|seg_id_ex|RD1E[1][0]~q  & ((\cpu|dp|alu_lanes|alu2|Add0~0_combout  & (!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~132_cout )) # (!\cpu|dp|alu_lanes|alu2|Add0~0_combout  & 
// ((\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~132_cout ) # (GND)))))
// \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~134  = CARRY((\cpu|dp|seg_id_ex|RD1E[1][0]~q  & (!\cpu|dp|alu_lanes|alu2|Add0~0_combout  & !\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~132_cout )) # (!\cpu|dp|seg_id_ex|RD1E[1][0]~q  & 
// ((!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~132_cout ) # (!\cpu|dp|alu_lanes|alu2|Add0~0_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[1][0]~q ),
	.datab(\cpu|dp|alu_lanes|alu2|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~132_cout ),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~133_combout ),
	.cout(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~134 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~133 .lut_mask = 16'h9617;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~133 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N12
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Add0~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Add0~2_combout  = \cpu|dp|seg_id_ex|ALUControlE [2] $ (((\cpu|dp|alu_lanes|mux3_2|y[6]~9_combout ) # (!\cpu|dp|alu_lanes|mux3_1|y[6]~42_combout )))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[6]~42_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_2|y[6]~9_combout ),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Add0~2 .lut_mask = 16'h22DD;
defparam \cpu|dp|alu_lanes|alu2|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][1][3]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][1][3]~0_combout  = (\cpu|dp|reg_file|always0~0_combout  & ((\cpu|dp|reg_file|rf[8][0][3]~0_combout ))) # (!\cpu|dp|reg_file|always0~0_combout  & (\cpu|dp|reg_file|rf[8][1][3]~0_combout ))

	.dataa(\cpu|dp|reg_file|always0~0_combout ),
	.datab(\cpu|dp|reg_file|rf[8][1][3]~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][0][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][1][3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][1][3]~0 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf[0][1][3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N19
dffeas \cpu|dp|seg_id_ex|ImmE[7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_if_id|InstrD [16]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|ImmE [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|ImmE[7] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|ImmE[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N14
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WD1M[0][7]~46 (
// Equation(s):
// \cpu|dp|seg_ex_mem|WD1M[0][7]~46_combout  = (\cpu|dp|seg_id_ex|RD1E[0][7]~q  & ((\cpu|dp|seg_id_ex|ImmE [7] & (\cpu|dp|seg_ex_mem|WD1M[0][6]~45  & VCC)) # (!\cpu|dp|seg_id_ex|ImmE [7] & (!\cpu|dp|seg_ex_mem|WD1M[0][6]~45 )))) # 
// (!\cpu|dp|seg_id_ex|RD1E[0][7]~q  & ((\cpu|dp|seg_id_ex|ImmE [7] & (!\cpu|dp|seg_ex_mem|WD1M[0][6]~45 )) # (!\cpu|dp|seg_id_ex|ImmE [7] & ((\cpu|dp|seg_ex_mem|WD1M[0][6]~45 ) # (GND)))))
// \cpu|dp|seg_ex_mem|WD1M[0][7]~47  = CARRY((\cpu|dp|seg_id_ex|RD1E[0][7]~q  & (!\cpu|dp|seg_id_ex|ImmE [7] & !\cpu|dp|seg_ex_mem|WD1M[0][6]~45 )) # (!\cpu|dp|seg_id_ex|RD1E[0][7]~q  & ((!\cpu|dp|seg_ex_mem|WD1M[0][6]~45 ) # (!\cpu|dp|seg_id_ex|ImmE [7]))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[0][7]~q ),
	.datab(\cpu|dp|seg_id_ex|ImmE [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|WD1M[0][6]~45 ),
	.combout(\cpu|dp|seg_ex_mem|WD1M[0][7]~46_combout ),
	.cout(\cpu|dp|seg_ex_mem|WD1M[0][7]~47 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[0][7]~46 .lut_mask = 16'h9617;
defparam \cpu|dp|seg_ex_mem|WD1M[0][7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N16
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WD1M[1][0]~48 (
// Equation(s):
// \cpu|dp|seg_ex_mem|WD1M[1][0]~48_combout  = (\cpu|dp|seg_id_ex|RD1E[1][0]~q  & (\cpu|dp|seg_ex_mem|WD1M[0][7]~47  $ (GND))) # (!\cpu|dp|seg_id_ex|RD1E[1][0]~q  & (!\cpu|dp|seg_ex_mem|WD1M[0][7]~47  & VCC))
// \cpu|dp|seg_ex_mem|WD1M[1][0]~49  = CARRY((\cpu|dp|seg_id_ex|RD1E[1][0]~q  & !\cpu|dp|seg_ex_mem|WD1M[0][7]~47 ))

	.dataa(\cpu|dp|seg_id_ex|RD1E[1][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|WD1M[0][7]~47 ),
	.combout(\cpu|dp|seg_ex_mem|WD1M[1][0]~48_combout ),
	.cout(\cpu|dp|seg_ex_mem|WD1M[1][0]~49 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[1][0]~48 .lut_mask = 16'hA50A;
defparam \cpu|dp|seg_ex_mem|WD1M[1][0]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N18
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WD1M[1][1]~50 (
// Equation(s):
// \cpu|dp|seg_ex_mem|WD1M[1][1]~50_combout  = (\cpu|dp|seg_id_ex|RD1E[1][1]~q  & (!\cpu|dp|seg_ex_mem|WD1M[1][0]~49 )) # (!\cpu|dp|seg_id_ex|RD1E[1][1]~q  & ((\cpu|dp|seg_ex_mem|WD1M[1][0]~49 ) # (GND)))
// \cpu|dp|seg_ex_mem|WD1M[1][1]~51  = CARRY((!\cpu|dp|seg_ex_mem|WD1M[1][0]~49 ) # (!\cpu|dp|seg_id_ex|RD1E[1][1]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|RD1E[1][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|WD1M[1][0]~49 ),
	.combout(\cpu|dp|seg_ex_mem|WD1M[1][1]~50_combout ),
	.cout(\cpu|dp|seg_ex_mem|WD1M[1][1]~51 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[1][1]~50 .lut_mask = 16'h3C3F;
defparam \cpu|dp|seg_ex_mem|WD1M[1][1]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y44_N19
dffeas \cpu|dp|seg_ex_mem|WD1M[1][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WD1M[1][1]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WD1M[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[1][1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WD1M[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N8
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|WD1W[1][1]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|WD1W[1][1]~feeder_combout  = \cpu|dp|seg_ex_mem|WD1M[1][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|WD1M[1][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|WD1W[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[1][1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|WD1W[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N9
dffeas \cpu|dp|seg_mem_wb|WD1W[1][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|WD1W[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|WD1W[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[1][1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|WD1W[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][1][1]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][1][1]~0_combout  = (\cpu|dp|reg_file|always0~0_combout  & (\cpu|dp|reg_file|rf[8][0][1]~0_combout )) # (!\cpu|dp|reg_file|always0~0_combout  & ((\cpu|dp|reg_file|rf[8][1][1]~0_combout )))

	.dataa(\cpu|dp|reg_file|rf[8][0][1]~0_combout ),
	.datab(\cpu|dp|reg_file|always0~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][1][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][1][1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][1][1]~0 .lut_mask = 16'hBB88;
defparam \cpu|dp|reg_file|rf[0][1][1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N23
dffeas \cpu|dp|reg_file|rf[0][1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[0][1][1]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~224_combout ),
	.ena(\cpu|dp|reg_file|rf[0][1][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][1][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~459 (
// Equation(s):
// \cpu|dp|reg_file|rf~459_combout  = (\cpu|dp|reg_file|rf~23_combout  & ((\cpu|dp|reg_file|rf[8][1][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~23_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][1]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][1]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[8][1][1]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~23_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~459_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~459 .lut_mask = 16'hF0AA;
defparam \cpu|dp|reg_file|rf~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y47_N21
dffeas \cpu|dp|reg_file|rf[2][1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~459_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][1][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~464 (
// Equation(s):
// \cpu|dp|reg_file|rf~464_combout  = (\cpu|dp|reg_file|rf~21_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][1]~q )) # (!\cpu|dp|reg_file|rf~21_combout  & ((\cpu|dp|reg_file|rf[8][1][1]~0_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[1][1]~q ),
	.datac(\cpu|dp|reg_file|rf~21_combout ),
	.datad(\cpu|dp|reg_file|rf[8][1][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~464_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~464 .lut_mask = 16'hCFC0;
defparam \cpu|dp|reg_file|rf~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y44_N25
dffeas \cpu|dp|reg_file|rf[4][1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~464_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][1][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[1][1]~125 (
// Equation(s):
// \cpu|dp|reg_file|RD2[1][1]~125_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & ((\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|reg_file|rf[4][1][1]~q ))) 
// # (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (\cpu|dp|reg_file|rf[2][1][1]~q ))))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datac(\cpu|dp|reg_file|rf[2][1][1]~q ),
	.datad(\cpu|dp|reg_file|rf[4][1][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[1][1]~125_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[1][1]~125 .lut_mask = 16'hDC98;
defparam \cpu|dp|reg_file|RD2[1][1]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~463 (
// Equation(s):
// \cpu|dp|reg_file|rf~463_combout  = (\cpu|dp|reg_file|rf~25_combout  & ((\cpu|dp|reg_file|rf[8][1][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~25_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][1]~q ))

	.dataa(\cpu|dp|reg_file|rf~25_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[1][1]~q ),
	.datad(\cpu|dp|reg_file|rf[8][1][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~463_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~463 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N13
dffeas \cpu|dp|reg_file|rf[6][1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~463_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][1][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y44_N13
dffeas \cpu|dp|reg_file|rf[8][1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[8][1][1]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~20_combout ),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][1][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~470 (
// Equation(s):
// \cpu|dp|reg_file|rf~470_combout  = (\cpu|dp|reg_file|rf~18_combout  & ((\cpu|dp|reg_file|rf[8][1][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~18_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][1]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][1]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[8][1][1]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~18_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~470_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~470 .lut_mask = 16'hF0AA;
defparam \cpu|dp|reg_file|rf~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N27
dffeas \cpu|dp|reg_file|rf[12][1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~470_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][1][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[1][1]~124 (
// Equation(s):
// \cpu|dp|reg_file|RD2[1][1]~124_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[12][1][1]~q ))) # (!\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[8][1][1]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|ra2mux|y[2]~0_combout ),
	.datac(\cpu|dp|reg_file|rf[8][1][1]~q ),
	.datad(\cpu|dp|reg_file|rf[12][1][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[1][1]~124_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[1][1]~124 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|RD2[1][1]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[1][1]~126 (
// Equation(s):
// \cpu|dp|reg_file|RD2[1][1]~126_combout  = (\cpu|dp|reg_file|RD2[1][1]~125_combout  & ((\cpu|dp|reg_file|rf[6][1][1]~q ) # ((!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout )))) # (!\cpu|dp|reg_file|RD2[1][1]~125_combout  & 
// (((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & \cpu|dp|reg_file|RD2[1][1]~124_combout ))))

	.dataa(\cpu|dp|reg_file|RD2[1][1]~125_combout ),
	.datab(\cpu|dp|reg_file|rf[6][1][1]~q ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datad(\cpu|dp|reg_file|RD2[1][1]~124_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[1][1]~126_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[1][1]~126 .lut_mask = 16'hDA8A;
defparam \cpu|dp|reg_file|RD2[1][1]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[1][1]~127 (
// Equation(s):
// \cpu|dp|reg_file|RD2[1][1]~127_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|rf[0][1][1]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|RD2[1][1]~126_combout )))

	.dataa(\cpu|dp|reg_file|rf[0][1][1]~q ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.datad(\cpu|dp|reg_file|RD2[1][1]~126_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[1][1]~127_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[1][1]~127 .lut_mask = 16'hAFA0;
defparam \cpu|dp|reg_file|RD2[1][1]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N5
dffeas \cpu|dp|seg_id_ex|RD2E[1][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[1][1]~127_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[1][1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N22
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_2|y[1]~11 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_2|y[1]~11_combout  = (\cpu|dp|seg_id_ex|RD2E[1][1]~q  & ((\cpu|dp|seg_id_ex|VSIFlagE [1]) # (!\cpu|dp|seg_id_ex|VSIFlagE [0])))

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datab(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|RD2E[1][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_2|y[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_2|y[1]~11 .lut_mask = 16'hDD00;
defparam \cpu|dp|alu_lanes|mux3_2|y[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N10
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_2|y[1]~12 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_2|y[1]~12_combout  = (\cpu|dp|seg_id_ex|VSIFlagE [1] & (\cpu|dp|seg_id_ex|ImmE [1])) # (!\cpu|dp|seg_id_ex|VSIFlagE [1] & (((\cpu|dp|alu_lanes|mux3_1|y[1]~27_combout ) # (\cpu|dp|alu_lanes|mux3_2|y[1]~11_combout ))))

	.dataa(\cpu|dp|seg_id_ex|ImmE [1]),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[1]~27_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_2|y[1]~11_combout ),
	.datad(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_2|y[1]~12 .lut_mask = 16'hAAFC;
defparam \cpu|dp|alu_lanes|mux3_2|y[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N16
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Add0~7 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Add0~7_combout  = \cpu|dp|seg_id_ex|ALUControlE [2] $ (\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout )

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datac(gnd),
	.datad(\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Add0~7 .lut_mask = 16'h33CC;
defparam \cpu|dp|alu_lanes|alu2|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N8
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[1][1]~140 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[1][1]~140_combout  = ((\cpu|dp|alu_lanes|alu2|Add0~7_combout  $ (\cpu|dp|seg_id_ex|RD1E[1][1]~q  $ (!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~134 )))) # (GND)
// \cpu|dp|seg_ex_mem|ALUOutputM[1][1]~141  = CARRY((\cpu|dp|alu_lanes|alu2|Add0~7_combout  & ((\cpu|dp|seg_id_ex|RD1E[1][1]~q ) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~134 ))) # (!\cpu|dp|alu_lanes|alu2|Add0~7_combout  & (\cpu|dp|seg_id_ex|RD1E[1][1]~q  & 
// !\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~134 )))

	.dataa(\cpu|dp|alu_lanes|alu2|Add0~7_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[1][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~134 ),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[1][1]~140_combout ),
	.cout(\cpu|dp|seg_ex_mem|ALUOutputM[1][1]~141 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][1]~140 .lut_mask = 16'h698E;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][1]~140 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N30
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|ShiftLeft0~8 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|ShiftLeft0~8_combout  = (!\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout  & ((\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout  & (\cpu|dp|seg_id_ex|RD1E[1][0]~q )) # (!\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout  & ((\cpu|dp|seg_id_ex|RD1E[1][1]~q 
// )))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[1][0]~q ),
	.datab(\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[1][1]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|ShiftLeft0~8 .lut_mask = 16'h2230;
defparam \cpu|dp|alu_lanes|alu2|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N12
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout  = (\cpu|dp|seg_id_ex|ALUControlE [2] & \cpu|dp|seg_id_ex|ALUControlE [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datad(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72 .lut_mask = 16'hF000;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N22
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~137 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~137_combout  = (\cpu|dp|alu_lanes|mux3_2|y[2]~15_combout ) # (\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout )

	.dataa(\cpu|dp|alu_lanes|mux3_2|y[2]~15_combout ),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~137_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~137 .lut_mask = 16'hFAFA;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N22
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|ShiftRight0~7 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|ShiftRight0~7_combout  = (\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout  & ((\cpu|dp|seg_id_ex|RD1E[1][4]~q ))) # (!\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout  & (\cpu|dp|seg_id_ex|RD1E[1][3]~q ))

	.dataa(\cpu|dp|seg_id_ex|RD1E[1][3]~q ),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout ),
	.datad(\cpu|dp|seg_id_ex|RD1E[1][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|ShiftRight0~7 .lut_mask = 16'hFA0A;
defparam \cpu|dp|alu_lanes|alu2|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N28
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~138 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~138_combout  = (\cpu|dp|alu_lanes|mux3_2|y[2]~15_combout ) # ((\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout  & !\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout ))

	.dataa(gnd),
	.datab(\cpu|dp|alu_lanes|mux3_2|y[2]~15_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~138_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~138 .lut_mask = 16'hCCFC;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N12
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux7~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux7~0_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~137_combout  & ((\cpu|dp|alu_lanes|alu2|ShiftRight0~7_combout ) # ((\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~138_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~137_combout  & 
// (((\cpu|dp|seg_id_ex|RD1E[1][1]~q  & !\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~138_combout ))))

	.dataa(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~137_combout ),
	.datab(\cpu|dp|alu_lanes|alu2|ShiftRight0~7_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[1][1]~q ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~138_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux7~0 .lut_mask = 16'hAAD8;
defparam \cpu|dp|alu_lanes|alu2|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N20
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|ShiftRight0~5 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|ShiftRight0~5_combout  = (\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout  & ((\cpu|dp|seg_id_ex|RD1E[1][6]~q ))) # (!\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout  & (\cpu|dp|seg_id_ex|RD1E[1][5]~q ))

	.dataa(\cpu|dp|seg_id_ex|RD1E[1][5]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[1][6]~q ),
	.datac(\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|ShiftRight0~5 .lut_mask = 16'hCACA;
defparam \cpu|dp|alu_lanes|alu2|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y43_N10
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|ShiftRight0~6 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|ShiftRight0~6_combout  = (\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout  & (((\cpu|dp|seg_id_ex|RD1E[1][7]~q  & !\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout )))) # (!\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout  & 
// (\cpu|dp|alu_lanes|alu2|ShiftRight0~5_combout ))

	.dataa(\cpu|dp|alu_lanes|alu2|ShiftRight0~5_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[1][7]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|ShiftRight0~6 .lut_mask = 16'h22E2;
defparam \cpu|dp|alu_lanes|alu2|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N14
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux7~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux7~1_combout  = (\cpu|dp|alu_lanes|alu2|Mux7~0_combout  & ((\cpu|dp|alu_lanes|alu2|ShiftRight0~6_combout ) # ((!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~138_combout )))) # (!\cpu|dp|alu_lanes|alu2|Mux7~0_combout  & 
// (((\cpu|dp|seg_id_ex|RD1E[1][2]~q  & \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~138_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu2|Mux7~0_combout ),
	.datab(\cpu|dp|alu_lanes|alu2|ShiftRight0~6_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[1][2]~q ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~138_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux7~1 .lut_mask = 16'hD8AA;
defparam \cpu|dp|alu_lanes|alu2|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N0
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Add0~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Add0~3_combout  = \cpu|dp|seg_id_ex|ALUControlE [2] $ (((\cpu|dp|alu_lanes|mux3_1|y[5]~15_combout ) # ((!\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout  & \cpu|dp|seg_id_ex|RD2E[1][5]~q ))))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[5]~15_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout ),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datad(\cpu|dp|seg_id_ex|RD2E[1][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Add0~3 .lut_mask = 16'h4B5A;
defparam \cpu|dp|alu_lanes|alu2|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N10
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[1][2]~142 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[1][2]~142_combout  = (\cpu|dp|seg_id_ex|RD1E[1][2]~q  & ((\cpu|dp|alu_lanes|alu2|Add0~6_combout  & (\cpu|dp|seg_ex_mem|ALUOutputM[1][1]~141  & VCC)) # (!\cpu|dp|alu_lanes|alu2|Add0~6_combout  & 
// (!\cpu|dp|seg_ex_mem|ALUOutputM[1][1]~141 )))) # (!\cpu|dp|seg_id_ex|RD1E[1][2]~q  & ((\cpu|dp|alu_lanes|alu2|Add0~6_combout  & (!\cpu|dp|seg_ex_mem|ALUOutputM[1][1]~141 )) # (!\cpu|dp|alu_lanes|alu2|Add0~6_combout  & 
// ((\cpu|dp|seg_ex_mem|ALUOutputM[1][1]~141 ) # (GND)))))
// \cpu|dp|seg_ex_mem|ALUOutputM[1][2]~143  = CARRY((\cpu|dp|seg_id_ex|RD1E[1][2]~q  & (!\cpu|dp|alu_lanes|alu2|Add0~6_combout  & !\cpu|dp|seg_ex_mem|ALUOutputM[1][1]~141 )) # (!\cpu|dp|seg_id_ex|RD1E[1][2]~q  & ((!\cpu|dp|seg_ex_mem|ALUOutputM[1][1]~141 ) # 
// (!\cpu|dp|alu_lanes|alu2|Add0~6_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[1][2]~q ),
	.datab(\cpu|dp|alu_lanes|alu2|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|ALUOutputM[1][1]~141 ),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[1][2]~142_combout ),
	.cout(\cpu|dp|seg_ex_mem|ALUOutputM[1][2]~143 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][2]~142 .lut_mask = 16'h9617;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][2]~142 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N12
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[1][3]~144 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[1][3]~144_combout  = ((\cpu|dp|alu_lanes|alu2|Add0~5_combout  $ (\cpu|dp|seg_id_ex|RD1E[1][3]~q  $ (!\cpu|dp|seg_ex_mem|ALUOutputM[1][2]~143 )))) # (GND)
// \cpu|dp|seg_ex_mem|ALUOutputM[1][3]~145  = CARRY((\cpu|dp|alu_lanes|alu2|Add0~5_combout  & ((\cpu|dp|seg_id_ex|RD1E[1][3]~q ) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][2]~143 ))) # (!\cpu|dp|alu_lanes|alu2|Add0~5_combout  & (\cpu|dp|seg_id_ex|RD1E[1][3]~q  & 
// !\cpu|dp|seg_ex_mem|ALUOutputM[1][2]~143 )))

	.dataa(\cpu|dp|alu_lanes|alu2|Add0~5_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[1][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|ALUOutputM[1][2]~143 ),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[1][3]~144_combout ),
	.cout(\cpu|dp|seg_ex_mem|ALUOutputM[1][3]~145 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][3]~144 .lut_mask = 16'h698E;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][3]~144 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N14
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[1][4]~146 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[1][4]~146_combout  = (\cpu|dp|seg_id_ex|RD1E[1][4]~q  & ((\cpu|dp|alu_lanes|alu2|Add0~4_combout  & (\cpu|dp|seg_ex_mem|ALUOutputM[1][3]~145  & VCC)) # (!\cpu|dp|alu_lanes|alu2|Add0~4_combout  & 
// (!\cpu|dp|seg_ex_mem|ALUOutputM[1][3]~145 )))) # (!\cpu|dp|seg_id_ex|RD1E[1][4]~q  & ((\cpu|dp|alu_lanes|alu2|Add0~4_combout  & (!\cpu|dp|seg_ex_mem|ALUOutputM[1][3]~145 )) # (!\cpu|dp|alu_lanes|alu2|Add0~4_combout  & 
// ((\cpu|dp|seg_ex_mem|ALUOutputM[1][3]~145 ) # (GND)))))
// \cpu|dp|seg_ex_mem|ALUOutputM[1][4]~147  = CARRY((\cpu|dp|seg_id_ex|RD1E[1][4]~q  & (!\cpu|dp|alu_lanes|alu2|Add0~4_combout  & !\cpu|dp|seg_ex_mem|ALUOutputM[1][3]~145 )) # (!\cpu|dp|seg_id_ex|RD1E[1][4]~q  & ((!\cpu|dp|seg_ex_mem|ALUOutputM[1][3]~145 ) # 
// (!\cpu|dp|alu_lanes|alu2|Add0~4_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[1][4]~q ),
	.datab(\cpu|dp|alu_lanes|alu2|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|ALUOutputM[1][3]~145 ),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[1][4]~146_combout ),
	.cout(\cpu|dp|seg_ex_mem|ALUOutputM[1][4]~147 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][4]~146 .lut_mask = 16'h9617;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][4]~146 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N2
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_2|y[4]~10 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_2|y[4]~10_combout  = (\cpu|dp|alu_lanes|mux3_1|y[4]~17_combout ) # ((!\cpu|dp|seg_id_ex|VSIFlagE [0] & (!\cpu|dp|seg_id_ex|VSIFlagE [1] & \cpu|dp|seg_id_ex|RD2E[1][4]~q )))

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datab(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datac(\cpu|dp|seg_id_ex|RD2E[1][4]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[4]~17_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_2|y[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_2|y[4]~10 .lut_mask = 16'hFF10;
defparam \cpu|dp|alu_lanes|mux3_2|y[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N22
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux4~5 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux4~5_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & (((\cpu|dp|alu_lanes|alu1|Mux5~8_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & (\cpu|dp|alu_lanes|mux3_2|y[4]~10_combout  $ (((\cpu|dp|seg_id_ex|RD1E[1][4]~q  & 
// \cpu|dp|alu_lanes|alu1|Mux5~8_combout )))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[1][4]~q ),
	.datab(\cpu|dp|alu_lanes|mux3_2|y[4]~10_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux4~5 .lut_mask = 16'hF06C;
defparam \cpu|dp|alu_lanes|alu2|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N24
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|result_r~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|result_r~0_combout  = (\cpu|dp|alu_lanes|mux3_1|y[4]~17_combout ) # ((\cpu|dp|seg_id_ex|RD1E[1][4]~q ) # ((\cpu|dp|seg_id_ex|RD2E[1][4]~q  & !\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout )))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[4]~17_combout ),
	.datab(\cpu|dp|seg_id_ex|RD2E[1][4]~q ),
	.datac(\cpu|dp|seg_id_ex|RD1E[1][4]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|result_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|result_r~0 .lut_mask = 16'hFAFE;
defparam \cpu|dp|alu_lanes|alu2|result_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N12
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|ShiftLeft0~5 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|ShiftLeft0~5_combout  = (\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout  & (\cpu|dp|seg_id_ex|RD1E[1][3]~q )) # (!\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout  & ((\cpu|dp|seg_id_ex|RD1E[1][4]~q )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[1][3]~q ),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout ),
	.datad(\cpu|dp|seg_id_ex|RD1E[1][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|ShiftLeft0~5 .lut_mask = 16'hAFA0;
defparam \cpu|dp|alu_lanes|alu2|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N24
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|ShiftLeft0~6 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|ShiftLeft0~6_combout  = (\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout  & (\cpu|dp|seg_id_ex|RD1E[1][1]~q )) # (!\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout  & ((\cpu|dp|seg_id_ex|RD1E[1][2]~q )))

	.dataa(\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[1][1]~q ),
	.datac(\cpu|dp|seg_id_ex|RD1E[1][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|ShiftLeft0~6 .lut_mask = 16'hD8D8;
defparam \cpu|dp|alu_lanes|alu2|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y43_N0
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[1][5]~154 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[1][5]~154_combout  = (!\cpu|dp|seg_id_ex|ALUControlE [0]) # (!\cpu|dp|alu_lanes|alu2|Mux4~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|alu2|Mux4~2_combout ),
	.datad(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[1][5]~154_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][5]~154 .lut_mask = 16'h0FFF;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][5]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N8
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|ShiftLeft0~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|ShiftLeft0~0_combout  = (\cpu|dp|seg_id_ex|RD1E[1][0]~q  & (!\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout  & !\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout ))

	.dataa(\cpu|dp|seg_id_ex|RD1E[1][0]~q ),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|ShiftLeft0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|ShiftLeft0~0 .lut_mask = 16'h000A;
defparam \cpu|dp|alu_lanes|alu2|ShiftLeft0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y43_N18
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[1][5]~155 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[1][5]~155_combout  = ((\cpu|dp|alu_lanes|mux3_2|y[2]~15_combout  & !\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~139_combout )) # (!\cpu|dp|seg_id_ex|ALUControlE [0])

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.datac(\cpu|dp|alu_lanes|mux3_2|y[2]~15_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~139_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[1][5]~155_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][5]~155 .lut_mask = 16'h33F3;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][5]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N30
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|ShiftRight0~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|ShiftRight0~2_combout  = (\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout  & (\cpu|dp|seg_id_ex|RD1E[1][5]~q )) # (!\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout  & ((\cpu|dp|seg_id_ex|RD1E[1][4]~q )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[1][5]~q ),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout ),
	.datad(\cpu|dp|seg_id_ex|RD1E[1][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|ShiftRight0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|ShiftRight0~2 .lut_mask = 16'hAFA0;
defparam \cpu|dp|alu_lanes|alu2|ShiftRight0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N2
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|ShiftRight0~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|ShiftRight0~1_combout  = (\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout  & ((\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout  & (\cpu|dp|seg_id_ex|RD1E[1][7]~q )) # (!\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout  & ((\cpu|dp|seg_id_ex|RD1E[1][6]~q 
// )))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[1][7]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[1][6]~q ),
	.datac(\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|ShiftRight0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|ShiftRight0~1 .lut_mask = 16'hAC00;
defparam \cpu|dp|alu_lanes|alu2|ShiftRight0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N26
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux4~7 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux4~7_combout  = (\cpu|dp|alu_lanes|alu2|Mux4~2_combout  & ((\cpu|dp|alu_lanes|alu2|ShiftRight0~1_combout ) # ((!\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout  & \cpu|dp|alu_lanes|alu2|ShiftRight0~2_combout ))))

	.dataa(\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout ),
	.datab(\cpu|dp|alu_lanes|alu2|ShiftRight0~2_combout ),
	.datac(\cpu|dp|alu_lanes|alu2|Mux4~2_combout ),
	.datad(\cpu|dp|alu_lanes|alu2|ShiftRight0~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux4~7 .lut_mask = 16'hF040;
defparam \cpu|dp|alu_lanes|alu2|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y43_N20
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[1][5]~156 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[1][5]~156_combout  = (\cpu|dp|seg_id_ex|ALUControlE [0] & ((\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout ) # (!\cpu|dp|alu_lanes|alu2|Mux4~2_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout ),
	.datac(\cpu|dp|alu_lanes|alu2|Mux4~2_combout ),
	.datad(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[1][5]~156_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][5]~156 .lut_mask = 16'hCF00;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][5]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N18
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux4~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux4~3_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[1][5]~155_combout  & ((\cpu|dp|seg_ex_mem|ALUOutputM[1][5]~156_combout  & (\cpu|dp|alu_lanes|alu2|ShiftLeft0~0_combout )) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][5]~156_combout  & 
// ((\cpu|dp|alu_lanes|alu2|Mux4~7_combout ))))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][5]~155_combout  & (((!\cpu|dp|seg_ex_mem|ALUOutputM[1][5]~156_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu2|ShiftLeft0~0_combout ),
	.datab(\cpu|dp|seg_ex_mem|ALUOutputM[1][5]~155_combout ),
	.datac(\cpu|dp|alu_lanes|alu2|Mux4~7_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[1][5]~156_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux4~3 .lut_mask = 16'h88F3;
defparam \cpu|dp|alu_lanes|alu2|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N28
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux4~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux4~4_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[1][5]~154_combout  & (((\cpu|dp|alu_lanes|alu2|Mux4~3_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][5]~154_combout  & ((\cpu|dp|alu_lanes|alu2|Mux4~3_combout  & 
// (\cpu|dp|alu_lanes|alu2|ShiftLeft0~5_combout )) # (!\cpu|dp|alu_lanes|alu2|Mux4~3_combout  & ((\cpu|dp|alu_lanes|alu2|ShiftLeft0~6_combout )))))

	.dataa(\cpu|dp|alu_lanes|alu2|ShiftLeft0~5_combout ),
	.datab(\cpu|dp|alu_lanes|alu2|ShiftLeft0~6_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[1][5]~154_combout ),
	.datad(\cpu|dp|alu_lanes|alu2|Mux4~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux4~4 .lut_mask = 16'hFA0C;
defparam \cpu|dp|alu_lanes|alu2|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N6
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux4~6 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux4~6_combout  = (\cpu|dp|alu_lanes|alu2|Mux4~5_combout  & ((\cpu|dp|alu_lanes|alu2|result_r~0_combout ) # ((!\cpu|dp|alu_lanes|alu1|Mux5~7_combout )))) # (!\cpu|dp|alu_lanes|alu2|Mux4~5_combout  & 
// (((\cpu|dp|alu_lanes|alu2|Mux4~4_combout  & \cpu|dp|alu_lanes|alu1|Mux5~7_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu2|Mux4~5_combout ),
	.datab(\cpu|dp|alu_lanes|alu2|result_r~0_combout ),
	.datac(\cpu|dp|alu_lanes|alu2|Mux4~4_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux4~6 .lut_mask = 16'hD8AA;
defparam \cpu|dp|alu_lanes|alu2|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N15
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[1][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|ALUOutputM[1][4]~146_combout ),
	.asdata(\cpu|dp|alu_lanes|alu2|Mux4~6_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][4] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y44_N3
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[1][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_ex_mem|ALUOutputM[1][4]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[1][4] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y40_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~583 (
// Equation(s):
// \cpu|dp|reg_file|rf~583_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11  & (((\cpu|dp|seg_mem_wb|WD1W[0][1]~q )))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11  & 
// ((\cpu|dp|reg_file|rf~16_combout  & ((\cpu|dp|reg_file|rf[8][0][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~16_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][1]~q ))))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11 ),
	.datab(\cpu|dp|reg_file|rf~16_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[0][1]~q ),
	.datad(\cpu|dp|reg_file|rf[8][0][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~583_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~583 .lut_mask = 16'hF4B0;
defparam \cpu|dp|reg_file|rf~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y40_N15
dffeas \cpu|dp|reg_file|rf[0][0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~583_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[0][0][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][0][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~187 (
// Equation(s):
// \cpu|dp|reg_file|rf~187_combout  = (\cpu|dp|reg_file|rf~25_combout  & ((\cpu|dp|reg_file|rf[8][0][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~25_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][1]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][1]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[8][0][1]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~25_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~187_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~187 .lut_mask = 16'hF0AA;
defparam \cpu|dp|reg_file|rf~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N13
dffeas \cpu|dp|reg_file|rf[6][0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~187_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][0][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~184 (
// Equation(s):
// \cpu|dp|reg_file|rf~184_combout  = (\cpu|dp|reg_file|rf~18_combout  & ((\cpu|dp|reg_file|rf[8][0][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~18_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][1]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[0][1]~q ),
	.datac(\cpu|dp|reg_file|rf~18_combout ),
	.datad(\cpu|dp|reg_file|rf[8][0][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~184_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~184 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y37_N9
dffeas \cpu|dp|reg_file|rf[12][0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~184_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][0][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y40_N21
dffeas \cpu|dp|reg_file|rf[8][0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[8][0][1]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~20_combout ),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][0][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[0][1]~80 (
// Equation(s):
// \cpu|dp|reg_file|RD2[0][1]~80_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[12][0][1]~q )) # (!\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[8][0][1]~q )))

	.dataa(gnd),
	.datab(\cpu|dp|ra2mux|y[2]~0_combout ),
	.datac(\cpu|dp|reg_file|rf[12][0][1]~q ),
	.datad(\cpu|dp|reg_file|rf[8][0][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[0][1]~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[0][1]~80 .lut_mask = 16'hF3C0;
defparam \cpu|dp|reg_file|RD2[0][1]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~186 (
// Equation(s):
// \cpu|dp|reg_file|rf~186_combout  = (\cpu|dp|reg_file|rf~23_combout  & ((\cpu|dp|reg_file|rf[8][0][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~23_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][1]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~23_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[0][1]~q ),
	.datad(\cpu|dp|reg_file|rf[8][0][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~186_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~186 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N5
dffeas \cpu|dp|reg_file|rf[2][0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~186_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][0][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~185 (
// Equation(s):
// \cpu|dp|reg_file|rf~185_combout  = (\cpu|dp|reg_file|rf~21_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][1]~q )) # (!\cpu|dp|reg_file|rf~21_combout  & ((\cpu|dp|reg_file|rf[8][0][1]~0_combout )))

	.dataa(\cpu|dp|reg_file|rf~21_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[0][1]~q ),
	.datad(\cpu|dp|reg_file|rf[8][0][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~185_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~185 .lut_mask = 16'hF5A0;
defparam \cpu|dp|reg_file|rf~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N23
dffeas \cpu|dp|reg_file|rf[4][0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~185_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][0][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[0][1]~81 (
// Equation(s):
// \cpu|dp|reg_file|RD2[0][1]~81_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ) # (\cpu|dp|reg_file|rf[4][0][1]~q )))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (\cpu|dp|reg_file|rf[2][0][1]~q  & 
// (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datab(\cpu|dp|reg_file|rf[2][0][1]~q ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datad(\cpu|dp|reg_file|rf[4][0][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[0][1]~81_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[0][1]~81 .lut_mask = 16'hAEA4;
defparam \cpu|dp|reg_file|RD2[0][1]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[0][1]~82 (
// Equation(s):
// \cpu|dp|reg_file|RD2[0][1]~82_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & ((\cpu|dp|reg_file|RD2[0][1]~81_combout  & (\cpu|dp|reg_file|rf[6][0][1]~q )) # (!\cpu|dp|reg_file|RD2[0][1]~81_combout  & ((\cpu|dp|reg_file|RD2[0][1]~80_combout ))))) # 
// (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (((\cpu|dp|reg_file|RD2[0][1]~81_combout ))))

	.dataa(\cpu|dp|reg_file|rf[6][0][1]~q ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datac(\cpu|dp|reg_file|RD2[0][1]~80_combout ),
	.datad(\cpu|dp|reg_file|RD2[0][1]~81_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[0][1]~82_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[0][1]~82 .lut_mask = 16'hBBC0;
defparam \cpu|dp|reg_file|RD2[0][1]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[0][1]~83 (
// Equation(s):
// \cpu|dp|reg_file|RD2[0][1]~83_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|rf[0][0][1]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|RD2[0][1]~82_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf[0][0][1]~q ),
	.datac(\cpu|dp|reg_file|RD2[0][1]~82_combout ),
	.datad(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[0][1]~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[0][1]~83 .lut_mask = 16'hCCF0;
defparam \cpu|dp|reg_file|RD2[0][1]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y41_N29
dffeas \cpu|dp|seg_id_ex|RD2E[0][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[0][1]~83_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[0][1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N24
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WriteDataM[0][1]~feeder (
// Equation(s):
// \cpu|dp|seg_ex_mem|WriteDataM[0][1]~feeder_combout  = \cpu|dp|seg_id_ex|RD2E[0][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|RD2E[0][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|WriteDataM[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[0][1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_ex_mem|WriteDataM[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y42_N25
dffeas \cpu|dp|seg_ex_mem|WriteDataM[0][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WriteDataM[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[0][1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N28
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WriteDataM[0][2]~feeder (
// Equation(s):
// \cpu|dp|seg_ex_mem|WriteDataM[0][2]~feeder_combout  = \cpu|dp|seg_id_ex|RD2E[0][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|RD2E[0][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|WriteDataM[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[0][2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_ex_mem|WriteDataM[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N29
dffeas \cpu|dp|seg_ex_mem|WriteDataM[0][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WriteDataM[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[0][2] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y41_N27
dffeas \cpu|dp|seg_ex_mem|WriteDataM[0][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_id_ex|RD2E[0][3]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[0][3] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y42_N0
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WriteDataM[0][4]~feeder (
// Equation(s):
// \cpu|dp|seg_ex_mem|WriteDataM[0][4]~feeder_combout  = \cpu|dp|seg_id_ex|RD2E[0][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|RD2E[0][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|WriteDataM[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[0][4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_ex_mem|WriteDataM[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y42_N1
dffeas \cpu|dp|seg_ex_mem|WriteDataM[0][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WriteDataM[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[0][4] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y42_N5
dffeas \cpu|dp|seg_ex_mem|WriteDataM[0][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_id_ex|RD2E[0][5]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[0][5] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y42_N27
dffeas \cpu|dp|seg_ex_mem|WriteDataM[0][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_id_ex|RD2E[0][6]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[0][6] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N10
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WriteDataM[0][7]~feeder (
// Equation(s):
// \cpu|dp|seg_ex_mem|WriteDataM[0][7]~feeder_combout  = \cpu|dp|seg_id_ex|RD2E[0][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|RD2E[0][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|WriteDataM[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[0][7]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_ex_mem|WriteDataM[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N11
dffeas \cpu|dp|seg_ex_mem|WriteDataM[0][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WriteDataM[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[0][7] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N30
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WriteDataM[1][0]~feeder (
// Equation(s):
// \cpu|dp|seg_ex_mem|WriteDataM[1][0]~feeder_combout  = \cpu|dp|seg_id_ex|RD2E[1][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|RD2E[1][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|WriteDataM[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[1][0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_ex_mem|WriteDataM[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N31
dffeas \cpu|dp|seg_ex_mem|WriteDataM[1][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WriteDataM[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[1][0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y42_N19
dffeas \cpu|dp|seg_ex_mem|WriteDataM[1][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_id_ex|RD2E[1][1]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[1][1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N8
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WriteDataM[1][2]~feeder (
// Equation(s):
// \cpu|dp|seg_ex_mem|WriteDataM[1][2]~feeder_combout  = \cpu|dp|seg_id_ex|RD2E[1][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|RD2E[1][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|WriteDataM[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[1][2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_ex_mem|WriteDataM[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N9
dffeas \cpu|dp|seg_ex_mem|WriteDataM[1][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WriteDataM[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[1][2] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y42_N17
dffeas \cpu|dp|seg_ex_mem|WriteDataM[1][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_id_ex|RD2E[1][3]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[1][3] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y42_N7
dffeas \cpu|dp|seg_ex_mem|WriteDataM[1][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_id_ex|RD2E[1][4]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[1][4] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N0
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WriteDataM[1][5]~feeder (
// Equation(s):
// \cpu|dp|seg_ex_mem|WriteDataM[1][5]~feeder_combout  = \cpu|dp|seg_id_ex|RD2E[1][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|RD2E[1][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|WriteDataM[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[1][5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_ex_mem|WriteDataM[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N1
dffeas \cpu|dp|seg_ex_mem|WriteDataM[1][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WriteDataM[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[1][5] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N12
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WriteDataM[1][6]~feeder (
// Equation(s):
// \cpu|dp|seg_ex_mem|WriteDataM[1][6]~feeder_combout  = \cpu|dp|seg_id_ex|RD2E[1][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|RD2E[1][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|WriteDataM[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[1][6]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|dp|seg_ex_mem|WriteDataM[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N13
dffeas \cpu|dp|seg_ex_mem|WriteDataM[1][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WriteDataM[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[1][6] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N14
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WriteDataM[1][7]~feeder (
// Equation(s):
// \cpu|dp|seg_ex_mem|WriteDataM[1][7]~feeder_combout  = \cpu|dp|seg_id_ex|RD2E[1][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|RD2E[1][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|WriteDataM[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[1][7]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_ex_mem|WriteDataM[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N15
dffeas \cpu|dp|seg_ex_mem|WriteDataM[1][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WriteDataM[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[1][7] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N28
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WriteDataM[2][0]~feeder (
// Equation(s):
// \cpu|dp|seg_ex_mem|WriteDataM[2][0]~feeder_combout  = \cpu|dp|seg_id_ex|RD2E[2][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|RD2E[2][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|WriteDataM[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[2][0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_ex_mem|WriteDataM[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N29
dffeas \cpu|dp|seg_ex_mem|WriteDataM[2][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WriteDataM[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[2][0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y41_N13
dffeas \cpu|dp|seg_ex_mem|WriteDataM[2][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_id_ex|RD2E[2][1]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[2][1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y41_N19
dffeas \cpu|dp|seg_ex_mem|WriteDataM[2][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_id_ex|RD2E[2][2]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[2][2] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y41_N25
dffeas \cpu|dp|seg_ex_mem|WriteDataM[2][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_id_ex|RD2E[2][3]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[2][3] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y42_N19
dffeas \cpu|dp|seg_ex_mem|WriteDataM[2][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_id_ex|RD2E[2][4]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[2][4] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y42_N2
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WriteDataM[2][5]~feeder (
// Equation(s):
// \cpu|dp|seg_ex_mem|WriteDataM[2][5]~feeder_combout  = \cpu|dp|seg_id_ex|RD2E[2][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|RD2E[2][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|WriteDataM[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[2][5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_ex_mem|WriteDataM[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y42_N3
dffeas \cpu|dp|seg_ex_mem|WriteDataM[2][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WriteDataM[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[2][5] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y40_N19
dffeas \cpu|dp|seg_ex_mem|WriteDataM[2][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_id_ex|RD2E[2][6]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[2][6] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y42_N13
dffeas \cpu|dp|seg_ex_mem|WriteDataM[2][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_id_ex|RD2E[2][7]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[2][7] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N16
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Add0~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Add0~3_combout  = \cpu|dp|seg_id_ex|ALUControlE [2] $ (((\cpu|dp|alu_lanes|mux3_1|y[4]~17_combout ) # ((!\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout  & \cpu|dp|seg_id_ex|RD2E[3][4]~q ))))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[4]~17_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout ),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datad(\cpu|dp|seg_id_ex|RD2E[3][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Add0~3 .lut_mask = 16'h4B5A;
defparam \cpu|dp|alu_lanes|alu4|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y44_N12
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~161 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~161_cout  = CARRY(\cpu|dp|seg_id_ex|ALUControlE [1])

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|ALUControlE [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~161_cout ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~161 .lut_mask = 16'h00CC;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y44_N14
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~162 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~162_combout  = (\cpu|dp|alu_lanes|alu4|Add0~7_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][0]~q  & (\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~161_cout  & VCC)) # (!\cpu|dp|seg_id_ex|RD1E[3][0]~q  & 
// (!\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~161_cout )))) # (!\cpu|dp|alu_lanes|alu4|Add0~7_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][0]~q  & (!\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~161_cout )) # (!\cpu|dp|seg_id_ex|RD1E[3][0]~q  & 
// ((\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~161_cout ) # (GND)))))
// \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~163  = CARRY((\cpu|dp|alu_lanes|alu4|Add0~7_combout  & (!\cpu|dp|seg_id_ex|RD1E[3][0]~q  & !\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~161_cout )) # (!\cpu|dp|alu_lanes|alu4|Add0~7_combout  & 
// ((!\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~161_cout ) # (!\cpu|dp|seg_id_ex|RD1E[3][0]~q ))))

	.dataa(\cpu|dp|alu_lanes|alu4|Add0~7_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~161_cout ),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~162_combout ),
	.cout(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~163 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~162 .lut_mask = 16'h9617;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~162 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N20
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Add0~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Add0~0_combout  = \cpu|dp|seg_id_ex|ALUControlE [2] $ (((\cpu|dp|alu_lanes|mux3_4|y[7]~6_combout ) # (!\cpu|dp|alu_lanes|mux3_1|y[7]~8_combout )))

	.dataa(\cpu|dp|alu_lanes|mux3_4|y[7]~6_combout ),
	.datab(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datac(gnd),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[7]~8_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Add0~0 .lut_mask = 16'h6633;
defparam \cpu|dp|alu_lanes|alu4|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y44_N22
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[3][4]~170 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[3][4]~170_combout  = (\cpu|dp|alu_lanes|alu4|Add0~3_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][4]~q  & (\cpu|dp|seg_ex_mem|ALUOutputM[3][3]~169  & VCC)) # (!\cpu|dp|seg_id_ex|RD1E[3][4]~q  & 
// (!\cpu|dp|seg_ex_mem|ALUOutputM[3][3]~169 )))) # (!\cpu|dp|alu_lanes|alu4|Add0~3_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][4]~q  & (!\cpu|dp|seg_ex_mem|ALUOutputM[3][3]~169 )) # (!\cpu|dp|seg_id_ex|RD1E[3][4]~q  & ((\cpu|dp|seg_ex_mem|ALUOutputM[3][3]~169 ) 
// # (GND)))))
// \cpu|dp|seg_ex_mem|ALUOutputM[3][4]~171  = CARRY((\cpu|dp|alu_lanes|alu4|Add0~3_combout  & (!\cpu|dp|seg_id_ex|RD1E[3][4]~q  & !\cpu|dp|seg_ex_mem|ALUOutputM[3][3]~169 )) # (!\cpu|dp|alu_lanes|alu4|Add0~3_combout  & 
// ((!\cpu|dp|seg_ex_mem|ALUOutputM[3][3]~169 ) # (!\cpu|dp|seg_id_ex|RD1E[3][4]~q ))))

	.dataa(\cpu|dp|alu_lanes|alu4|Add0~3_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|ALUOutputM[3][3]~169 ),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[3][4]~170_combout ),
	.cout(\cpu|dp|seg_ex_mem|ALUOutputM[3][4]~171 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][4]~170 .lut_mask = 16'h9617;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][4]~170 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y44_N24
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[3][5]~172 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[3][5]~172_combout  = ((\cpu|dp|seg_id_ex|RD1E[3][5]~q  $ (\cpu|dp|alu_lanes|alu4|Add0~2_combout  $ (!\cpu|dp|seg_ex_mem|ALUOutputM[3][4]~171 )))) # (GND)
// \cpu|dp|seg_ex_mem|ALUOutputM[3][5]~173  = CARRY((\cpu|dp|seg_id_ex|RD1E[3][5]~q  & ((\cpu|dp|alu_lanes|alu4|Add0~2_combout ) # (!\cpu|dp|seg_ex_mem|ALUOutputM[3][4]~171 ))) # (!\cpu|dp|seg_id_ex|RD1E[3][5]~q  & (\cpu|dp|alu_lanes|alu4|Add0~2_combout  & 
// !\cpu|dp|seg_ex_mem|ALUOutputM[3][4]~171 )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][5]~q ),
	.datab(\cpu|dp|alu_lanes|alu4|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|ALUOutputM[3][4]~171 ),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[3][5]~172_combout ),
	.cout(\cpu|dp|seg_ex_mem|ALUOutputM[3][5]~173 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][5]~172 .lut_mask = 16'h698E;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][5]~172 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N18
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_4|y[5]~14 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_4|y[5]~14_combout  = (\cpu|dp|alu_lanes|mux3_1|y[5]~15_combout ) # ((\cpu|dp|seg_id_ex|RD2E[3][5]~q  & (!\cpu|dp|seg_id_ex|VSIFlagE [1] & !\cpu|dp|seg_id_ex|VSIFlagE [0])))

	.dataa(\cpu|dp|seg_id_ex|RD2E[3][5]~q ),
	.datab(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[5]~15_combout ),
	.datad(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_4|y[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_4|y[5]~14 .lut_mask = 16'hF0F2;
defparam \cpu|dp|alu_lanes|mux3_4|y[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N12
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|ShiftLeft0~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|ShiftLeft0~0_combout  = (\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[3][4]~q )) # (!\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][5]~q )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][4]~q ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][5]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|ShiftLeft0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|ShiftLeft0~0 .lut_mask = 16'hAAF0;
defparam \cpu|dp|alu_lanes|alu4|ShiftLeft0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N6
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|ShiftLeft0~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|ShiftLeft0~2_combout  = (\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][2]~q ))) # (!\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[3][3]~q ))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][3]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~q ),
	.datac(\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|ShiftLeft0~2 .lut_mask = 16'hCACA;
defparam \cpu|dp|alu_lanes|alu4|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N4
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[3][4]~183 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[3][4]~183_combout  = (!\cpu|dp|alu_lanes|alu4|Mux4~2_combout ) # (!\cpu|dp|seg_id_ex|ALUControlE [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.datad(\cpu|dp|alu_lanes|alu4|Mux4~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[3][4]~183_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][4]~183 .lut_mask = 16'h0FFF;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][4]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N18
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_4|y[4]~12 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_4|y[4]~12_combout  = (\cpu|dp|alu_lanes|mux3_1|y[4]~17_combout ) # ((!\cpu|dp|seg_id_ex|VSIFlagE [1] & (!\cpu|dp|seg_id_ex|VSIFlagE [0] & \cpu|dp|seg_id_ex|RD2E[3][4]~q )))

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datab(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[4]~17_combout ),
	.datad(\cpu|dp|seg_id_ex|RD2E[3][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_4|y[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_4|y[4]~12 .lut_mask = 16'hF1F0;
defparam \cpu|dp|alu_lanes|mux3_4|y[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N12
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~179 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~179_combout  = (\cpu|dp|alu_lanes|mux3_1|y[5]~15_combout ) # ((\cpu|dp|alu_lanes|mux3_4|y[4]~12_combout ) # ((\cpu|dp|seg_id_ex|RD2E[3][5]~q  & !\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|RD2E[3][5]~q ),
	.datab(\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[5]~15_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_4|y[4]~12_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~179_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~179 .lut_mask = 16'hFFF2;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N10
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~182 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~182_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~178_combout ) # ((\cpu|dp|alu_lanes|mux3_4|y[3]~15_combout ) # (\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~179_combout ))

	.dataa(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~178_combout ),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|mux3_4|y[3]~15_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~179_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~182_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~182 .lut_mask = 16'hFFFA;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N14
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[3][4]~184 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[3][4]~184_combout  = ((\cpu|dp|alu_lanes|mux3_4|y[2]~16_combout  & !\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~182_combout )) # (!\cpu|dp|seg_id_ex|ALUControlE [0])

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.datac(\cpu|dp|alu_lanes|mux3_4|y[2]~16_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~182_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[3][4]~184_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][4]~184 .lut_mask = 16'h33F3;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][4]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y44_N0
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|ShiftLeft0~7 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|ShiftLeft0~7_combout  = (!\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout  & ((\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[3][0]~q )) # (!\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][1]~q 
// )))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][0]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][1]~q ),
	.datac(\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|ShiftLeft0~7 .lut_mask = 16'h0A0C;
defparam \cpu|dp|alu_lanes|alu4|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N2
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|ShiftRight0~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|ShiftRight0~1_combout  = (\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][6]~q ))) # (!\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[3][5]~q ))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][5]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][6]~q ),
	.datac(\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|ShiftRight0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|ShiftRight0~1 .lut_mask = 16'hCACA;
defparam \cpu|dp|alu_lanes|alu4|ShiftRight0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N8
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|ShiftRight0~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|ShiftRight0~2_combout  = (\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout  & (\cpu|dp|seg_id_ex|RD1E[3][7]~q  & (!\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout ))) # (!\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout  & 
// (((\cpu|dp|alu_lanes|alu4|ShiftRight0~1_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][7]~q ),
	.datab(\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout ),
	.datad(\cpu|dp|alu_lanes|alu4|ShiftRight0~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|ShiftRight0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|ShiftRight0~2 .lut_mask = 16'h3B08;
defparam \cpu|dp|alu_lanes|alu4|ShiftRight0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N26
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux3~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux3~0_combout  = (\cpu|dp|alu_lanes|alu4|ShiftRight0~2_combout  & \cpu|dp|alu_lanes|alu4|Mux4~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|alu4|ShiftRight0~2_combout ),
	.datad(\cpu|dp|alu_lanes|alu4|Mux4~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux3~0 .lut_mask = 16'hF000;
defparam \cpu|dp|alu_lanes|alu4|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N8
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[3][4]~185 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[3][4]~185_combout  = (\cpu|dp|seg_id_ex|ALUControlE [0] & ((\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout ) # (!\cpu|dp|alu_lanes|alu4|Mux4~2_combout )))

	.dataa(\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.datad(\cpu|dp|alu_lanes|alu4|Mux4~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[3][4]~185_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][4]~185 .lut_mask = 16'hA0F0;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][4]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N16
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux3~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux3~1_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[3][4]~184_combout  & ((\cpu|dp|seg_ex_mem|ALUOutputM[3][4]~185_combout  & (\cpu|dp|alu_lanes|alu4|ShiftLeft0~7_combout )) # (!\cpu|dp|seg_ex_mem|ALUOutputM[3][4]~185_combout  & 
// ((\cpu|dp|alu_lanes|alu4|Mux3~0_combout ))))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[3][4]~184_combout  & (((!\cpu|dp|seg_ex_mem|ALUOutputM[3][4]~185_combout ))))

	.dataa(\cpu|dp|seg_ex_mem|ALUOutputM[3][4]~184_combout ),
	.datab(\cpu|dp|alu_lanes|alu4|ShiftLeft0~7_combout ),
	.datac(\cpu|dp|alu_lanes|alu4|Mux3~0_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[3][4]~185_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux3~1 .lut_mask = 16'h88F5;
defparam \cpu|dp|alu_lanes|alu4|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N2
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux3~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux3~2_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[3][4]~183_combout  & (((\cpu|dp|alu_lanes|alu4|Mux3~1_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[3][4]~183_combout  & ((\cpu|dp|alu_lanes|alu4|Mux3~1_combout  & 
// (\cpu|dp|alu_lanes|alu4|ShiftLeft0~0_combout )) # (!\cpu|dp|alu_lanes|alu4|Mux3~1_combout  & ((\cpu|dp|alu_lanes|alu4|ShiftLeft0~2_combout )))))

	.dataa(\cpu|dp|alu_lanes|alu4|ShiftLeft0~0_combout ),
	.datab(\cpu|dp|alu_lanes|alu4|ShiftLeft0~2_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[3][4]~183_combout ),
	.datad(\cpu|dp|alu_lanes|alu4|Mux3~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux3~2 .lut_mask = 16'hFA0C;
defparam \cpu|dp|alu_lanes|alu4|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y44_N0
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux3~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux3~3_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & ((\cpu|dp|alu_lanes|alu1|Mux5~8_combout ) # ((\cpu|dp|alu_lanes|alu4|Mux3~2_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & 
// (!\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & ((\cpu|dp|alu_lanes|mux3_4|y[5]~14_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datac(\cpu|dp|alu_lanes|alu4|Mux3~2_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_4|y[5]~14_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux3~3 .lut_mask = 16'hB9A8;
defparam \cpu|dp|alu_lanes|alu4|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y44_N30
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux3~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux3~4_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & ((\cpu|dp|alu_lanes|mux3_4|y[5]~14_combout  & ((\cpu|dp|alu_lanes|alu4|Mux3~3_combout ) # (!\cpu|dp|seg_id_ex|RD1E[3][5]~q ))) # (!\cpu|dp|alu_lanes|mux3_4|y[5]~14_combout  
// & (\cpu|dp|seg_id_ex|RD1E[3][5]~q )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & (((\cpu|dp|alu_lanes|alu4|Mux3~3_combout ))))

	.dataa(\cpu|dp|alu_lanes|mux3_4|y[5]~14_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][5]~q ),
	.datad(\cpu|dp|alu_lanes|alu4|Mux3~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux3~4 .lut_mask = 16'hFB48;
defparam \cpu|dp|alu_lanes|alu4|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y44_N25
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[3][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|ALUOutputM[3][5]~172_combout ),
	.asdata(\cpu|dp|alu_lanes|alu4|Mux3~4_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][5] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N16
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|ALUOutputW[3][5]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|ALUOutputW[3][5]~feeder_combout  = \cpu|dp|seg_ex_mem|ALUOutputM[3][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[3][5]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|ALUOutputW[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[3][5]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|dp|seg_mem_wb|ALUOutputW[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N17
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[3][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|ALUOutputW[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[3][5] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y42_N31
dffeas \cpu|dp|seg_ex_mem|WriteDataM[3][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_id_ex|RD2E[3][5]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[3][5] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y42_N11
dffeas \cpu|dp|seg_ex_mem|WriteDataM[3][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_id_ex|RD2E[3][6]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[3][6] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N26
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WriteDataM[3][7]~feeder (
// Equation(s):
// \cpu|dp|seg_ex_mem|WriteDataM[3][7]~feeder_combout  = \cpu|dp|seg_id_ex|RD2E[3][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|RD2E[3][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|WriteDataM[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[3][7]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_ex_mem|WriteDataM[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N27
dffeas \cpu|dp|seg_ex_mem|WriteDataM[3][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WriteDataM[3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[3][7] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N30
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WriteDataM[4][0]~feeder (
// Equation(s):
// \cpu|dp|seg_ex_mem|WriteDataM[4][0]~feeder_combout  = \cpu|dp|seg_id_ex|RD2E[4][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|RD2E[4][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|WriteDataM[4][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[4][0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_ex_mem|WriteDataM[4][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N31
dffeas \cpu|dp|seg_ex_mem|WriteDataM[4][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WriteDataM[4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[4][0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y41_N13
dffeas \cpu|dp|seg_ex_mem|WriteDataM[4][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_id_ex|RD2E[4][1]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[4][1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y42_N9
dffeas \cpu|dp|seg_ex_mem|WriteDataM[4][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_id_ex|RD2E[4][2]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[4][2] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N18
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WriteDataM[4][3]~feeder (
// Equation(s):
// \cpu|dp|seg_ex_mem|WriteDataM[4][3]~feeder_combout  = \cpu|dp|seg_id_ex|RD2E[4][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|RD2E[4][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|WriteDataM[4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[4][3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_ex_mem|WriteDataM[4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N19
dffeas \cpu|dp|seg_ex_mem|WriteDataM[4][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WriteDataM[4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[4][3] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y42_N15
dffeas \cpu|dp|seg_ex_mem|WriteDataM[4][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_id_ex|RD2E[4][4]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[4][4] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y42_N7
dffeas \cpu|dp|seg_ex_mem|WriteDataM[4][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_id_ex|RD2E[4][5]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[4][5] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y40_N15
dffeas \cpu|dp|seg_ex_mem|WriteDataM[4][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_id_ex|RD2E[4][6]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[4][6] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~238 (
// Equation(s):
// \cpu|dp|reg_file|rf~238_combout  = (\cpu|dp|reg_file|rf~52_combout  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (\cpu|dp|reg_file|rf[0][4][7]~0_combout  & 
// !\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 )))

	.dataa(\cpu|dp|reg_file|rf~52_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datac(\cpu|dp|reg_file|rf[0][4][7]~0_combout ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~238_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~238 .lut_mask = 16'h0020;
defparam \cpu|dp|reg_file|rf~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N1
dffeas \cpu|dp|reg_file|rf[3][4][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~238_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][4][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~237 (
// Equation(s):
// \cpu|dp|reg_file|rf~237_combout  = (\cpu|dp|reg_file|rf~236_combout  & (\cpu|dp|reg_file|rf[0][4][7]~0_combout  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & 
// !\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 )))

	.dataa(\cpu|dp|reg_file|rf~236_combout ),
	.datab(\cpu|dp|reg_file|rf[0][4][7]~0_combout ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~237_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~237 .lut_mask = 16'h0008;
defparam \cpu|dp|reg_file|rf~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N17
dffeas \cpu|dp|reg_file|rf[1][4][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~237_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][4][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux8~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux8~0_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (((\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|reg_file|rf[1][4][7]~q )) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// ((\cpu|dp|reg_file|rf[0][4][7]~q )))))

	.dataa(\cpu|dp|reg_file|rf[1][4][7]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[0][4][7]~q ),
	.datad(\cpu|dp|seg_if_id|InstrD [20]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux8~0 .lut_mask = 16'hEE30;
defparam \cpu|dp|reg_file|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~33 (
// Equation(s):
// \cpu|dp|reg_file|rf~33_combout  = (\cpu|dp|reg_file|rf~23_combout  & \cpu|dp|reg_file|rf[0][4][7]~0_combout )

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~23_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[0][4][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~33 .lut_mask = 16'hCC00;
defparam \cpu|dp|reg_file|rf~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N3
dffeas \cpu|dp|reg_file|rf[2][4][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][4][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux8~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux8~1_combout  = (\cpu|dp|reg_file|Mux8~0_combout  & ((\cpu|dp|reg_file|rf[3][4][7]~q ) # ((!\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|reg_file|Mux8~0_combout  & (((\cpu|dp|reg_file|rf[2][4][7]~q  & \cpu|dp|seg_if_id|InstrD [18]))))

	.dataa(\cpu|dp|reg_file|rf[3][4][7]~q ),
	.datab(\cpu|dp|reg_file|Mux8~0_combout ),
	.datac(\cpu|dp|reg_file|rf[2][4][7]~q ),
	.datad(\cpu|dp|seg_if_id|InstrD [18]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux8~1 .lut_mask = 16'hB8CC;
defparam \cpu|dp|reg_file|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~240 (
// Equation(s):
// \cpu|dp|reg_file|rf~240_combout  = (\cpu|dp|reg_file|rf~52_combout  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (\cpu|dp|reg_file|rf[0][4][7]~0_combout  & 
// \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 )))

	.dataa(\cpu|dp|reg_file|rf~52_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datac(\cpu|dp|reg_file|rf[0][4][7]~0_combout ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~240_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~240 .lut_mask = 16'h2000;
defparam \cpu|dp|reg_file|rf~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N15
dffeas \cpu|dp|reg_file|rf[7][4][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~240_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][4][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~32 (
// Equation(s):
// \cpu|dp|reg_file|rf~32_combout  = (!\cpu|dp|reg_file|rf~21_combout  & \cpu|dp|reg_file|rf[0][4][7]~0_combout )

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~21_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[0][4][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~32 .lut_mask = 16'h3300;
defparam \cpu|dp|reg_file|rf~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y42_N23
dffeas \cpu|dp|reg_file|rf[4][4][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][4][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~34 (
// Equation(s):
// \cpu|dp|reg_file|rf~34_combout  = (\cpu|dp|reg_file|rf~25_combout  & \cpu|dp|reg_file|rf[0][4][7]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~25_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~34 .lut_mask = 16'hF000;
defparam \cpu|dp|reg_file|rf~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N17
dffeas \cpu|dp|reg_file|rf[6][4][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][4][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux8~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux8~2_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20]) # ((\cpu|dp|reg_file|rf[6][4][7]~q )))) # (!\cpu|dp|seg_if_id|InstrD [18] & (!\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|reg_file|rf[4][4][7]~q )))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[4][4][7]~q ),
	.datad(\cpu|dp|reg_file|rf[6][4][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux8~2 .lut_mask = 16'hBA98;
defparam \cpu|dp|reg_file|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~239 (
// Equation(s):
// \cpu|dp|reg_file|rf~239_combout  = (\cpu|dp|reg_file|rf~236_combout  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (\cpu|dp|reg_file|rf[0][4][7]~0_combout  & 
// !\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 )))

	.dataa(\cpu|dp|reg_file|rf~236_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datac(\cpu|dp|reg_file|rf[0][4][7]~0_combout ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~239_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~239 .lut_mask = 16'h0080;
defparam \cpu|dp|reg_file|rf~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N27
dffeas \cpu|dp|reg_file|rf[5][4][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~239_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][4][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux8~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux8~3_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|Mux8~2_combout  & (\cpu|dp|reg_file|rf[7][4][7]~q )) # (!\cpu|dp|reg_file|Mux8~2_combout  & ((\cpu|dp|reg_file|rf[5][4][7]~q ))))) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// (((\cpu|dp|reg_file|Mux8~2_combout ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|reg_file|rf[7][4][7]~q ),
	.datac(\cpu|dp|reg_file|Mux8~2_combout ),
	.datad(\cpu|dp|reg_file|rf[5][4][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux8~3 .lut_mask = 16'hDAD0;
defparam \cpu|dp|reg_file|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N30
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[4][7]~39 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[4][7]~39_combout  = (\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux8~3_combout ))) # (!\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux8~1_combout ))

	.dataa(\cpu|dp|reg_file|Mux8~1_combout ),
	.datab(\cpu|dp|seg_if_id|InstrD [19]),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Mux8~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[4][7]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[4][7]~39 .lut_mask = 16'hEE22;
defparam \cpu|dp|seg_id_ex|RD1E[4][7]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~245 (
// Equation(s):
// \cpu|dp|reg_file|rf~245_combout  = (\cpu|dp|reg_file|rf~63_combout  & \cpu|dp|reg_file|rf[0][4][7]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~63_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~245_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~245 .lut_mask = 16'hF000;
defparam \cpu|dp|reg_file|rf~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N27
dffeas \cpu|dp|reg_file|rf[14][4][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~245_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][4][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~244 (
// Equation(s):
// \cpu|dp|reg_file|rf~244_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (\cpu|dp|reg_file|rf~236_combout  & 
// \cpu|dp|reg_file|rf[0][4][7]~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datac(\cpu|dp|reg_file|rf~236_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~244_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~244 .lut_mask = 16'h8000;
defparam \cpu|dp|reg_file|rf~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N15
dffeas \cpu|dp|reg_file|rf[13][4][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~244_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][4][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~30 (
// Equation(s):
// \cpu|dp|reg_file|rf~30_combout  = (\cpu|dp|reg_file|rf~18_combout  & \cpu|dp|reg_file|rf[0][4][7]~0_combout )

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~18_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[0][4][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~30 .lut_mask = 16'hCC00;
defparam \cpu|dp|reg_file|rf~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N1
dffeas \cpu|dp|reg_file|rf[12][4][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][4][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux8~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux8~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (((\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout )))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (\cpu|dp|reg_file|rf[13][4][7]~q )) 
// # (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|reg_file|rf[12][4][7]~q )))))

	.dataa(\cpu|dp|reg_file|rf[13][4][7]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datad(\cpu|dp|reg_file|rf[12][4][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux8~6 .lut_mask = 16'hE3E0;
defparam \cpu|dp|reg_file|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~241 (
// Equation(s):
// \cpu|dp|reg_file|rf~241_combout  = (\cpu|dp|reg_file|rf~56_combout  & \cpu|dp|reg_file|rf[0][4][7]~0_combout )

	.dataa(\cpu|dp|reg_file|rf~56_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[0][4][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~241_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~241 .lut_mask = 16'hAA00;
defparam \cpu|dp|reg_file|rf~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N13
dffeas \cpu|dp|reg_file|rf[10][4][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~241_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][4][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~243 (
// Equation(s):
// \cpu|dp|reg_file|rf~243_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (\cpu|dp|reg_file|rf~52_combout  & 
// \cpu|dp|reg_file|rf[0][4][7]~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datac(\cpu|dp|reg_file|rf~52_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~243_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~243 .lut_mask = 16'h2000;
defparam \cpu|dp|reg_file|rf~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N29
dffeas \cpu|dp|reg_file|rf[11][4][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~243_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][4][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~242 (
// Equation(s):
// \cpu|dp|reg_file|rf~242_combout  = (\cpu|dp|reg_file|rf~236_combout  & (\cpu|dp|reg_file|rf[0][4][7]~0_combout  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & 
// \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 )))

	.dataa(\cpu|dp|reg_file|rf~236_combout ),
	.datab(\cpu|dp|reg_file|rf[0][4][7]~0_combout ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~242_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~242 .lut_mask = 16'h0800;
defparam \cpu|dp|reg_file|rf~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N15
dffeas \cpu|dp|reg_file|rf[9][4][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~242_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][4][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~31 (
// Equation(s):
// \cpu|dp|reg_file|rf~31_combout  = (!\cpu|dp|reg_file|rf~20_combout  & \cpu|dp|reg_file|rf[0][4][7]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~20_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~31 .lut_mask = 16'h0F00;
defparam \cpu|dp|reg_file|rf~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N27
dffeas \cpu|dp|reg_file|rf[8][4][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][4][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux8~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux8~4_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (((\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|reg_file|rf[9][4][7]~q )) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// ((\cpu|dp|reg_file|rf[8][4][7]~q )))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|reg_file|rf[9][4][7]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|reg_file|rf[8][4][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux8~4 .lut_mask = 16'hE5E0;
defparam \cpu|dp|reg_file|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux8~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux8~5_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux8~4_combout  & ((\cpu|dp|reg_file|rf[11][4][7]~q ))) # (!\cpu|dp|reg_file|Mux8~4_combout  & (\cpu|dp|reg_file|rf[10][4][7]~q )))) # (!\cpu|dp|seg_if_id|InstrD [18] & 
// (((\cpu|dp|reg_file|Mux8~4_combout ))))

	.dataa(\cpu|dp|reg_file|rf[10][4][7]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[11][4][7]~q ),
	.datad(\cpu|dp|reg_file|Mux8~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux8~5 .lut_mask = 16'hF388;
defparam \cpu|dp|reg_file|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux8~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux8~7_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|reg_file|Mux8~6_combout  & (\cpu|dp|reg_file|rf[14][4][7]~q )) # (!\cpu|dp|reg_file|Mux8~6_combout  & ((\cpu|dp|reg_file|Mux8~5_combout ))))) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (((\cpu|dp|reg_file|Mux8~6_combout ))))

	.dataa(\cpu|dp|reg_file|rf[14][4][7]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datac(\cpu|dp|reg_file|Mux8~6_combout ),
	.datad(\cpu|dp|reg_file|Mux8~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux8~7 .lut_mask = 16'hBCB0;
defparam \cpu|dp|reg_file|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N31
dffeas \cpu|dp|seg_id_ex|RD1E[4][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[4][7]~39_combout ),
	.asdata(\cpu|dp|reg_file|Mux8~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[4][7] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N12
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_5|y[7]~6 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_5|y[7]~6_combout  = (!\cpu|dp|seg_id_ex|VSIFlagE [1] & (!\cpu|dp|seg_id_ex|VSIFlagE [0] & \cpu|dp|seg_id_ex|RD2E[4][7]~q ))

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datad(\cpu|dp|seg_id_ex|RD2E[4][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_5|y[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_5|y[7]~6 .lut_mask = 16'h0500;
defparam \cpu|dp|alu_lanes|mux3_5|y[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N26
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Add0~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Add0~0_combout  = \cpu|dp|seg_id_ex|ALUControlE [2] $ (((\cpu|dp|alu_lanes|mux3_5|y[7]~6_combout ) # (!\cpu|dp|alu_lanes|mux3_1|y[7]~8_combout )))

	.dataa(\cpu|dp|alu_lanes|mux3_5|y[7]~6_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[7]~8_combout ),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Add0~0 .lut_mask = 16'h44BB;
defparam \cpu|dp|alu_lanes|alu5|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N14
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[4][6]~87 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[4][6]~87_combout  = (\cpu|dp|seg_id_ex|RD1E[4][6]~q  & ((\cpu|dp|alu_lanes|alu5|Add0~1_combout  & (\cpu|dp|seg_ex_mem|ALUOutputM[4][5]~86  & VCC)) # (!\cpu|dp|alu_lanes|alu5|Add0~1_combout  & 
// (!\cpu|dp|seg_ex_mem|ALUOutputM[4][5]~86 )))) # (!\cpu|dp|seg_id_ex|RD1E[4][6]~q  & ((\cpu|dp|alu_lanes|alu5|Add0~1_combout  & (!\cpu|dp|seg_ex_mem|ALUOutputM[4][5]~86 )) # (!\cpu|dp|alu_lanes|alu5|Add0~1_combout  & 
// ((\cpu|dp|seg_ex_mem|ALUOutputM[4][5]~86 ) # (GND)))))
// \cpu|dp|seg_ex_mem|ALUOutputM[4][6]~88  = CARRY((\cpu|dp|seg_id_ex|RD1E[4][6]~q  & (!\cpu|dp|alu_lanes|alu5|Add0~1_combout  & !\cpu|dp|seg_ex_mem|ALUOutputM[4][5]~86 )) # (!\cpu|dp|seg_id_ex|RD1E[4][6]~q  & ((!\cpu|dp|seg_ex_mem|ALUOutputM[4][5]~86 ) # 
// (!\cpu|dp|alu_lanes|alu5|Add0~1_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[4][6]~q ),
	.datab(\cpu|dp|alu_lanes|alu5|Add0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|ALUOutputM[4][5]~86 ),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[4][6]~87_combout ),
	.cout(\cpu|dp|seg_ex_mem|ALUOutputM[4][6]~88 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][6]~87 .lut_mask = 16'h9617;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][6]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N16
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[4][7]~89 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[4][7]~89_combout  = \cpu|dp|seg_id_ex|RD1E[4][7]~q  $ (\cpu|dp|seg_ex_mem|ALUOutputM[4][6]~88  $ (!\cpu|dp|alu_lanes|alu5|Add0~0_combout ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|RD1E[4][7]~q ),
	.datac(gnd),
	.datad(\cpu|dp|alu_lanes|alu5|Add0~0_combout ),
	.cin(\cpu|dp|seg_ex_mem|ALUOutputM[4][6]~88 ),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[4][7]~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][7]~89 .lut_mask = 16'h3CC3;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][7]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N4
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_5|y[7]~17 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_5|y[7]~17_combout  = ((!\cpu|dp|seg_id_ex|VSIFlagE [0] & (\cpu|dp|seg_id_ex|RD2E[4][7]~q  & !\cpu|dp|seg_id_ex|VSIFlagE [1]))) # (!\cpu|dp|alu_lanes|mux3_1|y[7]~8_combout )

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datab(\cpu|dp|seg_id_ex|RD2E[4][7]~q ),
	.datac(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[7]~8_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_5|y[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_5|y[7]~17 .lut_mask = 16'h04FF;
defparam \cpu|dp|alu_lanes|mux3_5|y[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N12
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|ShiftRight0~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|ShiftRight0~0_combout  = (!\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout  & (!\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout  & \cpu|dp|seg_id_ex|RD1E[4][7]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout ),
	.datad(\cpu|dp|seg_id_ex|RD1E[4][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|ShiftRight0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|ShiftRight0~0 .lut_mask = 16'h0300;
defparam \cpu|dp|alu_lanes|alu5|ShiftRight0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N4
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[4][6]~189 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[4][6]~189_combout  = (\cpu|dp|seg_id_ex|ALUControlE [2] & ((\cpu|dp|alu_lanes|alu5|Mux4~2_combout ))) # (!\cpu|dp|seg_id_ex|ALUControlE [2] & (!\cpu|dp|seg_id_ex|ALUControlE [1]))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|ALUControlE [1]),
	.datac(\cpu|dp|alu_lanes|alu5|Mux4~2_combout ),
	.datad(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[4][6]~189_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][6]~189 .lut_mask = 16'hF033;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][6]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y42_N12
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux1~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux1~0_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & (((\cpu|dp|alu_lanes|alu5|ShiftRight0~0_combout  & \cpu|dp|seg_ex_mem|ALUOutputM[4][6]~189_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & 
// ((\cpu|dp|alu_lanes|mux3_5|y[7]~17_combout ) # ((!\cpu|dp|seg_ex_mem|ALUOutputM[4][6]~189_combout ))))

	.dataa(\cpu|dp|alu_lanes|mux3_5|y[7]~17_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.datac(\cpu|dp|alu_lanes|alu5|ShiftRight0~0_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[4][6]~189_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux1~0 .lut_mask = 16'hE233;
defparam \cpu|dp|alu_lanes|alu5|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y42_N6
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux1~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux1~1_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & ((\cpu|dp|alu_lanes|mux3_5|y[7]~17_combout  & ((!\cpu|dp|alu_lanes|alu5|Mux1~0_combout ) # (!\cpu|dp|seg_id_ex|RD1E[4][7]~q ))) # (!\cpu|dp|alu_lanes|mux3_5|y[7]~17_combout 
//  & (\cpu|dp|seg_id_ex|RD1E[4][7]~q )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & (((\cpu|dp|alu_lanes|alu5|Mux1~0_combout ))))

	.dataa(\cpu|dp|alu_lanes|mux3_5|y[7]~17_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[4][7]~q ),
	.datad(\cpu|dp|alu_lanes|alu5|Mux1~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux1~1 .lut_mask = 16'h7BC8;
defparam \cpu|dp|alu_lanes|alu5|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N0
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~93 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~93_combout  = (\cpu|dp|alu_lanes|mux3_5|y[2]~16_combout ) # ((!\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout  & \cpu|dp|alu_lanes|mux3_5|y[0]~11_combout ))

	.dataa(gnd),
	.datab(\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_5|y[2]~16_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~93_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~93 .lut_mask = 16'hF3F0;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N20
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|ShiftLeft0~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|ShiftLeft0~2_combout  = (\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout  & ((\cpu|dp|seg_id_ex|RD1E[4][2]~q ))) # (!\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[4][3]~q ))

	.dataa(\cpu|dp|seg_id_ex|RD1E[4][3]~q ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|RD1E[4][2]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|ShiftLeft0~2 .lut_mask = 16'hF0AA;
defparam \cpu|dp|alu_lanes|alu5|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N12
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|ShiftLeft0~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|ShiftLeft0~1_combout  = (\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout  & ((\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout  & ((\cpu|dp|seg_id_ex|RD1E[4][0]~q ))) # (!\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[4][1]~q 
// ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[4][1]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[4][0]~q ),
	.datac(\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|ShiftLeft0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|ShiftLeft0~1 .lut_mask = 16'hC0A0;
defparam \cpu|dp|alu_lanes|alu5|ShiftLeft0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y42_N16
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|ShiftLeft0~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|ShiftLeft0~3_combout  = (\cpu|dp|alu_lanes|alu5|ShiftLeft0~1_combout ) # ((!\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout  & \cpu|dp|alu_lanes|alu5|ShiftLeft0~2_combout ))

	.dataa(\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout ),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|alu5|ShiftLeft0~2_combout ),
	.datad(\cpu|dp|alu_lanes|alu5|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|ShiftLeft0~3 .lut_mask = 16'hFF50;
defparam \cpu|dp|alu_lanes|alu5|ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y42_N8
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|ShiftLeft0~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|ShiftLeft0~0_combout  = (\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[4][4]~q )) # (!\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout  & ((\cpu|dp|seg_id_ex|RD1E[4][5]~q )))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|RD1E[4][4]~q ),
	.datac(\cpu|dp|seg_id_ex|RD1E[4][5]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|ShiftLeft0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|ShiftLeft0~0 .lut_mask = 16'hCCF0;
defparam \cpu|dp|alu_lanes|alu5|ShiftLeft0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N14
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~94 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~94_combout  = (\cpu|dp|alu_lanes|mux3_5|y[2]~16_combout ) # (\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|mux3_5|y[2]~16_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~94_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~94 .lut_mask = 16'hFFF0;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y42_N26
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux1~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux1~2_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~93_combout  & (((\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~94_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~93_combout  & ((\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~94_combout  & 
// (\cpu|dp|alu_lanes|alu5|ShiftLeft0~0_combout )) # (!\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~94_combout  & ((\cpu|dp|seg_id_ex|RD1E[4][7]~q )))))

	.dataa(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~93_combout ),
	.datab(\cpu|dp|alu_lanes|alu5|ShiftLeft0~0_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[4][7]~q ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~94_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux1~2 .lut_mask = 16'hEE50;
defparam \cpu|dp|alu_lanes|alu5|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y42_N22
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux1~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux1~3_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~93_combout  & ((\cpu|dp|alu_lanes|alu5|Mux1~2_combout  & (\cpu|dp|alu_lanes|alu5|ShiftLeft0~3_combout )) # (!\cpu|dp|alu_lanes|alu5|Mux1~2_combout  & 
// ((\cpu|dp|seg_id_ex|RD1E[4][6]~q ))))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~93_combout  & (((\cpu|dp|alu_lanes|alu5|Mux1~2_combout ))))

	.dataa(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~93_combout ),
	.datab(\cpu|dp|alu_lanes|alu5|ShiftLeft0~3_combout ),
	.datac(\cpu|dp|alu_lanes|alu5|Mux1~2_combout ),
	.datad(\cpu|dp|seg_id_ex|RD1E[4][6]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux1~3 .lut_mask = 16'hDAD0;
defparam \cpu|dp|alu_lanes|alu5|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N18
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_5|y[4]~12 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_5|y[4]~12_combout  = (\cpu|dp|alu_lanes|mux3_1|y[4]~17_combout ) # ((!\cpu|dp|seg_id_ex|VSIFlagE [0] & (!\cpu|dp|seg_id_ex|VSIFlagE [1] & \cpu|dp|seg_id_ex|RD2E[4][4]~q )))

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datab(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[4]~17_combout ),
	.datad(\cpu|dp|seg_id_ex|RD2E[4][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_5|y[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_5|y[4]~12 .lut_mask = 16'hF1F0;
defparam \cpu|dp|alu_lanes|mux3_5|y[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N4
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~92 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~92_combout  = (\cpu|dp|alu_lanes|mux3_1|y[5]~15_combout ) # ((\cpu|dp|alu_lanes|mux3_5|y[4]~12_combout ) # ((\cpu|dp|seg_id_ex|RD2E[4][5]~q  & !\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|RD2E[4][5]~q ),
	.datab(\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[5]~15_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_5|y[4]~12_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~92_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~92 .lut_mask = 16'hFFF2;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N22
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~91 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~91_combout  = (\cpu|dp|alu_lanes|mux3_5|y[7]~6_combout ) # ((\cpu|dp|alu_lanes|mux3_5|y[6]~7_combout ) # ((!\cpu|dp|alu_lanes|mux3_1|y[7]~8_combout ) # (!\cpu|dp|alu_lanes|mux3_1|y[6]~42_combout )))

	.dataa(\cpu|dp|alu_lanes|mux3_5|y[7]~6_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_5|y[6]~7_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[6]~42_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[7]~8_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~91_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~91 .lut_mask = 16'hEFFF;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N18
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~95 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~95_combout  = (\cpu|dp|alu_lanes|mux3_5|y[3]~15_combout ) # ((\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~92_combout ) # (\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~91_combout ))

	.dataa(gnd),
	.datab(\cpu|dp|alu_lanes|mux3_5|y[3]~15_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~92_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~91_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~95_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~95 .lut_mask = 16'hFFFC;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y42_N20
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux1~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux1~4_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout  & (((\cpu|dp|alu_lanes|alu5|Mux1~3_combout  & !\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~95_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout  & 
// (\cpu|dp|alu_lanes|alu5|Mux1~1_combout ))

	.dataa(\cpu|dp|alu_lanes|alu5|Mux1~1_combout ),
	.datab(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout ),
	.datac(\cpu|dp|alu_lanes|alu5|Mux1~3_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~95_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux1~4 .lut_mask = 16'h22E2;
defparam \cpu|dp|alu_lanes|alu5|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y42_N17
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[4][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|ALUOutputM[4][7]~89_combout ),
	.asdata(\cpu|dp|alu_lanes|alu5|Mux1~4_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][7] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y42_N13
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[4][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_ex_mem|ALUOutputM[4][7]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[4][7] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[4][7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X65_Y42_N0
cycloneiv_ram_block \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\cpu|dp|seg_ex_mem|MemWriteM~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(!\clk~inputclkctrl_outclk ),
	.ena0(\cpu|dp|seg_ex_mem|MemWriteM~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|dp|seg_ex_mem|WriteDataM[4][7]~q ,\cpu|dp|seg_ex_mem|WriteDataM[4][6]~q ,\cpu|dp|seg_ex_mem|WriteDataM[4][5]~q ,\cpu|dp|seg_ex_mem|WriteDataM[4][4]~q ,\cpu|dp|seg_ex_mem|WriteDataM[4][3]~q ,\cpu|dp|seg_ex_mem|WriteDataM[4][2]~q ,
\cpu|dp|seg_ex_mem|WriteDataM[4][1]~q ,\cpu|dp|seg_ex_mem|WriteDataM[4][0]~q ,\cpu|dp|seg_ex_mem|WriteDataM[3][7]~q ,\cpu|dp|seg_ex_mem|WriteDataM[3][6]~q ,\cpu|dp|seg_ex_mem|WriteDataM[3][5]~q ,\cpu|dp|seg_ex_mem|WriteDataM[3][4]~q ,
\cpu|dp|seg_ex_mem|WriteDataM[2][7]~q ,\cpu|dp|seg_ex_mem|WriteDataM[2][6]~q ,\cpu|dp|seg_ex_mem|WriteDataM[2][5]~q ,\cpu|dp|seg_ex_mem|WriteDataM[2][4]~q ,\cpu|dp|seg_ex_mem|WriteDataM[2][3]~q ,\cpu|dp|seg_ex_mem|WriteDataM[2][2]~q ,
\cpu|dp|seg_ex_mem|WriteDataM[2][1]~q ,\cpu|dp|seg_ex_mem|WriteDataM[2][0]~q ,\cpu|dp|seg_ex_mem|WriteDataM[1][7]~q ,\cpu|dp|seg_ex_mem|WriteDataM[1][6]~q ,\cpu|dp|seg_ex_mem|WriteDataM[1][5]~q ,\cpu|dp|seg_ex_mem|WriteDataM[1][4]~q ,
\cpu|dp|seg_ex_mem|WriteDataM[1][3]~q ,\cpu|dp|seg_ex_mem|WriteDataM[1][2]~q ,\cpu|dp|seg_ex_mem|WriteDataM[1][1]~q ,\cpu|dp|seg_ex_mem|WriteDataM[1][0]~q ,\cpu|dp|seg_ex_mem|WriteDataM[0][7]~q ,\cpu|dp|seg_ex_mem|WriteDataM[0][6]~q ,
\cpu|dp|seg_ex_mem|WriteDataM[0][5]~q ,\cpu|dp|seg_ex_mem|WriteDataM[0][4]~q ,\cpu|dp|seg_ex_mem|WriteDataM[0][3]~q ,\cpu|dp|seg_ex_mem|WriteDataM[0][2]~q ,\cpu|dp|seg_ex_mem|WriteDataM[0][1]~q ,\cpu|dp|seg_ex_mem|WriteDataM[0][0]~q }),
	.portaaddr({\cpu|dp|seg_ex_mem|WD1M[1][0]~q ,\cpu|dp|seg_ex_mem|WD1M[0][7]~q ,\cpu|dp|seg_ex_mem|WD1M[0][6]~q ,\cpu|dp|seg_ex_mem|WD1M[0][5]~q ,\cpu|dp|seg_ex_mem|WD1M[0][4]~q ,\cpu|dp|seg_ex_mem|WD1M[0][3]~q ,\cpu|dp|seg_ex_mem|WD1M[0][2]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\cpu|dp|seg_ex_mem|WD1M[1][0]~q ,\cpu|dp|seg_ex_mem|WD1M[0][7]~q ,\cpu|dp|seg_ex_mem|WD1M[0][6]~q ,\cpu|dp|seg_ex_mem|WD1M[0][5]~q ,\cpu|dp|seg_ex_mem|WD1M[0][4]~q ,\cpu|dp|seg_ex_mem|WD1M[0][3]~q ,\cpu|dp|seg_ex_mem|WD1M[0][2]~q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_mem|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/VECTOR_CPU.ram0_data_mem_73ff31ea.hdl.mif";
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_mem:data_mem|altsyncram:RAM_rtl_0|altsyncram_39i1:auto_generated|ALTSYNCRAM";
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 102;
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 48;
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 127;
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 102;
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 48;
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003;
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N6
cycloneiv_lcell_comb \data_mem|RAM~2 (
// Equation(s):
// \data_mem|RAM~2_combout  = (\data_mem|RAM_rtl_0|auto_generated|ram_block1a39  & \data_mem|RAM~0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_mem|RAM_rtl_0|auto_generated|ram_block1a39 ),
	.datad(\data_mem|RAM~0_q ),
	.cin(gnd),
	.combout(\data_mem|RAM~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~2 .lut_mask = 16'hF000;
defparam \data_mem|RAM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][4][7]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][4][7]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~2_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[4][7]~q ))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datab(\cpu|dp|seg_mem_wb|ALUOutputW[4][7]~q ),
	.datac(gnd),
	.datad(\data_mem|RAM~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][4][7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][4][7]~0 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf[0][4][7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N9
dffeas \cpu|dp|reg_file|rf[0][4][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[0][4][7]~0_combout ),
	.asdata(\cpu|dp|reg_file|rf[8][0][7]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|dp|reg_file|rf~28_combout ),
	.sload(\cpu|dp|reg_file|always0~0_combout ),
	.ena(\cpu|dp|reg_file|rf[0][4][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][4][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[4][7]~5 (
// Equation(s):
// \cpu|dp|reg_file|RD2[4][7]~5_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|reg_file|rf[4][4][7]~q ) # ((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout )))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (((!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  
// & \cpu|dp|reg_file|rf[2][4][7]~q ))))

	.dataa(\cpu|dp|reg_file|rf[4][4][7]~q ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datad(\cpu|dp|reg_file|rf[2][4][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[4][7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[4][7]~5 .lut_mask = 16'hCBC8;
defparam \cpu|dp|reg_file|RD2[4][7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[4][7]~4 (
// Equation(s):
// \cpu|dp|reg_file|RD2[4][7]~4_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[12][4][7]~q ))) # (!\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[8][4][7]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|ra2mux|y[2]~0_combout ),
	.datac(\cpu|dp|reg_file|rf[8][4][7]~q ),
	.datad(\cpu|dp|reg_file|rf[12][4][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[4][7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[4][7]~4 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|RD2[4][7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[4][7]~6 (
// Equation(s):
// \cpu|dp|reg_file|RD2[4][7]~6_combout  = (\cpu|dp|reg_file|RD2[4][7]~5_combout  & (((\cpu|dp|reg_file|rf[6][4][7]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ))) # (!\cpu|dp|reg_file|RD2[4][7]~5_combout  & (\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & 
// (\cpu|dp|reg_file|RD2[4][7]~4_combout )))

	.dataa(\cpu|dp|reg_file|RD2[4][7]~5_combout ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datac(\cpu|dp|reg_file|RD2[4][7]~4_combout ),
	.datad(\cpu|dp|reg_file|rf[6][4][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[4][7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[4][7]~6 .lut_mask = 16'hEA62;
defparam \cpu|dp|reg_file|RD2[4][7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[4][7]~7 (
// Equation(s):
// \cpu|dp|reg_file|RD2[4][7]~7_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|rf[0][4][7]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|RD2[4][7]~6_combout )))

	.dataa(\cpu|dp|reg_file|rf[0][4][7]~q ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.datad(\cpu|dp|reg_file|RD2[4][7]~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[4][7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[4][7]~7 .lut_mask = 16'hAFA0;
defparam \cpu|dp|reg_file|RD2[4][7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y42_N23
dffeas \cpu|dp|seg_id_ex|RD2E[4][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[4][7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[4][7] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y42_N31
dffeas \cpu|dp|seg_ex_mem|WriteDataM[4][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_id_ex|RD2E[4][7]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[4][7] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N20
cycloneiv_lcell_comb \data_mem|RAM~35 (
// Equation(s):
// \data_mem|RAM~35_combout  = (\data_mem|RAM~0_q  & \data_mem|RAM_rtl_0|auto_generated|ram_block1a29 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_mem|RAM~0_q ),
	.datad(\data_mem|RAM_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\data_mem|RAM~35_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~35 .lut_mask = 16'hF000;
defparam \data_mem|RAM~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[8][3][5]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[8][3][5]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~35_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[3][5]~q ))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datab(\cpu|dp|seg_mem_wb|ALUOutputW[3][5]~q ),
	.datac(gnd),
	.datad(\data_mem|RAM~35_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[8][3][5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][3][5]~0 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf[8][3][5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][3][5]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][3][5]~0_combout  = (\cpu|dp|reg_file|always0~0_combout  & (\cpu|dp|reg_file|rf[8][0][5]~0_combout )) # (!\cpu|dp|reg_file|always0~0_combout  & ((\cpu|dp|reg_file|rf[8][3][5]~0_combout )))

	.dataa(\cpu|dp|reg_file|always0~0_combout ),
	.datab(\cpu|dp|reg_file|rf[8][0][5]~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][3][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][3][5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][3][5]~0 .lut_mask = 16'hDD88;
defparam \cpu|dp|reg_file|rf[0][3][5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~474 (
// Equation(s):
// \cpu|dp|reg_file|rf~474_combout  = (!\cpu|dp|reg_file|rf~29_combout  & (((!\cpu|dp|reg_file|rf~223_combout ) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10 )) # 
// (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11 )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10 ),
	.datac(\cpu|dp|reg_file|rf~29_combout ),
	.datad(\cpu|dp|reg_file|rf~223_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~474_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~474 .lut_mask = 16'h070F;
defparam \cpu|dp|reg_file|rf~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~35 (
// Equation(s):
// \cpu|dp|reg_file|rf~35_combout  = (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10  & 
// (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & \cpu|dp|reg_file|always0~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a10 ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datad(\cpu|dp|reg_file|always0~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~35 .lut_mask = 16'h0400;
defparam \cpu|dp|reg_file|rf~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][3][3]~1 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][3][3]~1_combout  = (\cpu|dp|reg_file|Decoder0~4_combout ) # ((\cpu|dp|reg_file|rf~29_combout ) # ((\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11  & \cpu|dp|reg_file|rf~35_combout )))

	.dataa(\cpu|dp|reg_file|Decoder0~4_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11 ),
	.datac(\cpu|dp|reg_file|rf~35_combout ),
	.datad(\cpu|dp|reg_file|rf~29_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][3][3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][3][3]~1 .lut_mask = 16'hFFEA;
defparam \cpu|dp|reg_file|rf[0][3][3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N9
dffeas \cpu|dp|reg_file|rf[0][3][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[0][3][5]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[3][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~474_combout ),
	.ena(\cpu|dp|reg_file|rf[0][3][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][3][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~504 (
// Equation(s):
// \cpu|dp|reg_file|rf~504_combout  = (\cpu|dp|reg_file|rf~21_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][5]~q )) # (!\cpu|dp|reg_file|rf~21_combout  & ((\cpu|dp|reg_file|rf[8][3][5]~0_combout )))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[3][5]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~21_combout ),
	.datad(\cpu|dp|reg_file|rf[8][3][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~504_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~504 .lut_mask = 16'hAFA0;
defparam \cpu|dp|reg_file|rf~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N23
dffeas \cpu|dp|reg_file|rf[4][3][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~504_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][3][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~499 (
// Equation(s):
// \cpu|dp|reg_file|rf~499_combout  = (\cpu|dp|reg_file|rf~23_combout  & ((\cpu|dp|reg_file|rf[8][3][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~23_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][5]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[3][5]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~23_combout ),
	.datad(\cpu|dp|reg_file|rf[8][3][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~499_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~499 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N19
dffeas \cpu|dp|reg_file|rf[2][3][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~499_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][3][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[3][5]~137 (
// Equation(s):
// \cpu|dp|reg_file|RD2[3][5]~137_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (((\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout )))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & ((\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (\cpu|dp|reg_file|rf[4][3][5]~q 
// )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|reg_file|rf[2][3][5]~q )))))

	.dataa(\cpu|dp|reg_file|rf[4][3][5]~q ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datad(\cpu|dp|reg_file|rf[2][3][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[3][5]~137_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[3][5]~137 .lut_mask = 16'hE3E0;
defparam \cpu|dp|reg_file|RD2[3][5]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~503 (
// Equation(s):
// \cpu|dp|reg_file|rf~503_combout  = (\cpu|dp|reg_file|rf~25_combout  & ((\cpu|dp|reg_file|rf[8][3][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~25_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][5]~q ))

	.dataa(\cpu|dp|reg_file|rf~25_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[3][5]~q ),
	.datac(\cpu|dp|reg_file|rf[8][3][5]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~503_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~503 .lut_mask = 16'hE4E4;
defparam \cpu|dp|reg_file|rf~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N29
dffeas \cpu|dp|reg_file|rf[6][3][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~503_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][3][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y45_N29
dffeas \cpu|dp|reg_file|rf[8][3][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[8][3][5]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[3][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~20_combout ),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][3][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~510 (
// Equation(s):
// \cpu|dp|reg_file|rf~510_combout  = (\cpu|dp|reg_file|rf~18_combout  & ((\cpu|dp|reg_file|rf[8][3][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~18_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][5]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[3][5]~q ),
	.datab(\cpu|dp|reg_file|rf~18_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][3][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~510_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~510 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N15
dffeas \cpu|dp|reg_file|rf[12][3][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~510_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][3][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[3][5]~136 (
// Equation(s):
// \cpu|dp|reg_file|RD2[3][5]~136_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[12][3][5]~q ))) # (!\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[8][3][5]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf[8][3][5]~q ),
	.datac(\cpu|dp|ra2mux|y[2]~0_combout ),
	.datad(\cpu|dp|reg_file|rf[12][3][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[3][5]~136_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[3][5]~136 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|RD2[3][5]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[3][5]~138 (
// Equation(s):
// \cpu|dp|reg_file|RD2[3][5]~138_combout  = (\cpu|dp|reg_file|RD2[3][5]~137_combout  & (((\cpu|dp|reg_file|rf[6][3][5]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ))) # (!\cpu|dp|reg_file|RD2[3][5]~137_combout  & (\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  
// & ((\cpu|dp|reg_file|RD2[3][5]~136_combout ))))

	.dataa(\cpu|dp|reg_file|RD2[3][5]~137_combout ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datac(\cpu|dp|reg_file|rf[6][3][5]~q ),
	.datad(\cpu|dp|reg_file|RD2[3][5]~136_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[3][5]~138_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[3][5]~138 .lut_mask = 16'hE6A2;
defparam \cpu|dp|reg_file|RD2[3][5]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y41_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[3][5]~139 (
// Equation(s):
// \cpu|dp|reg_file|RD2[3][5]~139_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|rf[0][3][5]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|RD2[3][5]~138_combout )))

	.dataa(\cpu|dp|reg_file|rf[0][3][5]~q ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|RD2[3][5]~138_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[3][5]~139_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[3][5]~139 .lut_mask = 16'hBB88;
defparam \cpu|dp|reg_file|RD2[3][5]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y41_N15
dffeas \cpu|dp|seg_id_ex|RD2E[3][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[3][5]~139_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[3][5] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N28
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Add0~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Add0~2_combout  = \cpu|dp|seg_id_ex|ALUControlE [2] $ (((\cpu|dp|alu_lanes|mux3_1|y[5]~15_combout ) # ((\cpu|dp|seg_id_ex|RD2E[3][5]~q  & !\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD2E[3][5]~q ),
	.datab(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[5]~15_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Add0~2 .lut_mask = 16'h3C36;
defparam \cpu|dp|alu_lanes|alu4|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y44_N26
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[3][6]~174 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[3][6]~174_combout  = (\cpu|dp|alu_lanes|alu4|Add0~1_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][6]~q  & (\cpu|dp|seg_ex_mem|ALUOutputM[3][5]~173  & VCC)) # (!\cpu|dp|seg_id_ex|RD1E[3][6]~q  & 
// (!\cpu|dp|seg_ex_mem|ALUOutputM[3][5]~173 )))) # (!\cpu|dp|alu_lanes|alu4|Add0~1_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][6]~q  & (!\cpu|dp|seg_ex_mem|ALUOutputM[3][5]~173 )) # (!\cpu|dp|seg_id_ex|RD1E[3][6]~q  & ((\cpu|dp|seg_ex_mem|ALUOutputM[3][5]~173 ) 
// # (GND)))))
// \cpu|dp|seg_ex_mem|ALUOutputM[3][6]~175  = CARRY((\cpu|dp|alu_lanes|alu4|Add0~1_combout  & (!\cpu|dp|seg_id_ex|RD1E[3][6]~q  & !\cpu|dp|seg_ex_mem|ALUOutputM[3][5]~173 )) # (!\cpu|dp|alu_lanes|alu4|Add0~1_combout  & 
// ((!\cpu|dp|seg_ex_mem|ALUOutputM[3][5]~173 ) # (!\cpu|dp|seg_id_ex|RD1E[3][6]~q ))))

	.dataa(\cpu|dp|alu_lanes|alu4|Add0~1_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|ALUOutputM[3][5]~173 ),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[3][6]~174_combout ),
	.cout(\cpu|dp|seg_ex_mem|ALUOutputM[3][6]~175 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][6]~174 .lut_mask = 16'h9617;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][6]~174 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N2
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_4|y[6]~13 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_4|y[6]~13_combout  = (\cpu|dp|alu_lanes|mux3_4|y[6]~7_combout ) # ((\cpu|dp|seg_id_ex|VSIFlagE [1] & (\cpu|dp|seg_id_ex|ImmE [6])) # (!\cpu|dp|seg_id_ex|VSIFlagE [1] & ((\cpu|dp|alu_lanes|mux3_1|y[6]~11_combout ))))

	.dataa(\cpu|dp|seg_id_ex|ImmE [6]),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[6]~11_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_4|y[6]~7_combout ),
	.datad(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_4|y[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_4|y[6]~13 .lut_mask = 16'hFAFC;
defparam \cpu|dp|alu_lanes|mux3_4|y[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N12
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux6~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux6~2_combout  = (!\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout  & ((\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[3][7]~q )) # (!\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][6]~q )))))

	.dataa(\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][7]~q ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][6]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux6~2 .lut_mask = 16'h00D8;
defparam \cpu|dp|alu_lanes|alu4|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N2
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[3][6]~195 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[3][6]~195_combout  = (\cpu|dp|seg_id_ex|ALUControlE [2] & ((\cpu|dp|alu_lanes|alu4|Mux4~2_combout ))) # (!\cpu|dp|seg_id_ex|ALUControlE [2] & (!\cpu|dp|seg_id_ex|ALUControlE [1]))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|ALUControlE [1]),
	.datac(\cpu|dp|alu_lanes|alu4|Mux4~2_combout ),
	.datad(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[3][6]~195_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][6]~195 .lut_mask = 16'hF033;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][6]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N8
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux2~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux2~0_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & (\cpu|dp|alu_lanes|alu4|Mux6~2_combout  & ((\cpu|dp|seg_ex_mem|ALUOutputM[3][6]~195_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & 
// (((\cpu|dp|alu_lanes|mux3_4|y[6]~13_combout ) # (!\cpu|dp|seg_ex_mem|ALUOutputM[3][6]~195_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu4|Mux6~2_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_4|y[6]~13_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[3][6]~195_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux2~0 .lut_mask = 16'hAC0F;
defparam \cpu|dp|alu_lanes|alu4|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N18
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux2~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux2~1_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & ((\cpu|dp|alu_lanes|mux3_4|y[6]~13_combout  & ((!\cpu|dp|seg_id_ex|RD1E[3][6]~q ) # (!\cpu|dp|alu_lanes|alu4|Mux2~0_combout ))) # (!\cpu|dp|alu_lanes|mux3_4|y[6]~13_combout 
//  & ((\cpu|dp|seg_id_ex|RD1E[3][6]~q ))))) # (!\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & (((\cpu|dp|alu_lanes|alu4|Mux2~0_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_4|y[6]~13_combout ),
	.datac(\cpu|dp|alu_lanes|alu4|Mux2~0_combout ),
	.datad(\cpu|dp|seg_id_ex|RD1E[3][6]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux2~1 .lut_mask = 16'h7AD8;
defparam \cpu|dp|alu_lanes|alu4|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N22
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|ShiftLeft0~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|ShiftLeft0~4_combout  = (\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[3][3]~q )) # (!\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][4]~q )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][3]~q ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][4]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|ShiftLeft0~4 .lut_mask = 16'hAAF0;
defparam \cpu|dp|alu_lanes|alu4|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N14
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|ShiftLeft0~5 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|ShiftLeft0~5_combout  = (\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[3][1]~q )) # (!\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][2]~q )))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][1]~q ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][2]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|ShiftLeft0~5 .lut_mask = 16'hCCF0;
defparam \cpu|dp|alu_lanes|alu4|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N4
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|ShiftLeft0~6 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|ShiftLeft0~6_combout  = (\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout  & (\cpu|dp|seg_id_ex|RD1E[3][0]~q  & (!\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout ))) # (!\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout  & 
// (((\cpu|dp|alu_lanes|alu4|ShiftLeft0~5_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][0]~q ),
	.datab(\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout ),
	.datac(\cpu|dp|alu_lanes|alu4|ShiftLeft0~5_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|ShiftLeft0~6 .lut_mask = 16'h22F0;
defparam \cpu|dp|alu_lanes|alu4|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y44_N30
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~181 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~181_combout  = (\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout ) # (\cpu|dp|alu_lanes|mux3_4|y[2]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_4|y[2]~16_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~181_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~181 .lut_mask = 16'hFFF0;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y44_N20
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~180 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~180_combout  = (\cpu|dp|alu_lanes|mux3_4|y[2]~16_combout ) # ((\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout  & !\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout ))

	.dataa(gnd),
	.datab(\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_4|y[2]~16_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~180_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~180 .lut_mask = 16'hFF0C;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N20
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux2~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux2~2_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~181_combout  & (((\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~180_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~181_combout  & ((\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~180_combout  
// & ((\cpu|dp|seg_id_ex|RD1E[3][5]~q ))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~180_combout  & (\cpu|dp|seg_id_ex|RD1E[3][6]~q ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][6]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][5]~q ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~181_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~180_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux2~2 .lut_mask = 16'hFC0A;
defparam \cpu|dp|alu_lanes|alu4|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N10
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux2~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux2~3_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~181_combout  & ((\cpu|dp|alu_lanes|alu4|Mux2~2_combout  & ((\cpu|dp|alu_lanes|alu4|ShiftLeft0~6_combout ))) # (!\cpu|dp|alu_lanes|alu4|Mux2~2_combout  & 
// (\cpu|dp|alu_lanes|alu4|ShiftLeft0~4_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~181_combout  & (((\cpu|dp|alu_lanes|alu4|Mux2~2_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu4|ShiftLeft0~4_combout ),
	.datab(\cpu|dp|alu_lanes|alu4|ShiftLeft0~6_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~181_combout ),
	.datad(\cpu|dp|alu_lanes|alu4|Mux2~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux2~3 .lut_mask = 16'hCFA0;
defparam \cpu|dp|alu_lanes|alu4|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N0
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux2~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux2~4_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout  & (((!\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~182_combout  & \cpu|dp|alu_lanes|alu4|Mux2~3_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout  & 
// (\cpu|dp|alu_lanes|alu4|Mux2~1_combout ))

	.dataa(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout ),
	.datab(\cpu|dp|alu_lanes|alu4|Mux2~1_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~182_combout ),
	.datad(\cpu|dp|alu_lanes|alu4|Mux2~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux2~4 .lut_mask = 16'h4E44;
defparam \cpu|dp|alu_lanes|alu4|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y44_N27
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[3][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|ALUOutputM[3][6]~174_combout ),
	.asdata(\cpu|dp|alu_lanes|alu4|Mux2~4_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][6] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y44_N3
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[3][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_ex_mem|ALUOutputM[3][6]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[3][6] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N10
cycloneiv_lcell_comb \data_mem|RAM~34 (
// Equation(s):
// \data_mem|RAM~34_combout  = (\data_mem|RAM~0_q  & \data_mem|RAM_rtl_0|auto_generated|ram_block1a30 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_mem|RAM~0_q ),
	.datad(\data_mem|RAM_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\data_mem|RAM~34_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~34 .lut_mask = 16'hF000;
defparam \data_mem|RAM~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[4][3][6]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[4][3][6]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~34_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[3][6]~q ))

	.dataa(\cpu|dp|seg_mem_wb|ALUOutputW[3][6]~q ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datac(gnd),
	.datad(\data_mem|RAM~34_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[4][3][6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][3][6]~0 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf[4][3][6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][3][6]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][3][6]~0_combout  = (\cpu|dp|reg_file|always0~0_combout  & ((\cpu|dp|reg_file|rf[4][0][6]~0_combout ))) # (!\cpu|dp|reg_file|always0~0_combout  & (\cpu|dp|reg_file|rf[4][3][6]~0_combout ))

	.dataa(\cpu|dp|reg_file|always0~0_combout ),
	.datab(\cpu|dp|reg_file|rf[4][3][6]~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[4][0][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][3][6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][3][6]~0 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf[0][3][6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N7
dffeas \cpu|dp|reg_file|rf[0][3][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[0][3][6]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[3][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~474_combout ),
	.ena(\cpu|dp|reg_file|rf[0][3][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][3][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~490 (
// Equation(s):
// \cpu|dp|reg_file|rf~490_combout  = (\cpu|dp|reg_file|rf~25_combout  & (\cpu|dp|reg_file|rf[4][3][6]~0_combout )) # (!\cpu|dp|reg_file|rf~25_combout  & ((\cpu|dp|seg_mem_wb|WD1W[3][6]~q )))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~25_combout ),
	.datac(\cpu|dp|reg_file|rf[4][3][6]~0_combout ),
	.datad(\cpu|dp|seg_mem_wb|WD1W[3][6]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~490_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~490 .lut_mask = 16'hF3C0;
defparam \cpu|dp|reg_file|rf~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N11
dffeas \cpu|dp|reg_file|rf[6][3][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~490_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][3][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y42_N17
dffeas \cpu|dp|reg_file|rf[4][3][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[4][3][6]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[3][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~21_combout ),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][3][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~497 (
// Equation(s):
// \cpu|dp|reg_file|rf~497_combout  = (\cpu|dp|reg_file|rf~18_combout  & ((\cpu|dp|reg_file|rf[4][3][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~18_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][6]~q ))

	.dataa(\cpu|dp|reg_file|rf~18_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[3][6]~q ),
	.datad(\cpu|dp|reg_file|rf[4][3][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~497_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~497 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N13
dffeas \cpu|dp|reg_file|rf[12][3][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~497_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][3][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~494 (
// Equation(s):
// \cpu|dp|reg_file|rf~494_combout  = (\cpu|dp|reg_file|rf~20_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][6]~q )) # (!\cpu|dp|reg_file|rf~20_combout  & ((\cpu|dp|reg_file|rf[4][3][6]~0_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[3][6]~q ),
	.datac(\cpu|dp|reg_file|rf[4][3][6]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~20_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~494_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~494 .lut_mask = 16'hCCF0;
defparam \cpu|dp|reg_file|rf~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N15
dffeas \cpu|dp|reg_file|rf[8][3][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~494_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][3][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[3][6]~132 (
// Equation(s):
// \cpu|dp|reg_file|RD2[3][6]~132_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[12][3][6]~q )) # (!\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[8][3][6]~q )))

	.dataa(\cpu|dp|reg_file|rf[12][3][6]~q ),
	.datab(\cpu|dp|ra2mux|y[2]~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][3][6]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[3][6]~132_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[3][6]~132 .lut_mask = 16'hBB88;
defparam \cpu|dp|reg_file|RD2[3][6]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~486 (
// Equation(s):
// \cpu|dp|reg_file|rf~486_combout  = (\cpu|dp|reg_file|rf~23_combout  & ((\cpu|dp|reg_file|rf[4][3][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~23_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][6]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[3][6]~q ),
	.datac(\cpu|dp|reg_file|rf[4][3][6]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~23_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~486_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~486 .lut_mask = 16'hF0CC;
defparam \cpu|dp|reg_file|rf~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N21
dffeas \cpu|dp|reg_file|rf[2][3][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~486_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][3][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[3][6]~133 (
// Equation(s):
// \cpu|dp|reg_file|RD2[3][6]~133_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout )))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & 
// (\cpu|dp|reg_file|RD2[3][6]~132_combout )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & ((\cpu|dp|reg_file|rf[2][3][6]~q )))))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datab(\cpu|dp|reg_file|RD2[3][6]~132_combout ),
	.datac(\cpu|dp|reg_file|rf[2][3][6]~q ),
	.datad(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[3][6]~133_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[3][6]~133 .lut_mask = 16'hEE50;
defparam \cpu|dp|reg_file|RD2[3][6]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[3][6]~134 (
// Equation(s):
// \cpu|dp|reg_file|RD2[3][6]~134_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|reg_file|RD2[3][6]~133_combout  & (\cpu|dp|reg_file|rf[6][3][6]~q )) # (!\cpu|dp|reg_file|RD2[3][6]~133_combout  & ((\cpu|dp|reg_file|rf[4][3][6]~q ))))) # 
// (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (((\cpu|dp|reg_file|RD2[3][6]~133_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datab(\cpu|dp|reg_file|rf[6][3][6]~q ),
	.datac(\cpu|dp|reg_file|rf[4][3][6]~q ),
	.datad(\cpu|dp|reg_file|RD2[3][6]~133_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[3][6]~134_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[3][6]~134 .lut_mask = 16'hDDA0;
defparam \cpu|dp|reg_file|RD2[3][6]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[3][6]~135 (
// Equation(s):
// \cpu|dp|reg_file|RD2[3][6]~135_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|rf[0][3][6]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|RD2[3][6]~134_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf[0][3][6]~q ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.datad(\cpu|dp|reg_file|RD2[3][6]~134_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[3][6]~135_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[3][6]~135 .lut_mask = 16'hCFC0;
defparam \cpu|dp|reg_file|RD2[3][6]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y42_N27
dffeas \cpu|dp|seg_id_ex|RD2E[3][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[3][6]~135_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[3][6] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N10
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_4|y[6]~7 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_4|y[6]~7_combout  = (!\cpu|dp|seg_id_ex|VSIFlagE [1] & (\cpu|dp|seg_id_ex|RD2E[3][6]~q  & !\cpu|dp|seg_id_ex|VSIFlagE [0]))

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|RD2E[3][6]~q ),
	.datad(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_4|y[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_4|y[6]~7 .lut_mask = 16'h0050;
defparam \cpu|dp|alu_lanes|mux3_4|y[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N2
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Add0~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Add0~1_combout  = \cpu|dp|seg_id_ex|ALUControlE [2] $ (((\cpu|dp|alu_lanes|mux3_4|y[6]~7_combout ) # (!\cpu|dp|alu_lanes|mux3_1|y[6]~42_combout )))

	.dataa(\cpu|dp|alu_lanes|mux3_4|y[6]~7_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[6]~42_combout ),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Add0~1 .lut_mask = 16'h44BB;
defparam \cpu|dp|alu_lanes|alu4|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y44_N28
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[3][7]~176 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[3][7]~176_combout  = \cpu|dp|seg_id_ex|RD1E[3][7]~q  $ (\cpu|dp|seg_ex_mem|ALUOutputM[3][6]~175  $ (!\cpu|dp|alu_lanes|alu4|Add0~0_combout ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][7]~q ),
	.datac(gnd),
	.datad(\cpu|dp|alu_lanes|alu4|Add0~0_combout ),
	.cin(\cpu|dp|seg_ex_mem|ALUOutputM[3][6]~175 ),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[3][7]~176_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][7]~176 .lut_mask = 16'h3CC3;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][7]~176 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N8
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|ShiftLeft0~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|ShiftLeft0~1_combout  = (\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout  & ((\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[3][0]~q )) # (!\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][1]~q 
// )))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][0]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][1]~q ),
	.datac(\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|ShiftLeft0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|ShiftLeft0~1 .lut_mask = 16'hAC00;
defparam \cpu|dp|alu_lanes|alu4|ShiftLeft0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N16
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|ShiftLeft0~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|ShiftLeft0~3_combout  = (\cpu|dp|alu_lanes|alu4|ShiftLeft0~1_combout ) # ((!\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout  & \cpu|dp|alu_lanes|alu4|ShiftLeft0~2_combout ))

	.dataa(\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout ),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|alu4|ShiftLeft0~1_combout ),
	.datad(\cpu|dp|alu_lanes|alu4|ShiftLeft0~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|ShiftLeft0~3 .lut_mask = 16'hF5F0;
defparam \cpu|dp|alu_lanes|alu4|ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N26
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux1~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux1~2_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~181_combout  & ((\cpu|dp|alu_lanes|alu4|ShiftLeft0~0_combout ) # ((\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~180_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~181_combout  & 
// (((\cpu|dp|seg_id_ex|RD1E[3][7]~q  & !\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~180_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu4|ShiftLeft0~0_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][7]~q ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~181_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~180_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux1~2 .lut_mask = 16'hF0AC;
defparam \cpu|dp|alu_lanes|alu4|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N30
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux1~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux1~3_combout  = (\cpu|dp|alu_lanes|alu4|Mux1~2_combout  & (((\cpu|dp|alu_lanes|alu4|ShiftLeft0~3_combout ) # (!\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~180_combout )))) # (!\cpu|dp|alu_lanes|alu4|Mux1~2_combout  & 
// (\cpu|dp|seg_id_ex|RD1E[3][6]~q  & ((\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~180_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][6]~q ),
	.datab(\cpu|dp|alu_lanes|alu4|ShiftLeft0~3_combout ),
	.datac(\cpu|dp|alu_lanes|alu4|Mux1~2_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~180_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux1~3 .lut_mask = 16'hCAF0;
defparam \cpu|dp|alu_lanes|alu4|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N30
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_4|y[7]~17 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_4|y[7]~17_combout  = ((\cpu|dp|seg_id_ex|RD2E[3][7]~q  & (!\cpu|dp|seg_id_ex|VSIFlagE [1] & !\cpu|dp|seg_id_ex|VSIFlagE [0]))) # (!\cpu|dp|alu_lanes|mux3_1|y[7]~8_combout )

	.dataa(\cpu|dp|seg_id_ex|RD2E[3][7]~q ),
	.datab(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datac(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[7]~8_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_4|y[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_4|y[7]~17 .lut_mask = 16'h02FF;
defparam \cpu|dp|alu_lanes|mux3_4|y[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N18
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|ShiftRight0~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|ShiftRight0~0_combout  = (!\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout  & (\cpu|dp|seg_id_ex|RD1E[3][7]~q  & !\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout ))

	.dataa(\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][7]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|ShiftRight0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|ShiftRight0~0 .lut_mask = 16'h0050;
defparam \cpu|dp|alu_lanes|alu4|ShiftRight0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N28
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux1~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux1~0_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & (\cpu|dp|alu_lanes|alu4|ShiftRight0~0_combout  & ((\cpu|dp|seg_ex_mem|ALUOutputM[3][6]~195_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & 
// (((\cpu|dp|alu_lanes|mux3_4|y[7]~17_combout ) # (!\cpu|dp|seg_ex_mem|ALUOutputM[3][6]~195_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu4|ShiftRight0~0_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_4|y[7]~17_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[3][6]~195_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux1~0 .lut_mask = 16'hB833;
defparam \cpu|dp|alu_lanes|alu4|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N26
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux1~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux1~1_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & ((\cpu|dp|alu_lanes|mux3_4|y[7]~17_combout  & ((!\cpu|dp|alu_lanes|alu4|Mux1~0_combout ) # (!\cpu|dp|seg_id_ex|RD1E[3][7]~q ))) # (!\cpu|dp|alu_lanes|mux3_4|y[7]~17_combout 
//  & (\cpu|dp|seg_id_ex|RD1E[3][7]~q )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & (((\cpu|dp|alu_lanes|alu4|Mux1~0_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_4|y[7]~17_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][7]~q ),
	.datad(\cpu|dp|alu_lanes|alu4|Mux1~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux1~1 .lut_mask = 16'h7DA8;
defparam \cpu|dp|alu_lanes|alu4|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N0
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux1~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux1~4_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout  & (!\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~182_combout  & (\cpu|dp|alu_lanes|alu4|Mux1~3_combout ))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout  & 
// (((\cpu|dp|alu_lanes|alu4|Mux1~1_combout ))))

	.dataa(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout ),
	.datab(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~182_combout ),
	.datac(\cpu|dp|alu_lanes|alu4|Mux1~3_combout ),
	.datad(\cpu|dp|alu_lanes|alu4|Mux1~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux1~4 .lut_mask = 16'h7520;
defparam \cpu|dp|alu_lanes|alu4|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y44_N29
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[3][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|ALUOutputM[3][7]~176_combout ),
	.asdata(\cpu|dp|alu_lanes|alu4|Mux1~4_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][7] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y46_N5
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[3][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_ex_mem|ALUOutputM[3][7]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[3][7] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N2
cycloneiv_lcell_comb \data_mem|RAM~33 (
// Equation(s):
// \data_mem|RAM~33_combout  = (\data_mem|RAM~0_q  & \data_mem|RAM_rtl_0|auto_generated|ram_block1a31 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_mem|RAM~0_q ),
	.datad(\data_mem|RAM_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\data_mem|RAM~33_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~33 .lut_mask = 16'hF000;
defparam \data_mem|RAM~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[8][3][7]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[8][3][7]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~33_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[3][7]~q ))

	.dataa(\cpu|dp|seg_mem_wb|ALUOutputW[3][7]~q ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datac(gnd),
	.datad(\data_mem|RAM~33_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[8][3][7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][3][7]~0 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf[8][3][7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][3][7]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][3][7]~0_combout  = (\cpu|dp|reg_file|always0~0_combout  & (\cpu|dp|reg_file|rf[8][0][7]~0_combout )) # (!\cpu|dp|reg_file|always0~0_combout  & ((\cpu|dp|reg_file|rf[8][3][7]~0_combout )))

	.dataa(\cpu|dp|reg_file|always0~0_combout ),
	.datab(\cpu|dp|reg_file|rf[8][0][7]~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][3][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][3][7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][3][7]~0 .lut_mask = 16'hDD88;
defparam \cpu|dp|reg_file|rf[0][3][7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N1
dffeas \cpu|dp|reg_file|rf[0][3][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[0][3][7]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[3][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~474_combout ),
	.ena(\cpu|dp|reg_file|rf[0][3][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][3][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~484 (
// Equation(s):
// \cpu|dp|reg_file|rf~484_combout  = (\cpu|dp|reg_file|rf~18_combout  & ((\cpu|dp|reg_file|rf[8][3][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~18_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][7]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[3][7]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~18_combout ),
	.datad(\cpu|dp|reg_file|rf[8][3][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~484_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~484 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N23
dffeas \cpu|dp|reg_file|rf[12][3][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~484_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][3][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y46_N29
dffeas \cpu|dp|reg_file|rf[8][3][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[8][3][7]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[3][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~20_combout ),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][3][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[3][7]~128 (
// Equation(s):
// \cpu|dp|reg_file|RD2[3][7]~128_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[12][3][7]~q )) # (!\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[8][3][7]~q )))

	.dataa(\cpu|dp|ra2mux|y[2]~0_combout ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[12][3][7]~q ),
	.datad(\cpu|dp|reg_file|rf[8][3][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[3][7]~128_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[3][7]~128 .lut_mask = 16'hF5A0;
defparam \cpu|dp|reg_file|RD2[3][7]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~476 (
// Equation(s):
// \cpu|dp|reg_file|rf~476_combout  = (\cpu|dp|reg_file|rf~25_combout  & ((\cpu|dp|reg_file|rf[8][3][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~25_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][7]~q ))

	.dataa(\cpu|dp|reg_file|rf~25_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[3][7]~q ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][3][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~476_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~476 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N1
dffeas \cpu|dp|reg_file|rf[6][3][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~476_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][3][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~472 (
// Equation(s):
// \cpu|dp|reg_file|rf~472_combout  = (\cpu|dp|reg_file|rf~23_combout  & ((\cpu|dp|reg_file|rf[8][3][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~23_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][7]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~23_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[3][7]~q ),
	.datad(\cpu|dp|reg_file|rf[8][3][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~472_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~472 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N5
dffeas \cpu|dp|reg_file|rf[2][3][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~472_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][3][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[3][7]~129 (
// Equation(s):
// \cpu|dp|reg_file|RD2[3][7]~129_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & ((\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|reg_file|rf[4][3][7]~q ))) 
// # (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (\cpu|dp|reg_file|rf[2][3][7]~q ))))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datac(\cpu|dp|reg_file|rf[2][3][7]~q ),
	.datad(\cpu|dp|reg_file|rf[4][3][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[3][7]~129_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[3][7]~129 .lut_mask = 16'hDC98;
defparam \cpu|dp|reg_file|RD2[3][7]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[3][7]~130 (
// Equation(s):
// \cpu|dp|reg_file|RD2[3][7]~130_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & ((\cpu|dp|reg_file|RD2[3][7]~129_combout  & ((\cpu|dp|reg_file|rf[6][3][7]~q ))) # (!\cpu|dp|reg_file|RD2[3][7]~129_combout  & (\cpu|dp|reg_file|RD2[3][7]~128_combout 
// )))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (((\cpu|dp|reg_file|RD2[3][7]~129_combout ))))

	.dataa(\cpu|dp|reg_file|RD2[3][7]~128_combout ),
	.datab(\cpu|dp|reg_file|rf[6][3][7]~q ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datad(\cpu|dp|reg_file|RD2[3][7]~129_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[3][7]~130_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[3][7]~130 .lut_mask = 16'hCFA0;
defparam \cpu|dp|reg_file|RD2[3][7]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[3][7]~131 (
// Equation(s):
// \cpu|dp|reg_file|RD2[3][7]~131_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|rf[0][3][7]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|RD2[3][7]~130_combout )))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[0][3][7]~q ),
	.datad(\cpu|dp|reg_file|RD2[3][7]~130_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[3][7]~131_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[3][7]~131 .lut_mask = 16'hF5A0;
defparam \cpu|dp|reg_file|RD2[3][7]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N23
dffeas \cpu|dp|seg_id_ex|RD2E[3][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[3][7]~131_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[3][7] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N16
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_4|y[7]~6 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_4|y[7]~6_combout  = (\cpu|dp|seg_id_ex|RD2E[3][7]~q  & (!\cpu|dp|seg_id_ex|VSIFlagE [0] & !\cpu|dp|seg_id_ex|VSIFlagE [1]))

	.dataa(\cpu|dp|seg_id_ex|RD2E[3][7]~q ),
	.datab(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_4|y[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_4|y[7]~6 .lut_mask = 16'h0022;
defparam \cpu|dp|alu_lanes|mux3_4|y[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N10
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~178 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~178_combout  = (\cpu|dp|alu_lanes|mux3_4|y[7]~6_combout ) # ((\cpu|dp|alu_lanes|mux3_4|y[6]~7_combout ) # ((!\cpu|dp|alu_lanes|mux3_1|y[7]~8_combout ) # (!\cpu|dp|alu_lanes|mux3_1|y[6]~42_combout )))

	.dataa(\cpu|dp|alu_lanes|mux3_4|y[7]~6_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_4|y[6]~7_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[6]~42_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[7]~8_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~178_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~178 .lut_mask = 16'hEFFF;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N12
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux4~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux4~2_combout  = (!\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~178_combout  & (!\cpu|dp|alu_lanes|mux3_4|y[3]~15_combout  & (!\cpu|dp|alu_lanes|mux3_4|y[2]~16_combout  & !\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~179_combout )))

	.dataa(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~178_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_4|y[3]~15_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_4|y[2]~16_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~179_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux4~2 .lut_mask = 16'h0001;
defparam \cpu|dp|alu_lanes|alu4|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y44_N22
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~196 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~196_combout  = (\cpu|dp|seg_id_ex|ALUControlE [2] & (!\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~182_combout )) # (!\cpu|dp|seg_id_ex|ALUControlE [2] & ((!\cpu|dp|seg_id_ex|ALUControlE [1])))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~182_combout ),
	.datad(\cpu|dp|seg_id_ex|ALUControlE [1]),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~196_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~196 .lut_mask = 16'h0C3F;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y44_N6
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux8~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux8~0_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~181_combout  & (((\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~180_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~181_combout  & ((\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~180_combout  
// & ((\cpu|dp|seg_id_ex|RD1E[3][1]~q ))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~180_combout  & (\cpu|dp|seg_id_ex|RD1E[3][0]~q ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][0]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][1]~q ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~181_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~180_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux8~0 .lut_mask = 16'hFC0A;
defparam \cpu|dp|alu_lanes|alu4|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N0
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|ShiftRight0~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|ShiftRight0~4_combout  = (\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[3][5]~q )) # (!\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][4]~q )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][5]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][4]~q ),
	.datac(\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|ShiftRight0~4 .lut_mask = 16'hACAC;
defparam \cpu|dp|alu_lanes|alu4|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N22
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|ShiftRight0~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|ShiftRight0~3_combout  = (\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout  & ((\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[3][7]~q )) # (!\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][6]~q 
// )))))

	.dataa(\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][7]~q ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][6]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|ShiftRight0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|ShiftRight0~3 .lut_mask = 16'hD800;
defparam \cpu|dp|alu_lanes|alu4|ShiftRight0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y44_N24
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|ShiftRight0~5 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|ShiftRight0~5_combout  = (\cpu|dp|alu_lanes|alu4|ShiftRight0~3_combout ) # ((\cpu|dp|alu_lanes|alu4|ShiftRight0~4_combout  & !\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout ))

	.dataa(\cpu|dp|alu_lanes|alu4|ShiftRight0~4_combout ),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout ),
	.datad(\cpu|dp|alu_lanes|alu4|ShiftRight0~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|ShiftRight0~5 .lut_mask = 16'hFF0A;
defparam \cpu|dp|alu_lanes|alu4|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y44_N28
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|ShiftRight0~7 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|ShiftRight0~7_combout  = (\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][3]~q ))) # (!\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[3][2]~q ))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][3]~q ),
	.datac(gnd),
	.datad(\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|ShiftRight0~7 .lut_mask = 16'hCCAA;
defparam \cpu|dp|alu_lanes|alu4|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y44_N12
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux8~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux8~1_combout  = (\cpu|dp|alu_lanes|alu4|Mux8~0_combout  & ((\cpu|dp|alu_lanes|alu4|ShiftRight0~5_combout ) # ((!\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~181_combout )))) # (!\cpu|dp|alu_lanes|alu4|Mux8~0_combout  & 
// (((\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~181_combout  & \cpu|dp|alu_lanes|alu4|ShiftRight0~7_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu4|Mux8~0_combout ),
	.datab(\cpu|dp|alu_lanes|alu4|ShiftRight0~5_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~181_combout ),
	.datad(\cpu|dp|alu_lanes|alu4|ShiftRight0~7_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux8~1 .lut_mask = 16'hDA8A;
defparam \cpu|dp|alu_lanes|alu4|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y44_N26
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux8~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux8~2_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & (((\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~196_combout  & \cpu|dp|alu_lanes|alu4|Mux8~1_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & 
// ((\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout ) # ((!\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~196_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~196_combout ),
	.datad(\cpu|dp|alu_lanes|alu4|Mux8~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux8~2 .lut_mask = 16'hE545;
defparam \cpu|dp|alu_lanes|alu4|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y44_N8
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux8~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux8~3_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][0]~q  & ((!\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout ) # (!\cpu|dp|alu_lanes|alu4|Mux8~2_combout ))) # (!\cpu|dp|seg_id_ex|RD1E[3][0]~q  & 
// ((\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout ))))) # (!\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & (((\cpu|dp|alu_lanes|alu4|Mux8~2_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][0]~q ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datac(\cpu|dp|alu_lanes|alu4|Mux8~2_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux8~3 .lut_mask = 16'h7CB8;
defparam \cpu|dp|alu_lanes|alu4|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y44_N18
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|ShiftLeft0~8 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|ShiftLeft0~8_combout  = (\cpu|dp|seg_id_ex|RD1E[3][0]~q  & (!\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout  & !\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout ))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][0]~q ),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|ShiftLeft0~8 .lut_mask = 16'h000A;
defparam \cpu|dp|alu_lanes|alu4|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N24
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux8~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux8~4_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout  & (\cpu|dp|alu_lanes|alu4|Mux4~2_combout  & ((\cpu|dp|alu_lanes|alu4|ShiftLeft0~8_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout  & 
// (((\cpu|dp|alu_lanes|alu4|Mux8~3_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu4|Mux4~2_combout ),
	.datab(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout ),
	.datac(\cpu|dp|alu_lanes|alu4|Mux8~3_combout ),
	.datad(\cpu|dp|alu_lanes|alu4|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux8~4 .lut_mask = 16'hB830;
defparam \cpu|dp|alu_lanes|alu4|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y44_N15
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[3][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~162_combout ),
	.asdata(\cpu|dp|alu_lanes|alu4|Mux8~4_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N12
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|ALUOutputW[3][0]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|ALUOutputW[3][0]~feeder_combout  = \cpu|dp|seg_ex_mem|ALUOutputM[3][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|ALUOutputW[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[3][0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|ALUOutputW[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N13
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[3][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|ALUOutputW[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[3][0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N26
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WriteDataM[3][0]~feeder (
// Equation(s):
// \cpu|dp|seg_ex_mem|WriteDataM[3][0]~feeder_combout  = \cpu|dp|seg_id_ex|RD2E[3][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|RD2E[3][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|WriteDataM[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[3][0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_ex_mem|WriteDataM[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N27
dffeas \cpu|dp|seg_ex_mem|WriteDataM[3][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WriteDataM[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[3][0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N6
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WriteDataM[3][1]~feeder (
// Equation(s):
// \cpu|dp|seg_ex_mem|WriteDataM[3][1]~feeder_combout  = \cpu|dp|seg_id_ex|RD2E[3][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|RD2E[3][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|WriteDataM[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[3][1]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|dp|seg_ex_mem|WriteDataM[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N7
dffeas \cpu|dp|seg_ex_mem|WriteDataM[3][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WriteDataM[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[3][1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y44_N17
dffeas \cpu|dp|seg_ex_mem|WriteDataM[3][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_id_ex|RD2E[3][2]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[3][2] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y44_N1
dffeas \cpu|dp|seg_ex_mem|WriteDataM[3][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_id_ex|RD2E[3][3]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[3][3] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[3][3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X65_Y44_N0
cycloneiv_ram_block \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\cpu|dp|seg_ex_mem|MemWriteM~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(!\clk~inputclkctrl_outclk ),
	.ena0(\cpu|dp|seg_ex_mem|MemWriteM~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cpu|dp|seg_ex_mem|WriteDataM[3][3]~q ,\cpu|dp|seg_ex_mem|WriteDataM[3][2]~q ,\cpu|dp|seg_ex_mem|WriteDataM[3][1]~q ,\cpu|dp|seg_ex_mem|WriteDataM[3][0]~q }),
	.portaaddr({\cpu|dp|seg_ex_mem|WD1M[1][0]~q ,\cpu|dp|seg_ex_mem|WD1M[0][7]~q ,\cpu|dp|seg_ex_mem|WD1M[0][6]~q ,\cpu|dp|seg_ex_mem|WD1M[0][5]~q ,\cpu|dp|seg_ex_mem|WD1M[0][4]~q ,\cpu|dp|seg_ex_mem|WD1M[0][3]~q ,\cpu|dp|seg_ex_mem|WD1M[0][2]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\cpu|dp|seg_ex_mem|WD1M[1][0]~q ,\cpu|dp|seg_ex_mem|WD1M[0][7]~q ,\cpu|dp|seg_ex_mem|WD1M[0][6]~q ,\cpu|dp|seg_ex_mem|WD1M[0][5]~q ,\cpu|dp|seg_ex_mem|WD1M[0][4]~q ,\cpu|dp|seg_ex_mem|WD1M[0][3]~q ,\cpu|dp|seg_ex_mem|WD1M[0][2]~q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_mem|RAM_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .init_file = "db/VECTOR_CPU.ram0_data_mem_73ff31ea.hdl.mif";
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "data_mem:data_mem|altsyncram:RAM_rtl_0|altsyncram_39i1:auto_generated|ALTSYNCRAM";
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 7;
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 36;
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 127;
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 102;
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 48;
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 7;
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 36;
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 127;
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 102;
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 48;
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \data_mem|RAM_rtl_0|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N20
cycloneiv_lcell_comb \data_mem|RAM~40 (
// Equation(s):
// \data_mem|RAM~40_combout  = (\data_mem|RAM~0_q  & \data_mem|RAM_rtl_0|auto_generated|ram_block1a24~portbdataout )

	.dataa(\data_mem|RAM~0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_mem|RAM_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.cin(gnd),
	.combout(\data_mem|RAM~40_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~40 .lut_mask = 16'hAA00;
defparam \data_mem|RAM~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[4][3][0]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[4][3][0]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~40_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[3][0]~q ))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datab(\cpu|dp|seg_mem_wb|ALUOutputW[3][0]~q ),
	.datac(gnd),
	.datad(\data_mem|RAM~40_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[4][3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][3][0]~0 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf[4][3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][3][0]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][3][0]~0_combout  = (\cpu|dp|reg_file|always0~0_combout  & ((\cpu|dp|reg_file|rf[8][0][0]~0_combout ))) # (!\cpu|dp|reg_file|always0~0_combout  & (\cpu|dp|reg_file|rf[4][3][0]~0_combout ))

	.dataa(\cpu|dp|reg_file|rf[4][3][0]~0_combout ),
	.datab(\cpu|dp|reg_file|always0~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][0][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][3][0]~0 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf[0][3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N11
dffeas \cpu|dp|reg_file|rf[0][3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[0][3][0]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[3][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~474_combout ),
	.ena(\cpu|dp|reg_file|rf[0][3][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][3][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~564 (
// Equation(s):
// \cpu|dp|reg_file|rf~564_combout  = (\cpu|dp|reg_file|rf~23_combout  & ((\cpu|dp|reg_file|rf[4][3][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~23_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][0]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[3][0]~q ),
	.datab(\cpu|dp|reg_file|rf~23_combout ),
	.datac(\cpu|dp|reg_file|rf[4][3][0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~564_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~564 .lut_mask = 16'hE2E2;
defparam \cpu|dp|reg_file|rf~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N25
dffeas \cpu|dp|reg_file|rf[2][3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~564_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][3][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~575 (
// Equation(s):
// \cpu|dp|reg_file|rf~575_combout  = (\cpu|dp|reg_file|rf~18_combout  & ((\cpu|dp|reg_file|rf[4][3][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~18_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][0]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[3][0]~q ),
	.datac(\cpu|dp|reg_file|rf~18_combout ),
	.datad(\cpu|dp|reg_file|rf[4][3][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~575_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~575 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N21
dffeas \cpu|dp|reg_file|rf[12][3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~575_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][3][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~572 (
// Equation(s):
// \cpu|dp|reg_file|rf~572_combout  = (\cpu|dp|reg_file|rf~20_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][0]~q )) # (!\cpu|dp|reg_file|rf~20_combout  & ((\cpu|dp|reg_file|rf[4][3][0]~0_combout )))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[3][0]~q ),
	.datab(\cpu|dp|reg_file|rf~20_combout ),
	.datac(\cpu|dp|reg_file|rf[4][3][0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~572_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~572 .lut_mask = 16'hB8B8;
defparam \cpu|dp|reg_file|rf~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y44_N1
dffeas \cpu|dp|reg_file|rf[8][3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~572_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][3][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[3][0]~156 (
// Equation(s):
// \cpu|dp|reg_file|RD2[3][0]~156_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[12][3][0]~q )) # (!\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[8][3][0]~q )))

	.dataa(\cpu|dp|reg_file|rf[12][3][0]~q ),
	.datab(gnd),
	.datac(\cpu|dp|ra2mux|y[2]~0_combout ),
	.datad(\cpu|dp|reg_file|rf[8][3][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[3][0]~156_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[3][0]~156 .lut_mask = 16'hAFA0;
defparam \cpu|dp|reg_file|RD2[3][0]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[3][0]~157 (
// Equation(s):
// \cpu|dp|reg_file|RD2[3][0]~157_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (((\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ) # (\cpu|dp|reg_file|RD2[3][0]~156_combout )))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (\cpu|dp|reg_file|rf[2][3][0]~q  
// & (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout )))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datab(\cpu|dp|reg_file|rf[2][3][0]~q ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datad(\cpu|dp|reg_file|RD2[3][0]~156_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[3][0]~157_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[3][0]~157 .lut_mask = 16'hAEA4;
defparam \cpu|dp|reg_file|RD2[3][0]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~568 (
// Equation(s):
// \cpu|dp|reg_file|rf~568_combout  = (\cpu|dp|reg_file|rf~25_combout  & ((\cpu|dp|reg_file|rf[4][3][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~25_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][0]~q ))

	.dataa(\cpu|dp|reg_file|rf~25_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[3][0]~q ),
	.datac(\cpu|dp|reg_file|rf[4][3][0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~568_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~568 .lut_mask = 16'hE4E4;
defparam \cpu|dp|reg_file|rf~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N21
dffeas \cpu|dp|reg_file|rf[6][3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~568_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][3][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y44_N31
dffeas \cpu|dp|reg_file|rf[4][3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[4][3][0]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[3][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~21_combout ),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][3][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[3][0]~158 (
// Equation(s):
// \cpu|dp|reg_file|RD2[3][0]~158_combout  = (\cpu|dp|reg_file|RD2[3][0]~157_combout  & ((\cpu|dp|reg_file|rf[6][3][0]~q ) # ((!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout )))) # (!\cpu|dp|reg_file|RD2[3][0]~157_combout  & 
// (((\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & \cpu|dp|reg_file|rf[4][3][0]~q ))))

	.dataa(\cpu|dp|reg_file|RD2[3][0]~157_combout ),
	.datab(\cpu|dp|reg_file|rf[6][3][0]~q ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datad(\cpu|dp|reg_file|rf[4][3][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[3][0]~158_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[3][0]~158 .lut_mask = 16'hDA8A;
defparam \cpu|dp|reg_file|RD2[3][0]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[3][0]~159 (
// Equation(s):
// \cpu|dp|reg_file|RD2[3][0]~159_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|rf[0][3][0]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|RD2[3][0]~158_combout )))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.datab(\cpu|dp|reg_file|rf[0][3][0]~q ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|RD2[3][0]~158_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[3][0]~159_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[3][0]~159 .lut_mask = 16'hDD88;
defparam \cpu|dp|reg_file|RD2[3][0]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N5
dffeas \cpu|dp|seg_id_ex|RD2E[3][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[3][0]~159_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[3][0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y40_N4
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_4|y[0]~10 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_4|y[0]~10_combout  = (\cpu|dp|seg_id_ex|RD2E[3][0]~q  & ((\cpu|dp|seg_id_ex|VSIFlagE [1]) # (!\cpu|dp|seg_id_ex|VSIFlagE [0])))

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|RD2E[3][0]~q ),
	.datad(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_4|y[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_4|y[0]~10 .lut_mask = 16'hF050;
defparam \cpu|dp|alu_lanes|mux3_4|y[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y40_N26
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_4|y[0]~11 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_4|y[0]~11_combout  = (\cpu|dp|seg_id_ex|VSIFlagE [1] & (((\cpu|dp|seg_id_ex|ImmE [0])))) # (!\cpu|dp|seg_id_ex|VSIFlagE [1] & ((\cpu|dp|alu_lanes|mux3_1|y[0]~30_combout ) # ((\cpu|dp|alu_lanes|mux3_4|y[0]~10_combout ))))

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[0]~30_combout ),
	.datac(\cpu|dp|seg_id_ex|ImmE [0]),
	.datad(\cpu|dp|alu_lanes|mux3_4|y[0]~10_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_4|y[0]~11 .lut_mask = 16'hF5E4;
defparam \cpu|dp|alu_lanes|mux3_4|y[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N14
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Add0~7 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Add0~7_combout  = \cpu|dp|alu_lanes|mux3_4|y[0]~11_combout  $ (\cpu|dp|seg_id_ex|ALUControlE [2])

	.dataa(\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Add0~7 .lut_mask = 16'h5A5A;
defparam \cpu|dp|alu_lanes|alu4|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y44_N16
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[3][1]~164 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[3][1]~164_combout  = ((\cpu|dp|alu_lanes|alu4|Add0~6_combout  $ (\cpu|dp|seg_id_ex|RD1E[3][1]~q  $ (!\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~163 )))) # (GND)
// \cpu|dp|seg_ex_mem|ALUOutputM[3][1]~165  = CARRY((\cpu|dp|alu_lanes|alu4|Add0~6_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][1]~q ) # (!\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~163 ))) # (!\cpu|dp|alu_lanes|alu4|Add0~6_combout  & (\cpu|dp|seg_id_ex|RD1E[3][1]~q  & 
// !\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~163 )))

	.dataa(\cpu|dp|alu_lanes|alu4|Add0~6_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~163 ),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[3][1]~164_combout ),
	.cout(\cpu|dp|seg_ex_mem|ALUOutputM[3][1]~165 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][1]~164 .lut_mask = 16'h698E;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][1]~164 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X78_Y44_N2
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|ShiftRight0~6 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|ShiftRight0~6_combout  = (\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][4]~q ))) # (!\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[3][3]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][3]~q ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][4]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|ShiftRight0~6 .lut_mask = 16'hF0CC;
defparam \cpu|dp|alu_lanes|alu4|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y44_N10
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux7~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux7~0_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~180_combout  & (((\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~181_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~180_combout  & ((\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~181_combout  
// & ((\cpu|dp|alu_lanes|alu4|ShiftRight0~6_combout ))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~181_combout  & (\cpu|dp|seg_id_ex|RD1E[3][1]~q ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][1]~q ),
	.datab(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~180_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~181_combout ),
	.datad(\cpu|dp|alu_lanes|alu4|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux7~0 .lut_mask = 16'hF2C2;
defparam \cpu|dp|alu_lanes|alu4|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y44_N16
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux7~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux7~1_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~180_combout  & ((\cpu|dp|alu_lanes|alu4|Mux7~0_combout  & (\cpu|dp|alu_lanes|alu4|ShiftRight0~2_combout )) # (!\cpu|dp|alu_lanes|alu4|Mux7~0_combout  & 
// ((\cpu|dp|seg_id_ex|RD1E[3][2]~q ))))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~180_combout  & (((\cpu|dp|alu_lanes|alu4|Mux7~0_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu4|ShiftRight0~2_combout ),
	.datab(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~180_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][2]~q ),
	.datad(\cpu|dp|alu_lanes|alu4|Mux7~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux7~1 .lut_mask = 16'hBBC0;
defparam \cpu|dp|alu_lanes|alu4|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y44_N14
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux7~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux7~2_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & (((\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~196_combout  & \cpu|dp|alu_lanes|alu4|Mux7~1_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & 
// ((\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout ) # ((!\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~196_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~196_combout ),
	.datad(\cpu|dp|alu_lanes|alu4|Mux7~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux7~2 .lut_mask = 16'hE545;
defparam \cpu|dp|alu_lanes|alu4|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y44_N4
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux7~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux7~3_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & ((\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout  & ((!\cpu|dp|alu_lanes|alu4|Mux7~2_combout ) # (!\cpu|dp|seg_id_ex|RD1E[3][1]~q ))) # (!\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout  
// & (\cpu|dp|seg_id_ex|RD1E[3][1]~q )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & (((\cpu|dp|alu_lanes|alu4|Mux7~2_combout ))))

	.dataa(\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][1]~q ),
	.datac(\cpu|dp|alu_lanes|alu4|Mux7~2_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux7~3 .lut_mask = 16'h6EF0;
defparam \cpu|dp|alu_lanes|alu4|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N10
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux7~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux7~4_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout  & (\cpu|dp|alu_lanes|alu4|Mux4~2_combout  & (\cpu|dp|alu_lanes|alu4|ShiftLeft0~7_combout ))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout  & 
// (((\cpu|dp|alu_lanes|alu4|Mux7~3_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu4|Mux4~2_combout ),
	.datab(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout ),
	.datac(\cpu|dp|alu_lanes|alu4|ShiftLeft0~7_combout ),
	.datad(\cpu|dp|alu_lanes|alu4|Mux7~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux7~4 .lut_mask = 16'hB380;
defparam \cpu|dp|alu_lanes|alu4|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y44_N17
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[3][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|ALUOutputM[3][1]~164_combout ),
	.asdata(\cpu|dp|alu_lanes|alu4|Mux7~4_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N14
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|ALUOutputW[3][1]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|ALUOutputW[3][1]~feeder_combout  = \cpu|dp|seg_ex_mem|ALUOutputM[3][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[3][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|ALUOutputW[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[3][1]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|dp|seg_mem_wb|ALUOutputW[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y46_N15
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[3][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|ALUOutputW[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[3][1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N24
cycloneiv_lcell_comb \data_mem|RAM~39 (
// Equation(s):
// \data_mem|RAM~39_combout  = (\data_mem|RAM~0_q  & \data_mem|RAM_rtl_0|auto_generated|ram_block1a25 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_mem|RAM~0_q ),
	.datad(\data_mem|RAM_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\data_mem|RAM~39_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~39 .lut_mask = 16'hF000;
defparam \data_mem|RAM~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[8][3][1]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[8][3][1]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~39_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[3][1]~q ))

	.dataa(\cpu|dp|seg_mem_wb|ALUOutputW[3][1]~q ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datac(gnd),
	.datad(\data_mem|RAM~39_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[8][3][1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][3][1]~0 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf[8][3][1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][3][1]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][3][1]~0_combout  = (\cpu|dp|reg_file|always0~0_combout  & (\cpu|dp|reg_file|rf[8][0][1]~0_combout )) # (!\cpu|dp|reg_file|always0~0_combout  & ((\cpu|dp|reg_file|rf[8][3][1]~0_combout )))

	.dataa(\cpu|dp|reg_file|always0~0_combout ),
	.datab(\cpu|dp|reg_file|rf[8][0][1]~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][3][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][3][1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][3][1]~0 .lut_mask = 16'hDD88;
defparam \cpu|dp|reg_file|rf[0][3][1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N21
dffeas \cpu|dp|reg_file|rf[0][3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[0][3][1]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[3][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~474_combout ),
	.ena(\cpu|dp|reg_file|rf[0][3][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][3][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~562 (
// Equation(s):
// \cpu|dp|reg_file|rf~562_combout  = (\cpu|dp|reg_file|rf~18_combout  & (\cpu|dp|reg_file|rf[8][3][1]~0_combout )) # (!\cpu|dp|reg_file|rf~18_combout  & ((\cpu|dp|seg_mem_wb|WD1W[3][1]~q )))

	.dataa(\cpu|dp|reg_file|rf[8][3][1]~0_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[3][1]~q ),
	.datac(\cpu|dp|reg_file|rf~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~562_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~562 .lut_mask = 16'hACAC;
defparam \cpu|dp|reg_file|rf~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N7
dffeas \cpu|dp|reg_file|rf[12][3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~562_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][3][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y46_N19
dffeas \cpu|dp|reg_file|rf[8][3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[8][3][1]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[3][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~20_combout ),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][3][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[3][1]~152 (
// Equation(s):
// \cpu|dp|reg_file|RD2[3][1]~152_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[12][3][1]~q )) # (!\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[8][3][1]~q )))

	.dataa(\cpu|dp|ra2mux|y[2]~0_combout ),
	.datab(\cpu|dp|reg_file|rf[12][3][1]~q ),
	.datac(\cpu|dp|reg_file|rf[8][3][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[3][1]~152_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[3][1]~152 .lut_mask = 16'hD8D8;
defparam \cpu|dp|reg_file|RD2[3][1]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~555 (
// Equation(s):
// \cpu|dp|reg_file|rf~555_combout  = (\cpu|dp|reg_file|rf~25_combout  & ((\cpu|dp|reg_file|rf[8][3][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~25_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][1]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[3][1]~q ),
	.datac(\cpu|dp|reg_file|rf~25_combout ),
	.datad(\cpu|dp|reg_file|rf[8][3][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~555_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~555 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N17
dffeas \cpu|dp|reg_file|rf[6][3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~555_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][3][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~556 (
// Equation(s):
// \cpu|dp|reg_file|rf~556_combout  = (\cpu|dp|reg_file|rf~21_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][1]~q )) # (!\cpu|dp|reg_file|rf~21_combout  & ((\cpu|dp|reg_file|rf[8][3][1]~0_combout )))

	.dataa(\cpu|dp|reg_file|rf~21_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[3][1]~q ),
	.datad(\cpu|dp|reg_file|rf[8][3][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~556_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~556 .lut_mask = 16'hF5A0;
defparam \cpu|dp|reg_file|rf~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y46_N23
dffeas \cpu|dp|reg_file|rf[4][3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~556_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][3][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~551 (
// Equation(s):
// \cpu|dp|reg_file|rf~551_combout  = (\cpu|dp|reg_file|rf~23_combout  & ((\cpu|dp|reg_file|rf[8][3][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~23_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][1]~q ))

	.dataa(\cpu|dp|reg_file|rf~23_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[3][1]~q ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][3][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~551_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~551 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y47_N29
dffeas \cpu|dp|reg_file|rf[2][3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~551_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][3][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[3][1]~153 (
// Equation(s):
// \cpu|dp|reg_file|RD2[3][1]~153_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (((\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout )))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & ((\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (\cpu|dp|reg_file|rf[4][3][1]~q 
// )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|reg_file|rf[2][3][1]~q )))))

	.dataa(\cpu|dp|reg_file|rf[4][3][1]~q ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datac(\cpu|dp|reg_file|rf[2][3][1]~q ),
	.datad(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[3][1]~153_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[3][1]~153 .lut_mask = 16'hEE30;
defparam \cpu|dp|reg_file|RD2[3][1]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[3][1]~154 (
// Equation(s):
// \cpu|dp|reg_file|RD2[3][1]~154_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & ((\cpu|dp|reg_file|RD2[3][1]~153_combout  & ((\cpu|dp|reg_file|rf[6][3][1]~q ))) # (!\cpu|dp|reg_file|RD2[3][1]~153_combout  & (\cpu|dp|reg_file|RD2[3][1]~152_combout 
// )))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (((\cpu|dp|reg_file|RD2[3][1]~153_combout ))))

	.dataa(\cpu|dp|reg_file|RD2[3][1]~152_combout ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datac(\cpu|dp|reg_file|rf[6][3][1]~q ),
	.datad(\cpu|dp|reg_file|RD2[3][1]~153_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[3][1]~154_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[3][1]~154 .lut_mask = 16'hF388;
defparam \cpu|dp|reg_file|RD2[3][1]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[3][1]~155 (
// Equation(s):
// \cpu|dp|reg_file|RD2[3][1]~155_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|rf[0][3][1]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|RD2[3][1]~154_combout )))

	.dataa(\cpu|dp|reg_file|rf[0][3][1]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|RD2[3][1]~154_combout ),
	.datad(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[3][1]~155_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[3][1]~155 .lut_mask = 16'hAAF0;
defparam \cpu|dp|reg_file|RD2[3][1]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N5
dffeas \cpu|dp|seg_id_ex|RD2E[3][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[3][1]~155_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[3][1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N18
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_4|y[1]~8 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_4|y[1]~8_combout  = (\cpu|dp|seg_id_ex|RD2E[3][1]~q  & ((\cpu|dp|seg_id_ex|VSIFlagE [1]) # (!\cpu|dp|seg_id_ex|VSIFlagE [0])))

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datab(\cpu|dp|seg_id_ex|RD2E[3][1]~q ),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_4|y[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_4|y[1]~8 .lut_mask = 16'hCC44;
defparam \cpu|dp|alu_lanes|mux3_4|y[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N26
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_4|y[1]~9 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_4|y[1]~9_combout  = (\cpu|dp|seg_id_ex|VSIFlagE [1] & (\cpu|dp|seg_id_ex|ImmE [1])) # (!\cpu|dp|seg_id_ex|VSIFlagE [1] & (((\cpu|dp|alu_lanes|mux3_1|y[1]~27_combout ) # (\cpu|dp|alu_lanes|mux3_4|y[1]~8_combout ))))

	.dataa(\cpu|dp|seg_id_ex|ImmE [1]),
	.datab(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[1]~27_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_4|y[1]~8_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_4|y[1]~9 .lut_mask = 16'hBBB8;
defparam \cpu|dp|alu_lanes|mux3_4|y[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N4
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Add0~6 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Add0~6_combout  = \cpu|dp|seg_id_ex|ALUControlE [2] $ (\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datad(\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Add0~6 .lut_mask = 16'h0FF0;
defparam \cpu|dp|alu_lanes|alu4|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y44_N18
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[3][2]~166 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[3][2]~166_combout  = (\cpu|dp|alu_lanes|alu4|Add0~5_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][2]~q  & (\cpu|dp|seg_ex_mem|ALUOutputM[3][1]~165  & VCC)) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~q  & 
// (!\cpu|dp|seg_ex_mem|ALUOutputM[3][1]~165 )))) # (!\cpu|dp|alu_lanes|alu4|Add0~5_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][2]~q  & (!\cpu|dp|seg_ex_mem|ALUOutputM[3][1]~165 )) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~q  & ((\cpu|dp|seg_ex_mem|ALUOutputM[3][1]~165 ) 
// # (GND)))))
// \cpu|dp|seg_ex_mem|ALUOutputM[3][2]~167  = CARRY((\cpu|dp|alu_lanes|alu4|Add0~5_combout  & (!\cpu|dp|seg_id_ex|RD1E[3][2]~q  & !\cpu|dp|seg_ex_mem|ALUOutputM[3][1]~165 )) # (!\cpu|dp|alu_lanes|alu4|Add0~5_combout  & 
// ((!\cpu|dp|seg_ex_mem|ALUOutputM[3][1]~165 ) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~q ))))

	.dataa(\cpu|dp|alu_lanes|alu4|Add0~5_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|ALUOutputM[3][1]~165 ),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[3][2]~166_combout ),
	.cout(\cpu|dp|seg_ex_mem|ALUOutputM[3][2]~167 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][2]~166 .lut_mask = 16'h9617;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][2]~166 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N18
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[3][3]~186 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[3][3]~186_combout  = (\cpu|dp|seg_id_ex|ALUControlE [0]) # (!\cpu|dp|alu_lanes|alu4|Mux4~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.datad(\cpu|dp|alu_lanes|alu4|Mux4~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[3][3]~186_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][3]~186 .lut_mask = 16'hF0FF;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][3]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N30
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[3][3]~188 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[3][3]~188_combout  = (\cpu|dp|seg_id_ex|ALUControlE [0]) # ((\cpu|dp|alu_lanes|alu4|Mux4~2_combout  & \cpu|dp|alu_lanes|mux3_4|y[1]~9_combout ))

	.dataa(\cpu|dp|alu_lanes|alu4|Mux4~2_combout ),
	.datab(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.datac(\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[3][3]~188_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][3]~188 .lut_mask = 16'hECEC;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][3]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N24
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[3][3]~187 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[3][3]~187_combout  = \cpu|dp|seg_id_ex|ALUControlE [0] $ (!\cpu|dp|alu_lanes|alu4|Mux4~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.datad(\cpu|dp|alu_lanes|alu4|Mux4~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[3][3]~187_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][3]~187 .lut_mask = 16'hF00F;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][3]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N28
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux6~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux6~3_combout  = (!\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~178_combout  & (!\cpu|dp|alu_lanes|mux3_4|y[3]~15_combout  & (\cpu|dp|alu_lanes|alu4|Mux6~2_combout  & !\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~179_combout )))

	.dataa(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~178_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_4|y[3]~15_combout ),
	.datac(\cpu|dp|alu_lanes|alu4|Mux6~2_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~179_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux6~3 .lut_mask = 16'h0010;
defparam \cpu|dp|alu_lanes|alu4|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N26
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux6~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux6~4_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[3][3]~188_combout  & (\cpu|dp|seg_ex_mem|ALUOutputM[3][3]~187_combout  & (\cpu|dp|alu_lanes|alu4|ShiftLeft0~6_combout ))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[3][3]~188_combout  & 
// (((\cpu|dp|alu_lanes|alu4|Mux6~3_combout )) # (!\cpu|dp|seg_ex_mem|ALUOutputM[3][3]~187_combout )))

	.dataa(\cpu|dp|seg_ex_mem|ALUOutputM[3][3]~188_combout ),
	.datab(\cpu|dp|seg_ex_mem|ALUOutputM[3][3]~187_combout ),
	.datac(\cpu|dp|alu_lanes|alu4|ShiftLeft0~6_combout ),
	.datad(\cpu|dp|alu_lanes|alu4|Mux6~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux6~4 .lut_mask = 16'hD591;
defparam \cpu|dp|alu_lanes|alu4|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N28
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux6~5 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux6~5_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[3][3]~186_combout  & (((\cpu|dp|alu_lanes|alu4|Mux6~4_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[3][3]~186_combout  & ((\cpu|dp|alu_lanes|alu4|Mux6~4_combout  & 
// (\cpu|dp|alu_lanes|alu4|ShiftRight0~7_combout )) # (!\cpu|dp|alu_lanes|alu4|Mux6~4_combout  & ((\cpu|dp|alu_lanes|alu4|ShiftRight0~4_combout )))))

	.dataa(\cpu|dp|alu_lanes|alu4|ShiftRight0~7_combout ),
	.datab(\cpu|dp|seg_ex_mem|ALUOutputM[3][3]~186_combout ),
	.datac(\cpu|dp|alu_lanes|alu4|Mux6~4_combout ),
	.datad(\cpu|dp|alu_lanes|alu4|ShiftRight0~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux6~5 .lut_mask = 16'hE3E0;
defparam \cpu|dp|alu_lanes|alu4|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y44_N10
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux6~7 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux6~7_combout  = (\cpu|dp|seg_id_ex|ALUControlE [2] & (\cpu|dp|alu_lanes|alu4|Mux6~5_combout )) # (!\cpu|dp|seg_id_ex|ALUControlE [2] & ((\cpu|dp|seg_id_ex|ALUControlE [1] & ((\cpu|dp|seg_id_ex|RD1E[3][2]~q ))) # 
// (!\cpu|dp|seg_id_ex|ALUControlE [1] & (\cpu|dp|alu_lanes|alu4|Mux6~5_combout ))))

	.dataa(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datab(\cpu|dp|alu_lanes|alu4|Mux6~5_combout ),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [1]),
	.datad(\cpu|dp|seg_id_ex|RD1E[3][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux6~7 .lut_mask = 16'hDC8C;
defparam \cpu|dp|alu_lanes|alu4|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y44_N2
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux6~6 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux6~6_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & ((\cpu|dp|alu_lanes|alu4|Mux6~7_combout ) # ((\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & \cpu|dp|alu_lanes|mux3_4|y[2]~16_combout )))) # 
// (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & (\cpu|dp|alu_lanes|mux3_4|y[2]~16_combout  $ (((\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & \cpu|dp|alu_lanes|alu4|Mux6~7_combout )))))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_4|y[2]~16_combout ),
	.datad(\cpu|dp|alu_lanes|alu4|Mux6~7_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux6~6 .lut_mask = 16'hBED0;
defparam \cpu|dp|alu_lanes|alu4|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y44_N19
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[3][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|ALUOutputM[3][2]~166_combout ),
	.asdata(\cpu|dp|alu_lanes|alu4|Mux6~6_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][2] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N14
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|ALUOutputW[3][2]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|ALUOutputW[3][2]~feeder_combout  = \cpu|dp|seg_ex_mem|ALUOutputM[3][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[3][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|ALUOutputW[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[3][2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|ALUOutputW[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N15
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[3][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|ALUOutputW[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[3][2] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N6
cycloneiv_lcell_comb \data_mem|RAM~38 (
// Equation(s):
// \data_mem|RAM~38_combout  = (\data_mem|RAM_rtl_0|auto_generated|ram_block1a26  & \data_mem|RAM~0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_mem|RAM_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\data_mem|RAM~0_q ),
	.cin(gnd),
	.combout(\data_mem|RAM~38_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~38 .lut_mask = 16'hF000;
defparam \data_mem|RAM~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[4][3][2]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[4][3][2]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~38_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[3][2]~q ))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datab(\cpu|dp|seg_mem_wb|ALUOutputW[3][2]~q ),
	.datac(gnd),
	.datad(\data_mem|RAM~38_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[4][3][2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][3][2]~0 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf[4][3][2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][3][2]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][3][2]~0_combout  = (\cpu|dp|reg_file|always0~0_combout  & ((\cpu|dp|reg_file|rf[4][0][2]~0_combout ))) # (!\cpu|dp|reg_file|always0~0_combout  & (\cpu|dp|reg_file|rf[4][3][2]~0_combout ))

	.dataa(\cpu|dp|reg_file|rf[4][3][2]~0_combout ),
	.datab(\cpu|dp|reg_file|always0~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[4][0][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][3][2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][3][2]~0 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf[0][3][2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N15
dffeas \cpu|dp|reg_file|rf[0][3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[0][3][2]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[3][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~474_combout ),
	.ena(\cpu|dp|reg_file|rf[0][3][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][3][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y44_N13
dffeas \cpu|dp|reg_file|rf[4][3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[4][3][2]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[3][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~21_combout ),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][3][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~538 (
// Equation(s):
// \cpu|dp|reg_file|rf~538_combout  = (\cpu|dp|reg_file|rf~23_combout  & (\cpu|dp|reg_file|rf[4][3][2]~0_combout )) # (!\cpu|dp|reg_file|rf~23_combout  & ((\cpu|dp|seg_mem_wb|WD1W[3][2]~q )))

	.dataa(\cpu|dp|reg_file|rf[4][3][2]~0_combout ),
	.datab(\cpu|dp|reg_file|rf~23_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[3][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~538_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~538 .lut_mask = 16'hB8B8;
defparam \cpu|dp|reg_file|rf~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N23
dffeas \cpu|dp|reg_file|rf[2][3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~538_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][3][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~546 (
// Equation(s):
// \cpu|dp|reg_file|rf~546_combout  = (\cpu|dp|reg_file|rf~20_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][2]~q )) # (!\cpu|dp|reg_file|rf~20_combout  & ((\cpu|dp|reg_file|rf[4][3][2]~0_combout )))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[3][2]~q ),
	.datab(\cpu|dp|reg_file|rf~20_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[4][3][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~546_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~546 .lut_mask = 16'hBB88;
defparam \cpu|dp|reg_file|rf~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y44_N23
dffeas \cpu|dp|reg_file|rf[8][3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~546_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][3][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~549 (
// Equation(s):
// \cpu|dp|reg_file|rf~549_combout  = (\cpu|dp|reg_file|rf~18_combout  & ((\cpu|dp|reg_file|rf[4][3][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~18_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][2]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[3][2]~q ),
	.datac(\cpu|dp|reg_file|rf~18_combout ),
	.datad(\cpu|dp|reg_file|rf[4][3][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~549_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~549 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N31
dffeas \cpu|dp|reg_file|rf[12][3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~549_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][3][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[3][2]~148 (
// Equation(s):
// \cpu|dp|reg_file|RD2[3][2]~148_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[12][3][2]~q ))) # (!\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[8][3][2]~q ))

	.dataa(\cpu|dp|reg_file|rf[8][3][2]~q ),
	.datab(gnd),
	.datac(\cpu|dp|ra2mux|y[2]~0_combout ),
	.datad(\cpu|dp|reg_file|rf[12][3][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[3][2]~148_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[3][2]~148 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|RD2[3][2]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[3][2]~149 (
// Equation(s):
// \cpu|dp|reg_file|RD2[3][2]~149_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (((\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ) # (\cpu|dp|reg_file|RD2[3][2]~148_combout )))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (\cpu|dp|reg_file|rf[2][3][2]~q  
// & (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout )))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datab(\cpu|dp|reg_file|rf[2][3][2]~q ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datad(\cpu|dp|reg_file|RD2[3][2]~148_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[3][2]~149_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[3][2]~149 .lut_mask = 16'hAEA4;
defparam \cpu|dp|reg_file|RD2[3][2]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~542 (
// Equation(s):
// \cpu|dp|reg_file|rf~542_combout  = (\cpu|dp|reg_file|rf~25_combout  & ((\cpu|dp|reg_file|rf[4][3][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~25_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][2]~q ))

	.dataa(\cpu|dp|reg_file|rf~25_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[3][2]~q ),
	.datad(\cpu|dp|reg_file|rf[4][3][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~542_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~542 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N29
dffeas \cpu|dp|reg_file|rf[6][3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~542_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][3][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[3][2]~150 (
// Equation(s):
// \cpu|dp|reg_file|RD2[3][2]~150_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|reg_file|RD2[3][2]~149_combout  & ((\cpu|dp|reg_file|rf[6][3][2]~q ))) # (!\cpu|dp|reg_file|RD2[3][2]~149_combout  & (\cpu|dp|reg_file|rf[4][3][2]~q )))) # 
// (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (((\cpu|dp|reg_file|RD2[3][2]~149_combout ))))

	.dataa(\cpu|dp|reg_file|rf[4][3][2]~q ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datac(\cpu|dp|reg_file|RD2[3][2]~149_combout ),
	.datad(\cpu|dp|reg_file|rf[6][3][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[3][2]~150_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[3][2]~150 .lut_mask = 16'hF838;
defparam \cpu|dp|reg_file|RD2[3][2]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[3][2]~151 (
// Equation(s):
// \cpu|dp|reg_file|RD2[3][2]~151_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|rf[0][3][2]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|RD2[3][2]~150_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.datac(\cpu|dp|reg_file|rf[0][3][2]~q ),
	.datad(\cpu|dp|reg_file|RD2[3][2]~150_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[3][2]~151_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[3][2]~151 .lut_mask = 16'hF3C0;
defparam \cpu|dp|reg_file|RD2[3][2]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N27
dffeas \cpu|dp|seg_id_ex|RD2E[3][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[3][2]~151_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[3][2] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N24
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_4|y[2]~16 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_4|y[2]~16_combout  = ((\cpu|dp|seg_id_ex|RD2E[3][2]~q  & (!\cpu|dp|seg_id_ex|VSIFlagE [1] & !\cpu|dp|seg_id_ex|VSIFlagE [0]))) # (!\cpu|dp|alu_lanes|mux3_1|y[2]~24_combout )

	.dataa(\cpu|dp|seg_id_ex|RD2E[3][2]~q ),
	.datab(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datac(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[2]~24_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_4|y[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_4|y[2]~16 .lut_mask = 16'h02FF;
defparam \cpu|dp|alu_lanes|mux3_4|y[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y44_N6
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Add0~5 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Add0~5_combout  = \cpu|dp|seg_id_ex|ALUControlE [2] $ (\cpu|dp|alu_lanes|mux3_4|y[2]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datad(\cpu|dp|alu_lanes|mux3_4|y[2]~16_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Add0~5 .lut_mask = 16'h0FF0;
defparam \cpu|dp|alu_lanes|alu4|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y44_N20
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[3][3]~168 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[3][3]~168_combout  = ((\cpu|dp|alu_lanes|alu4|Add0~4_combout  $ (\cpu|dp|seg_id_ex|RD1E[3][3]~q  $ (!\cpu|dp|seg_ex_mem|ALUOutputM[3][2]~167 )))) # (GND)
// \cpu|dp|seg_ex_mem|ALUOutputM[3][3]~169  = CARRY((\cpu|dp|alu_lanes|alu4|Add0~4_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][3]~q ) # (!\cpu|dp|seg_ex_mem|ALUOutputM[3][2]~167 ))) # (!\cpu|dp|alu_lanes|alu4|Add0~4_combout  & (\cpu|dp|seg_id_ex|RD1E[3][3]~q  & 
// !\cpu|dp|seg_ex_mem|ALUOutputM[3][2]~167 )))

	.dataa(\cpu|dp|alu_lanes|alu4|Add0~4_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|ALUOutputM[3][2]~167 ),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[3][3]~168_combout ),
	.cout(\cpu|dp|seg_ex_mem|ALUOutputM[3][3]~169 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][3]~168 .lut_mask = 16'h698E;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][3]~168 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N20
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux5~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux5~0_combout  = (!\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout  & (!\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout  & (\cpu|dp|seg_id_ex|RD1E[3][7]~q  & !\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~182_combout )))

	.dataa(\cpu|dp|alu_lanes|mux3_4|y[0]~11_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][7]~q ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[3][0]~182_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux5~0 .lut_mask = 16'h0010;
defparam \cpu|dp|alu_lanes|alu4|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N16
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux5~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux5~1_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[3][3]~188_combout  & (\cpu|dp|seg_ex_mem|ALUOutputM[3][3]~187_combout  & ((\cpu|dp|alu_lanes|alu4|ShiftLeft0~3_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[3][3]~188_combout  & 
// (((\cpu|dp|alu_lanes|alu4|Mux5~0_combout )) # (!\cpu|dp|seg_ex_mem|ALUOutputM[3][3]~187_combout )))

	.dataa(\cpu|dp|seg_ex_mem|ALUOutputM[3][3]~188_combout ),
	.datab(\cpu|dp|seg_ex_mem|ALUOutputM[3][3]~187_combout ),
	.datac(\cpu|dp|alu_lanes|alu4|Mux5~0_combout ),
	.datad(\cpu|dp|alu_lanes|alu4|ShiftLeft0~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux5~1 .lut_mask = 16'hD951;
defparam \cpu|dp|alu_lanes|alu4|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N6
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux5~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux5~2_combout  = (\cpu|dp|alu_lanes|alu4|Mux5~1_combout  & ((\cpu|dp|alu_lanes|alu4|ShiftRight0~6_combout ) # ((\cpu|dp|seg_ex_mem|ALUOutputM[3][3]~186_combout )))) # (!\cpu|dp|alu_lanes|alu4|Mux5~1_combout  & 
// (((\cpu|dp|alu_lanes|alu4|ShiftRight0~1_combout  & !\cpu|dp|seg_ex_mem|ALUOutputM[3][3]~186_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu4|ShiftRight0~6_combout ),
	.datab(\cpu|dp|alu_lanes|alu4|ShiftRight0~1_combout ),
	.datac(\cpu|dp|alu_lanes|alu4|Mux5~1_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[3][3]~186_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux5~2 .lut_mask = 16'hF0AC;
defparam \cpu|dp|alu_lanes|alu4|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N6
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux5~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux5~3_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & ((\cpu|dp|alu_lanes|alu1|Mux5~8_combout ) # ((\cpu|dp|alu_lanes|alu4|Mux5~2_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & 
// (!\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & (\cpu|dp|alu_lanes|mux3_4|y[3]~15_combout )))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_4|y[3]~15_combout ),
	.datad(\cpu|dp|alu_lanes|alu4|Mux5~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux5~3 .lut_mask = 16'hBA98;
defparam \cpu|dp|alu_lanes|alu4|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y44_N4
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux5~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux5~4_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & ((\cpu|dp|alu_lanes|mux3_4|y[3]~15_combout  & ((\cpu|dp|alu_lanes|alu4|Mux5~3_combout ) # (!\cpu|dp|seg_id_ex|RD1E[3][3]~q ))) # (!\cpu|dp|alu_lanes|mux3_4|y[3]~15_combout  
// & (\cpu|dp|seg_id_ex|RD1E[3][3]~q )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & (((\cpu|dp|alu_lanes|alu4|Mux5~3_combout ))))

	.dataa(\cpu|dp|alu_lanes|mux3_4|y[3]~15_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][3]~q ),
	.datad(\cpu|dp|alu_lanes|alu4|Mux5~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux5~4 .lut_mask = 16'hFB48;
defparam \cpu|dp|alu_lanes|alu4|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y44_N21
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[3][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|ALUOutputM[3][3]~168_combout ),
	.asdata(\cpu|dp|alu_lanes|alu4|Mux5~4_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][3] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y44_N25
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[3][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_ex_mem|ALUOutputM[3][3]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[3][3] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N28
cycloneiv_lcell_comb \data_mem|RAM~37 (
// Equation(s):
// \data_mem|RAM~37_combout  = (\data_mem|RAM~0_q  & \data_mem|RAM_rtl_0|auto_generated|ram_block1a27 )

	.dataa(gnd),
	.datab(\data_mem|RAM~0_q ),
	.datac(gnd),
	.datad(\data_mem|RAM_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\data_mem|RAM~37_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~37 .lut_mask = 16'hCC00;
defparam \data_mem|RAM~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[8][3][3]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[8][3][3]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~37_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[3][3]~q ))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datab(\cpu|dp|seg_mem_wb|ALUOutputW[3][3]~q ),
	.datac(gnd),
	.datad(\data_mem|RAM~37_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[8][3][3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][3][3]~0 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf[8][3][3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][3][3]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][3][3]~0_combout  = (\cpu|dp|reg_file|always0~0_combout  & ((\cpu|dp|reg_file|rf[8][0][3]~0_combout ))) # (!\cpu|dp|reg_file|always0~0_combout  & (\cpu|dp|reg_file|rf[8][3][3]~0_combout ))

	.dataa(\cpu|dp|reg_file|rf[8][3][3]~0_combout ),
	.datab(\cpu|dp|reg_file|always0~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][0][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][3][3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][3][3]~0 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf[0][3][3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N29
dffeas \cpu|dp|reg_file|rf[0][3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[0][3][3]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[3][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~474_combout ),
	.ena(\cpu|dp|reg_file|rf[0][3][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][3][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~529 (
// Equation(s):
// \cpu|dp|reg_file|rf~529_combout  = (\cpu|dp|reg_file|rf~25_combout  & ((\cpu|dp|reg_file|rf[8][3][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~25_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][3]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[3][3]~q ),
	.datab(\cpu|dp|reg_file|rf~25_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][3][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~529_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~529 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N11
dffeas \cpu|dp|reg_file|rf[6][3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~529_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][3][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~525 (
// Equation(s):
// \cpu|dp|reg_file|rf~525_combout  = (\cpu|dp|reg_file|rf~23_combout  & ((\cpu|dp|reg_file|rf[8][3][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~23_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][3]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[3][3]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[8][3][3]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~23_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~525_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~525 .lut_mask = 16'hF0AA;
defparam \cpu|dp|reg_file|rf~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N13
dffeas \cpu|dp|reg_file|rf[2][3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~525_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][3][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~530 (
// Equation(s):
// \cpu|dp|reg_file|rf~530_combout  = (\cpu|dp|reg_file|rf~21_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][3]~q )) # (!\cpu|dp|reg_file|rf~21_combout  & ((\cpu|dp|reg_file|rf[8][3][3]~0_combout )))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[3][3]~q ),
	.datab(\cpu|dp|reg_file|rf~21_combout ),
	.datac(\cpu|dp|reg_file|rf[8][3][3]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~530_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~530 .lut_mask = 16'hB8B8;
defparam \cpu|dp|reg_file|rf~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y44_N9
dffeas \cpu|dp|reg_file|rf[4][3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~530_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][3][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[3][3]~145 (
// Equation(s):
// \cpu|dp|reg_file|RD2[3][3]~145_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (((\cpu|dp|reg_file|rf[4][3][3]~q ) # (\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout )))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (\cpu|dp|reg_file|rf[2][3][3]~q  & 
// ((!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ))))

	.dataa(\cpu|dp|reg_file|rf[2][3][3]~q ),
	.datab(\cpu|dp|reg_file|rf[4][3][3]~q ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datad(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[3][3]~145_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[3][3]~145 .lut_mask = 16'hF0CA;
defparam \cpu|dp|reg_file|RD2[3][3]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y44_N19
dffeas \cpu|dp|reg_file|rf[8][3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[8][3][3]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[3][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~20_combout ),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][3][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~536 (
// Equation(s):
// \cpu|dp|reg_file|rf~536_combout  = (\cpu|dp|reg_file|rf~18_combout  & ((\cpu|dp|reg_file|rf[8][3][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~18_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][3]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[3][3]~q ),
	.datac(\cpu|dp|reg_file|rf~18_combout ),
	.datad(\cpu|dp|reg_file|rf[8][3][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~536_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~536 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N19
dffeas \cpu|dp|reg_file|rf[12][3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~536_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][3][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[3][3]~144 (
// Equation(s):
// \cpu|dp|reg_file|RD2[3][3]~144_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[12][3][3]~q ))) # (!\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[8][3][3]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf[8][3][3]~q ),
	.datac(\cpu|dp|ra2mux|y[2]~0_combout ),
	.datad(\cpu|dp|reg_file|rf[12][3][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[3][3]~144_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[3][3]~144 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|RD2[3][3]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[3][3]~146 (
// Equation(s):
// \cpu|dp|reg_file|RD2[3][3]~146_combout  = (\cpu|dp|reg_file|RD2[3][3]~145_combout  & ((\cpu|dp|reg_file|rf[6][3][3]~q ) # ((!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout )))) # (!\cpu|dp|reg_file|RD2[3][3]~145_combout  & 
// (((\cpu|dp|reg_file|RD2[3][3]~144_combout  & \cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ))))

	.dataa(\cpu|dp|reg_file|rf[6][3][3]~q ),
	.datab(\cpu|dp|reg_file|RD2[3][3]~145_combout ),
	.datac(\cpu|dp|reg_file|RD2[3][3]~144_combout ),
	.datad(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[3][3]~146_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[3][3]~146 .lut_mask = 16'hB8CC;
defparam \cpu|dp|reg_file|RD2[3][3]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[3][3]~147 (
// Equation(s):
// \cpu|dp|reg_file|RD2[3][3]~147_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|rf[0][3][3]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|RD2[3][3]~146_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.datac(\cpu|dp|reg_file|rf[0][3][3]~q ),
	.datad(\cpu|dp|reg_file|RD2[3][3]~146_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[3][3]~147_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[3][3]~147 .lut_mask = 16'hF3C0;
defparam \cpu|dp|reg_file|RD2[3][3]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N23
dffeas \cpu|dp|seg_id_ex|RD2E[3][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[3][3]~147_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[3][3] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N4
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_4|y[3]~15 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_4|y[3]~15_combout  = ((\cpu|dp|seg_id_ex|RD2E[3][3]~q  & (!\cpu|dp|seg_id_ex|VSIFlagE [1] & !\cpu|dp|seg_id_ex|VSIFlagE [0]))) # (!\cpu|dp|alu_lanes|mux3_1|y[3]~20_combout )

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[3]~20_combout ),
	.datab(\cpu|dp|seg_id_ex|RD2E[3][3]~q ),
	.datac(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datad(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_4|y[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_4|y[3]~15 .lut_mask = 16'h555D;
defparam \cpu|dp|alu_lanes|mux3_4|y[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y44_N8
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Add0~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Add0~4_combout  = \cpu|dp|alu_lanes|mux3_4|y[3]~15_combout  $ (\cpu|dp|seg_id_ex|ALUControlE [2])

	.dataa(\cpu|dp|alu_lanes|mux3_4|y[3]~15_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Add0~4 .lut_mask = 16'h5A5A;
defparam \cpu|dp|alu_lanes|alu4|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N26
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux4~5 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux4~5_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & (((\cpu|dp|alu_lanes|alu1|Mux5~8_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & (\cpu|dp|alu_lanes|mux3_4|y[4]~12_combout  $ (((\cpu|dp|seg_id_ex|RD1E[3][4]~q  & 
// \cpu|dp|alu_lanes|alu1|Mux5~8_combout )))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][4]~q ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_4|y[4]~12_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux4~5 .lut_mask = 16'hD3E0;
defparam \cpu|dp|alu_lanes|alu4|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N8
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|result_r~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|result_r~0_combout  = (\cpu|dp|seg_id_ex|RD1E[3][4]~q ) # ((\cpu|dp|alu_lanes|mux3_1|y[4]~17_combout ) # ((!\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout  & \cpu|dp|seg_id_ex|RD2E[3][4]~q )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][4]~q ),
	.datab(\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[4]~17_combout ),
	.datad(\cpu|dp|seg_id_ex|RD2E[3][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|result_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|result_r~0 .lut_mask = 16'hFBFA;
defparam \cpu|dp|alu_lanes|alu4|result_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N30
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux4~7 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux4~7_combout  = (\cpu|dp|alu_lanes|alu4|Mux4~2_combout  & ((\cpu|dp|alu_lanes|alu4|ShiftRight0~3_combout ) # ((\cpu|dp|alu_lanes|alu4|ShiftRight0~4_combout  & !\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu4|Mux4~2_combout ),
	.datab(\cpu|dp|alu_lanes|alu4|ShiftRight0~4_combout ),
	.datac(\cpu|dp|alu_lanes|alu4|ShiftRight0~3_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_4|y[1]~9_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux4~7 .lut_mask = 16'hA0A8;
defparam \cpu|dp|alu_lanes|alu4|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N18
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux4~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux4~3_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[3][4]~184_combout  & ((\cpu|dp|seg_ex_mem|ALUOutputM[3][4]~185_combout  & (\cpu|dp|alu_lanes|alu4|ShiftLeft0~8_combout )) # (!\cpu|dp|seg_ex_mem|ALUOutputM[3][4]~185_combout  & 
// ((\cpu|dp|alu_lanes|alu4|Mux4~7_combout ))))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[3][4]~184_combout  & (((!\cpu|dp|seg_ex_mem|ALUOutputM[3][4]~185_combout ))))

	.dataa(\cpu|dp|seg_ex_mem|ALUOutputM[3][4]~184_combout ),
	.datab(\cpu|dp|alu_lanes|alu4|ShiftLeft0~8_combout ),
	.datac(\cpu|dp|alu_lanes|alu4|Mux4~7_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[3][4]~185_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux4~3 .lut_mask = 16'h88F5;
defparam \cpu|dp|alu_lanes|alu4|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N20
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux4~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux4~4_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[3][4]~183_combout  & (((\cpu|dp|alu_lanes|alu4|Mux4~3_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[3][4]~183_combout  & ((\cpu|dp|alu_lanes|alu4|Mux4~3_combout  & 
// ((\cpu|dp|alu_lanes|alu4|ShiftLeft0~4_combout ))) # (!\cpu|dp|alu_lanes|alu4|Mux4~3_combout  & (\cpu|dp|alu_lanes|alu4|ShiftLeft0~5_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu4|ShiftLeft0~5_combout ),
	.datab(\cpu|dp|alu_lanes|alu4|ShiftLeft0~4_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[3][4]~183_combout ),
	.datad(\cpu|dp|alu_lanes|alu4|Mux4~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux4~4 .lut_mask = 16'hFC0A;
defparam \cpu|dp|alu_lanes|alu4|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N6
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu4|Mux4~6 (
// Equation(s):
// \cpu|dp|alu_lanes|alu4|Mux4~6_combout  = (\cpu|dp|alu_lanes|alu4|Mux4~5_combout  & (((\cpu|dp|alu_lanes|alu4|result_r~0_combout )) # (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout ))) # (!\cpu|dp|alu_lanes|alu4|Mux4~5_combout  & 
// (\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & ((\cpu|dp|alu_lanes|alu4|Mux4~4_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu4|Mux4~5_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.datac(\cpu|dp|alu_lanes|alu4|result_r~0_combout ),
	.datad(\cpu|dp|alu_lanes|alu4|Mux4~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu4|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu4|Mux4~6 .lut_mask = 16'hE6A2;
defparam \cpu|dp|alu_lanes|alu4|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y44_N23
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[3][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|ALUOutputM[3][4]~170_combout ),
	.asdata(\cpu|dp|alu_lanes|alu4|Mux4~6_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][4] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N10
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|ALUOutputW[3][4]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|ALUOutputW[3][4]~feeder_combout  = \cpu|dp|seg_ex_mem|ALUOutputM[3][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[3][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|ALUOutputW[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[3][4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|ALUOutputW[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N11
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[3][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|ALUOutputW[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[3][4] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y43_N6
cycloneiv_lcell_comb \data_mem|RAM~36 (
// Equation(s):
// \data_mem|RAM~36_combout  = (\data_mem|RAM~0_q  & \data_mem|RAM_rtl_0|auto_generated|ram_block1a28 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_mem|RAM~0_q ),
	.datad(\data_mem|RAM_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\data_mem|RAM~36_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~36 .lut_mask = 16'hF000;
defparam \data_mem|RAM~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y43_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[4][3][4]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[4][3][4]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~36_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[3][4]~q ))

	.dataa(\cpu|dp|seg_mem_wb|ALUOutputW[3][4]~q ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datac(gnd),
	.datad(\data_mem|RAM~36_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[4][3][4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][3][4]~0 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf[4][3][4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~516 (
// Equation(s):
// \cpu|dp|reg_file|rf~516_combout  = (\cpu|dp|reg_file|rf~25_combout  & ((\cpu|dp|reg_file|rf[4][3][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~25_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][4]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[3][4]~q ),
	.datab(\cpu|dp|reg_file|rf~25_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[4][3][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~516_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~516 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N21
dffeas \cpu|dp|reg_file|rf[6][3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~516_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][3][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~512 (
// Equation(s):
// \cpu|dp|reg_file|rf~512_combout  = (\cpu|dp|reg_file|rf~23_combout  & ((\cpu|dp|reg_file|rf[4][3][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~23_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][4]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[3][4]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[4][3][4]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~23_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~512_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~512 .lut_mask = 16'hF0AA;
defparam \cpu|dp|reg_file|rf~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N3
dffeas \cpu|dp|reg_file|rf[2][3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~512_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][3][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~523 (
// Equation(s):
// \cpu|dp|reg_file|rf~523_combout  = (\cpu|dp|reg_file|rf~18_combout  & ((\cpu|dp|reg_file|rf[4][3][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~18_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][4]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[3][4]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~18_combout ),
	.datad(\cpu|dp|reg_file|rf[4][3][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~523_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~523 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N25
dffeas \cpu|dp|reg_file|rf[12][3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~523_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][3][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y43_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~520 (
// Equation(s):
// \cpu|dp|reg_file|rf~520_combout  = (\cpu|dp|reg_file|rf~20_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][4]~q )) # (!\cpu|dp|reg_file|rf~20_combout  & ((\cpu|dp|reg_file|rf[4][3][4]~0_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~20_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[3][4]~q ),
	.datad(\cpu|dp|reg_file|rf[4][3][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~520_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~520 .lut_mask = 16'hF3C0;
defparam \cpu|dp|reg_file|rf~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y43_N21
dffeas \cpu|dp|reg_file|rf[8][3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~520_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][3][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y43_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[3][4]~140 (
// Equation(s):
// \cpu|dp|reg_file|RD2[3][4]~140_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[12][3][4]~q )) # (!\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[8][3][4]~q )))

	.dataa(gnd),
	.datab(\cpu|dp|ra2mux|y[2]~0_combout ),
	.datac(\cpu|dp|reg_file|rf[12][3][4]~q ),
	.datad(\cpu|dp|reg_file|rf[8][3][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[3][4]~140_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[3][4]~140 .lut_mask = 16'hF3C0;
defparam \cpu|dp|reg_file|RD2[3][4]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y43_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[3][4]~141 (
// Equation(s):
// \cpu|dp|reg_file|RD2[3][4]~141_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout )))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & 
// ((\cpu|dp|reg_file|RD2[3][4]~140_combout ))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (\cpu|dp|reg_file|rf[2][3][4]~q ))))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datab(\cpu|dp|reg_file|rf[2][3][4]~q ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datad(\cpu|dp|reg_file|RD2[3][4]~140_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[3][4]~141_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[3][4]~141 .lut_mask = 16'hF4A4;
defparam \cpu|dp|reg_file|RD2[3][4]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y43_N27
dffeas \cpu|dp|reg_file|rf[4][3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[4][3][4]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[3][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~21_combout ),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][3][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y43_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[3][4]~142 (
// Equation(s):
// \cpu|dp|reg_file|RD2[3][4]~142_combout  = (\cpu|dp|reg_file|RD2[3][4]~141_combout  & ((\cpu|dp|reg_file|rf[6][3][4]~q ) # ((!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout )))) # (!\cpu|dp|reg_file|RD2[3][4]~141_combout  & (((\cpu|dp|reg_file|rf[4][3][4]~q  & 
// \cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ))))

	.dataa(\cpu|dp|reg_file|rf[6][3][4]~q ),
	.datab(\cpu|dp|reg_file|RD2[3][4]~141_combout ),
	.datac(\cpu|dp|reg_file|rf[4][3][4]~q ),
	.datad(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[3][4]~142_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[3][4]~142 .lut_mask = 16'hB8CC;
defparam \cpu|dp|reg_file|RD2[3][4]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][3][4]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][3][4]~0_combout  = (\cpu|dp|reg_file|always0~0_combout  & ((\cpu|dp|reg_file|rf[4][0][4]~0_combout ))) # (!\cpu|dp|reg_file|always0~0_combout  & (\cpu|dp|reg_file|rf[4][3][4]~0_combout ))

	.dataa(\cpu|dp|reg_file|always0~0_combout ),
	.datab(\cpu|dp|reg_file|rf[4][3][4]~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[4][0][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][3][4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][3][4]~0 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf[0][3][4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N31
dffeas \cpu|dp|reg_file|rf[0][3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[0][3][4]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[3][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~474_combout ),
	.ena(\cpu|dp|reg_file|rf[0][3][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][3][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y41_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[3][4]~143 (
// Equation(s):
// \cpu|dp|reg_file|RD2[3][4]~143_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|rf[0][3][4]~q ))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|RD2[3][4]~142_combout ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.datac(\cpu|dp|reg_file|RD2[3][4]~142_combout ),
	.datad(\cpu|dp|reg_file|rf[0][3][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[3][4]~143_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[3][4]~143 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|RD2[3][4]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y41_N25
dffeas \cpu|dp|seg_id_ex|RD2E[3][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[3][4]~143_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[3][4] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N2
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WriteDataM[3][4]~feeder (
// Equation(s):
// \cpu|dp|seg_ex_mem|WriteDataM[3][4]~feeder_combout  = \cpu|dp|seg_id_ex|RD2E[3][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|RD2E[3][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|WriteDataM[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[3][4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_ex_mem|WriteDataM[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y41_N3
dffeas \cpu|dp|seg_ex_mem|WriteDataM[3][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WriteDataM[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[3][4] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N2
cycloneiv_lcell_comb \data_mem|RAM~29 (
// Equation(s):
// \data_mem|RAM~29_combout  = (\data_mem|RAM~0_q  & \data_mem|RAM_rtl_0|auto_generated|ram_block1a12 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_mem|RAM~0_q ),
	.datad(\data_mem|RAM_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\data_mem|RAM~29_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~29 .lut_mask = 16'hF000;
defparam \data_mem|RAM~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[4][1][4]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[4][1][4]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~29_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[1][4]~q ))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datab(\cpu|dp|seg_mem_wb|ALUOutputW[1][4]~q ),
	.datac(gnd),
	.datad(\data_mem|RAM~29_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[4][1][4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][1][4]~0 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf[4][1][4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][1][4]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][1][4]~0_combout  = (\cpu|dp|reg_file|always0~0_combout  & ((\cpu|dp|reg_file|rf[4][0][4]~0_combout ))) # (!\cpu|dp|reg_file|always0~0_combout  & (\cpu|dp|reg_file|rf[4][1][4]~0_combout ))

	.dataa(\cpu|dp|reg_file|always0~0_combout ),
	.datab(\cpu|dp|reg_file|rf[4][1][4]~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[4][0][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][1][4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][1][4]~0 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf[0][1][4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N1
dffeas \cpu|dp|reg_file|rf[0][1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[0][1][4]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[1][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~224_combout ),
	.ena(\cpu|dp|reg_file|rf[0][1][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][1][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~424 (
// Equation(s):
// \cpu|dp|reg_file|rf~424_combout  = (\cpu|dp|reg_file|rf~25_combout  & ((\cpu|dp|reg_file|rf[4][1][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~25_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][4]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~25_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[1][4]~q ),
	.datad(\cpu|dp|reg_file|rf[4][1][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~424_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~424 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N5
dffeas \cpu|dp|reg_file|rf[6][1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~424_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][1][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y42_N1
dffeas \cpu|dp|reg_file|rf[4][1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[4][1][4]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[1][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~21_combout ),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][1][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~420 (
// Equation(s):
// \cpu|dp|reg_file|rf~420_combout  = (\cpu|dp|reg_file|rf~23_combout  & ((\cpu|dp|reg_file|rf[4][1][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~23_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][4]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][4]~q ),
	.datab(\cpu|dp|reg_file|rf~23_combout ),
	.datac(\cpu|dp|reg_file|rf[4][1][4]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~420_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~420 .lut_mask = 16'hE2E2;
defparam \cpu|dp|reg_file|rf~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N7
dffeas \cpu|dp|reg_file|rf[2][1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~420_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][1][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~428 (
// Equation(s):
// \cpu|dp|reg_file|rf~428_combout  = (\cpu|dp|reg_file|rf~20_combout  & ((\cpu|dp|seg_mem_wb|WD1W[1][4]~q ))) # (!\cpu|dp|reg_file|rf~20_combout  & (\cpu|dp|reg_file|rf[4][1][4]~0_combout ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~20_combout ),
	.datac(\cpu|dp|reg_file|rf[4][1][4]~0_combout ),
	.datad(\cpu|dp|seg_mem_wb|WD1W[1][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~428_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~428 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N27
dffeas \cpu|dp|reg_file|rf[8][1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~428_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][1][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~431 (
// Equation(s):
// \cpu|dp|reg_file|rf~431_combout  = (\cpu|dp|reg_file|rf~18_combout  & ((\cpu|dp|reg_file|rf[4][1][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~18_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][4]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][4]~q ),
	.datab(\cpu|dp|reg_file|rf~18_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[4][1][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~431_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~431 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y42_N27
dffeas \cpu|dp|reg_file|rf[12][1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~431_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][1][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[1][4]~116 (
// Equation(s):
// \cpu|dp|reg_file|RD2[1][4]~116_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[12][1][4]~q ))) # (!\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[8][1][4]~q ))

	.dataa(\cpu|dp|reg_file|rf[8][1][4]~q ),
	.datab(gnd),
	.datac(\cpu|dp|ra2mux|y[2]~0_combout ),
	.datad(\cpu|dp|reg_file|rf[12][1][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[1][4]~116_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[1][4]~116 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|RD2[1][4]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[1][4]~117 (
// Equation(s):
// \cpu|dp|reg_file|RD2[1][4]~117_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout )))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & 
// ((\cpu|dp|reg_file|RD2[1][4]~116_combout ))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (\cpu|dp|reg_file|rf[2][1][4]~q ))))

	.dataa(\cpu|dp|reg_file|rf[2][1][4]~q ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datad(\cpu|dp|reg_file|RD2[1][4]~116_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[1][4]~117_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[1][4]~117 .lut_mask = 16'hF2C2;
defparam \cpu|dp|reg_file|RD2[1][4]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[1][4]~118 (
// Equation(s):
// \cpu|dp|reg_file|RD2[1][4]~118_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|reg_file|RD2[1][4]~117_combout  & (\cpu|dp|reg_file|rf[6][1][4]~q )) # (!\cpu|dp|reg_file|RD2[1][4]~117_combout  & ((\cpu|dp|reg_file|rf[4][1][4]~q ))))) # 
// (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (((\cpu|dp|reg_file|RD2[1][4]~117_combout ))))

	.dataa(\cpu|dp|reg_file|rf[6][1][4]~q ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datac(\cpu|dp|reg_file|rf[4][1][4]~q ),
	.datad(\cpu|dp|reg_file|RD2[1][4]~117_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[1][4]~118_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[1][4]~118 .lut_mask = 16'hBBC0;
defparam \cpu|dp|reg_file|RD2[1][4]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[1][4]~119 (
// Equation(s):
// \cpu|dp|reg_file|RD2[1][4]~119_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|rf[0][1][4]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|RD2[1][4]~118_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.datac(\cpu|dp|reg_file|rf[0][1][4]~q ),
	.datad(\cpu|dp|reg_file|RD2[1][4]~118_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[1][4]~119_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[1][4]~119 .lut_mask = 16'hF3C0;
defparam \cpu|dp|reg_file|RD2[1][4]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N29
dffeas \cpu|dp|seg_id_ex|RD2E[1][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[1][4]~119_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[1][4] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N4
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Add0~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Add0~4_combout  = \cpu|dp|seg_id_ex|ALUControlE [2] $ (((\cpu|dp|alu_lanes|mux3_1|y[4]~17_combout ) # ((\cpu|dp|seg_id_ex|RD2E[1][4]~q  & !\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout ))))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[4]~17_combout ),
	.datab(\cpu|dp|seg_id_ex|RD2E[1][4]~q ),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datad(\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Add0~4 .lut_mask = 16'h5A1E;
defparam \cpu|dp|alu_lanes|alu2|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N16
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[1][5]~148 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[1][5]~148_combout  = ((\cpu|dp|seg_id_ex|RD1E[1][5]~q  $ (\cpu|dp|alu_lanes|alu2|Add0~3_combout  $ (!\cpu|dp|seg_ex_mem|ALUOutputM[1][4]~147 )))) # (GND)
// \cpu|dp|seg_ex_mem|ALUOutputM[1][5]~149  = CARRY((\cpu|dp|seg_id_ex|RD1E[1][5]~q  & ((\cpu|dp|alu_lanes|alu2|Add0~3_combout ) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][4]~147 ))) # (!\cpu|dp|seg_id_ex|RD1E[1][5]~q  & (\cpu|dp|alu_lanes|alu2|Add0~3_combout  & 
// !\cpu|dp|seg_ex_mem|ALUOutputM[1][4]~147 )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[1][5]~q ),
	.datab(\cpu|dp|alu_lanes|alu2|Add0~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|ALUOutputM[1][4]~147 ),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[1][5]~148_combout ),
	.cout(\cpu|dp|seg_ex_mem|ALUOutputM[1][5]~149 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][5]~148 .lut_mask = 16'h698E;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][5]~148 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N26
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_2|y[5]~14 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_2|y[5]~14_combout  = (\cpu|dp|alu_lanes|mux3_1|y[5]~15_combout ) # ((!\cpu|dp|seg_id_ex|VSIFlagE [0] & (!\cpu|dp|seg_id_ex|VSIFlagE [1] & \cpu|dp|seg_id_ex|RD2E[1][5]~q )))

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datab(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[5]~15_combout ),
	.datad(\cpu|dp|seg_id_ex|RD2E[1][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_2|y[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_2|y[5]~14 .lut_mask = 16'hF1F0;
defparam \cpu|dp|alu_lanes|mux3_2|y[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N14
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|ShiftLeft0~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|ShiftLeft0~3_combout  = (\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout  & ((\cpu|dp|seg_id_ex|RD1E[1][2]~q ))) # (!\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout  & (\cpu|dp|seg_id_ex|RD1E[1][3]~q ))

	.dataa(\cpu|dp|seg_id_ex|RD1E[1][3]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[1][2]~q ),
	.datac(\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|ShiftLeft0~3 .lut_mask = 16'hCACA;
defparam \cpu|dp|alu_lanes|alu2|ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N4
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|ShiftLeft0~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|ShiftLeft0~1_combout  = (\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout  & ((\cpu|dp|seg_id_ex|RD1E[1][4]~q ))) # (!\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout  & (\cpu|dp|seg_id_ex|RD1E[1][5]~q ))

	.dataa(\cpu|dp|seg_id_ex|RD1E[1][5]~q ),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout ),
	.datad(\cpu|dp|seg_id_ex|RD1E[1][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|ShiftLeft0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|ShiftLeft0~1 .lut_mask = 16'hFA0A;
defparam \cpu|dp|alu_lanes|alu2|ShiftLeft0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y43_N8
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux3~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux3~0_combout  = (\cpu|dp|alu_lanes|alu2|Mux4~2_combout  & \cpu|dp|alu_lanes|alu2|ShiftRight0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|alu2|Mux4~2_combout ),
	.datad(\cpu|dp|alu_lanes|alu2|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux3~0 .lut_mask = 16'hF000;
defparam \cpu|dp|alu_lanes|alu2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N6
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux3~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux3~1_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[1][5]~155_combout  & ((\cpu|dp|seg_ex_mem|ALUOutputM[1][5]~156_combout  & ((\cpu|dp|alu_lanes|alu2|ShiftLeft0~8_combout ))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][5]~156_combout  & 
// (\cpu|dp|alu_lanes|alu2|Mux3~0_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][5]~155_combout  & (((!\cpu|dp|seg_ex_mem|ALUOutputM[1][5]~156_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu2|Mux3~0_combout ),
	.datab(\cpu|dp|seg_ex_mem|ALUOutputM[1][5]~155_combout ),
	.datac(\cpu|dp|alu_lanes|alu2|ShiftLeft0~8_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[1][5]~156_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux3~1 .lut_mask = 16'hC0BB;
defparam \cpu|dp|alu_lanes|alu2|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N0
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux3~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux3~2_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[1][5]~154_combout  & (((\cpu|dp|alu_lanes|alu2|Mux3~1_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][5]~154_combout  & ((\cpu|dp|alu_lanes|alu2|Mux3~1_combout  & 
// ((\cpu|dp|alu_lanes|alu2|ShiftLeft0~1_combout ))) # (!\cpu|dp|alu_lanes|alu2|Mux3~1_combout  & (\cpu|dp|alu_lanes|alu2|ShiftLeft0~3_combout ))))

	.dataa(\cpu|dp|seg_ex_mem|ALUOutputM[1][5]~154_combout ),
	.datab(\cpu|dp|alu_lanes|alu2|ShiftLeft0~3_combout ),
	.datac(\cpu|dp|alu_lanes|alu2|ShiftLeft0~1_combout ),
	.datad(\cpu|dp|alu_lanes|alu2|Mux3~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux3~2 .lut_mask = 16'hFA44;
defparam \cpu|dp|alu_lanes|alu2|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N26
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux3~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux3~3_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & (\cpu|dp|alu_lanes|alu1|Mux5~7_combout )) # (!\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & ((\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & ((\cpu|dp|alu_lanes|alu2|Mux3~2_combout 
// ))) # (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & (\cpu|dp|alu_lanes|mux3_2|y[5]~14_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_2|y[5]~14_combout ),
	.datad(\cpu|dp|alu_lanes|alu2|Mux3~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux3~3 .lut_mask = 16'hDC98;
defparam \cpu|dp|alu_lanes|alu2|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N30
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux3~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux3~4_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & ((\cpu|dp|seg_id_ex|RD1E[1][5]~q  & ((\cpu|dp|alu_lanes|alu2|Mux3~3_combout ) # (!\cpu|dp|alu_lanes|mux3_2|y[5]~14_combout ))) # (!\cpu|dp|seg_id_ex|RD1E[1][5]~q  & 
// ((\cpu|dp|alu_lanes|mux3_2|y[5]~14_combout ))))) # (!\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & (\cpu|dp|alu_lanes|alu2|Mux3~3_combout ))

	.dataa(\cpu|dp|alu_lanes|alu2|Mux3~3_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[1][5]~q ),
	.datac(\cpu|dp|alu_lanes|mux3_2|y[5]~14_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux3~4 .lut_mask = 16'hBCAA;
defparam \cpu|dp|alu_lanes|alu2|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N17
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[1][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|ALUOutputM[1][5]~148_combout ),
	.asdata(\cpu|dp|alu_lanes|alu2|Mux3~4_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][5] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y43_N29
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[1][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_ex_mem|ALUOutputM[1][5]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[1][5] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N10
cycloneiv_lcell_comb \data_mem|RAM~28 (
// Equation(s):
// \data_mem|RAM~28_combout  = (\data_mem|RAM_rtl_0|auto_generated|ram_block1a13  & \data_mem|RAM~0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_mem|RAM_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\data_mem|RAM~0_q ),
	.cin(gnd),
	.combout(\data_mem|RAM~28_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~28 .lut_mask = 16'hF000;
defparam \data_mem|RAM~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[8][1][5]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[8][1][5]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~28_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[1][5]~q ))

	.dataa(\cpu|dp|seg_mem_wb|ALUOutputW[1][5]~q ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datac(gnd),
	.datad(\data_mem|RAM~28_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[8][1][5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][1][5]~0 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf[8][1][5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][1][5]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][1][5]~0_combout  = (\cpu|dp|reg_file|always0~0_combout  & ((\cpu|dp|reg_file|rf[8][0][5]~0_combout ))) # (!\cpu|dp|reg_file|always0~0_combout  & (\cpu|dp|reg_file|rf[8][1][5]~0_combout ))

	.dataa(\cpu|dp|reg_file|always0~0_combout ),
	.datab(\cpu|dp|reg_file|rf[8][1][5]~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][0][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][1][5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][1][5]~0 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf[0][1][5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N19
dffeas \cpu|dp|reg_file|rf[0][1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[0][1][5]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[1][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~224_combout ),
	.ena(\cpu|dp|reg_file|rf[0][1][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][1][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~411 (
// Equation(s):
// \cpu|dp|reg_file|rf~411_combout  = (\cpu|dp|reg_file|rf~25_combout  & ((\cpu|dp|reg_file|rf[8][1][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~25_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][5]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][5]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~25_combout ),
	.datad(\cpu|dp|reg_file|rf[8][1][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~411_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~411 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N15
dffeas \cpu|dp|reg_file|rf[6][1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~411_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][1][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~418 (
// Equation(s):
// \cpu|dp|reg_file|rf~418_combout  = (\cpu|dp|reg_file|rf~18_combout  & ((\cpu|dp|reg_file|rf[8][1][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~18_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][5]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~18_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[1][5]~q ),
	.datad(\cpu|dp|reg_file|rf[8][1][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~418_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~418 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N11
dffeas \cpu|dp|reg_file|rf[12][1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~418_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][1][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[8][1][5]~feeder (
// Equation(s):
// \cpu|dp|reg_file|rf[8][1][5]~feeder_combout  = \cpu|dp|reg_file|rf[8][1][5]~0_combout 

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf[8][1][5]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[8][1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][1][5]~feeder .lut_mask = 16'hCCCC;
defparam \cpu|dp|reg_file|rf[8][1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y45_N29
dffeas \cpu|dp|reg_file|rf[8][1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[8][1][5]~feeder_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[1][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~20_combout ),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][1][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[1][5]~120 (
// Equation(s):
// \cpu|dp|reg_file|RD2[1][5]~120_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[12][1][5]~q )) # (!\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[8][1][5]~q )))

	.dataa(\cpu|dp|ra2mux|y[2]~0_combout ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[12][1][5]~q ),
	.datad(\cpu|dp|reg_file|rf[8][1][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[1][5]~120_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[1][5]~120 .lut_mask = 16'hF5A0;
defparam \cpu|dp|reg_file|RD2[1][5]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~407 (
// Equation(s):
// \cpu|dp|reg_file|rf~407_combout  = (\cpu|dp|reg_file|rf~23_combout  & ((\cpu|dp|reg_file|rf[8][1][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~23_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][5]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][5]~q ),
	.datab(\cpu|dp|reg_file|rf~23_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][1][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~407_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~407 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N9
dffeas \cpu|dp|reg_file|rf[2][1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~407_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][1][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[1][5]~121 (
// Equation(s):
// \cpu|dp|reg_file|RD2[1][5]~121_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & ((\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (\cpu|dp|reg_file|rf[4][1][5]~q )) # 
// (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|reg_file|rf[2][1][5]~q )))))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datac(\cpu|dp|reg_file|rf[4][1][5]~q ),
	.datad(\cpu|dp|reg_file|rf[2][1][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[1][5]~121_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[1][5]~121 .lut_mask = 16'hD9C8;
defparam \cpu|dp|reg_file|RD2[1][5]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[1][5]~122 (
// Equation(s):
// \cpu|dp|reg_file|RD2[1][5]~122_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & ((\cpu|dp|reg_file|RD2[1][5]~121_combout  & (\cpu|dp|reg_file|rf[6][1][5]~q )) # (!\cpu|dp|reg_file|RD2[1][5]~121_combout  & ((\cpu|dp|reg_file|RD2[1][5]~120_combout 
// ))))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (((\cpu|dp|reg_file|RD2[1][5]~121_combout ))))

	.dataa(\cpu|dp|reg_file|rf[6][1][5]~q ),
	.datab(\cpu|dp|reg_file|RD2[1][5]~120_combout ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datad(\cpu|dp|reg_file|RD2[1][5]~121_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[1][5]~122_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[1][5]~122 .lut_mask = 16'hAFC0;
defparam \cpu|dp|reg_file|RD2[1][5]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[1][5]~123 (
// Equation(s):
// \cpu|dp|reg_file|RD2[1][5]~123_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|rf[0][1][5]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|RD2[1][5]~122_combout )))

	.dataa(\cpu|dp|reg_file|rf[0][1][5]~q ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.datad(\cpu|dp|reg_file|RD2[1][5]~122_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[1][5]~123_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[1][5]~123 .lut_mask = 16'hAFA0;
defparam \cpu|dp|reg_file|RD2[1][5]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N21
dffeas \cpu|dp|seg_id_ex|RD2E[1][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|reg_file|RD2[1][5]~123_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[1][5] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N10
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~136 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~136_combout  = (\cpu|dp|alu_lanes|mux3_1|y[5]~15_combout ) # ((\cpu|dp|alu_lanes|mux3_2|y[4]~10_combout ) # ((\cpu|dp|seg_id_ex|RD2E[1][5]~q  & !\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|RD2E[1][5]~q ),
	.datab(\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[5]~15_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_2|y[4]~10_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~136_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~136 .lut_mask = 16'hFFF2;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y43_N16
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~139 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~139_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~135_combout ) # ((\cpu|dp|alu_lanes|mux3_2|y[7]~16_combout ) # (\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~136_combout ))

	.dataa(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~135_combout ),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|mux3_2|y[7]~16_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~136_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~139_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~139 .lut_mask = 16'hFFFA;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N2
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~193 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~193_combout  = (\cpu|dp|seg_id_ex|ALUControlE [2] & ((!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~139_combout ))) # (!\cpu|dp|seg_id_ex|ALUControlE [2] & (!\cpu|dp|seg_id_ex|ALUControlE [1]))

	.dataa(\cpu|dp|seg_id_ex|ALUControlE [1]),
	.datab(gnd),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~139_combout ),
	.datad(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~193_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~193 .lut_mask = 16'h0F55;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N16
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux7~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux7~2_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & (((\cpu|dp|alu_lanes|alu2|Mux7~1_combout  & \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~193_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & 
// ((\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout ) # ((!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~193_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout ),
	.datac(\cpu|dp|alu_lanes|alu2|Mux7~1_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~193_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux7~2 .lut_mask = 16'hE455;
defparam \cpu|dp|alu_lanes|alu2|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N10
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux7~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux7~3_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & ((\cpu|dp|seg_id_ex|RD1E[1][1]~q  & ((!\cpu|dp|alu_lanes|alu2|Mux7~2_combout ) # (!\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout ))) # (!\cpu|dp|seg_id_ex|RD1E[1][1]~q  & 
// (\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & (((\cpu|dp|alu_lanes|alu2|Mux7~2_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[1][1]~q ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout ),
	.datad(\cpu|dp|alu_lanes|alu2|Mux7~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux7~3 .lut_mask = 16'h7BC8;
defparam \cpu|dp|alu_lanes|alu2|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N24
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux7~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux7~4_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout  & (\cpu|dp|alu_lanes|alu2|ShiftLeft0~8_combout  & (\cpu|dp|alu_lanes|alu2|Mux4~2_combout ))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout  & 
// (((\cpu|dp|alu_lanes|alu2|Mux7~3_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu2|ShiftLeft0~8_combout ),
	.datab(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout ),
	.datac(\cpu|dp|alu_lanes|alu2|Mux4~2_combout ),
	.datad(\cpu|dp|alu_lanes|alu2|Mux7~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux7~4 .lut_mask = 16'hB380;
defparam \cpu|dp|alu_lanes|alu2|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N9
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[1][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|ALUOutputM[1][1]~140_combout ),
	.asdata(\cpu|dp|alu_lanes|alu2|Mux7~4_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N10
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|ALUOutputW[1][1]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|ALUOutputW[1][1]~feeder_combout  = \cpu|dp|seg_ex_mem|ALUOutputM[1][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[1][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|ALUOutputW[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[1][1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|ALUOutputW[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N11
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[1][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|ALUOutputW[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[1][1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N6
cycloneiv_lcell_comb \data_mem|RAM~32 (
// Equation(s):
// \data_mem|RAM~32_combout  = (\data_mem|RAM_rtl_0|auto_generated|ram_block1a9  & \data_mem|RAM~0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_mem|RAM_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\data_mem|RAM~0_q ),
	.cin(gnd),
	.combout(\data_mem|RAM~32_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~32 .lut_mask = 16'hF000;
defparam \data_mem|RAM~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[8][1][1]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[8][1][1]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~32_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[1][1]~q ))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datab(\cpu|dp|seg_mem_wb|ALUOutputW[1][1]~q ),
	.datac(gnd),
	.datad(\data_mem|RAM~32_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[8][1][1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][1][1]~0 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf[8][1][1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~462 (
// Equation(s):
// \cpu|dp|reg_file|rf~462_combout  = (\cpu|dp|reg_file|rf~47_combout  & ((\cpu|dp|reg_file|rf[8][1][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~47_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][1]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][1]~q ),
	.datab(\cpu|dp|reg_file|rf~47_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][1][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~462_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~462 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N17
dffeas \cpu|dp|reg_file|rf[5][1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~462_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][1][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~465 (
// Equation(s):
// \cpu|dp|reg_file|rf~465_combout  = (\cpu|dp|reg_file|rf~50_combout  & ((\cpu|dp|reg_file|rf[8][1][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~50_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][1]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][1]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~50_combout ),
	.datad(\cpu|dp|reg_file|rf[8][1][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~465_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~465 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N7
dffeas \cpu|dp|reg_file|rf[7][1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~465_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][1][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux38~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux38~2_combout  = (\cpu|dp|seg_if_id|InstrD [20] & (((\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|reg_file|rf[6][1][1]~q )) # (!\cpu|dp|seg_if_id|InstrD [18] & 
// ((\cpu|dp|reg_file|rf[4][1][1]~q )))))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|reg_file|rf[6][1][1]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [18]),
	.datad(\cpu|dp|reg_file|rf[4][1][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux38~2 .lut_mask = 16'hE5E0;
defparam \cpu|dp|reg_file|Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux38~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux38~3_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|Mux38~2_combout  & ((\cpu|dp|reg_file|rf[7][1][1]~q ))) # (!\cpu|dp|reg_file|Mux38~2_combout  & (\cpu|dp|reg_file|rf[5][1][1]~q )))) # (!\cpu|dp|seg_if_id|InstrD [20] 
// & (((\cpu|dp|reg_file|Mux38~2_combout ))))

	.dataa(\cpu|dp|reg_file|rf[5][1][1]~q ),
	.datab(\cpu|dp|reg_file|rf[7][1][1]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|reg_file|Mux38~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux38~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux38~3 .lut_mask = 16'hCFA0;
defparam \cpu|dp|reg_file|Mux38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~461 (
// Equation(s):
// \cpu|dp|reg_file|rf~461_combout  = (\cpu|dp|reg_file|rf~44_combout  & ((\cpu|dp|reg_file|rf[8][1][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~44_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][1]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][1]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~44_combout ),
	.datad(\cpu|dp|reg_file|rf[8][1][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~461_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~461 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y47_N27
dffeas \cpu|dp|reg_file|rf[3][1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~461_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][1][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~460 (
// Equation(s):
// \cpu|dp|reg_file|rf~460_combout  = (\cpu|dp|reg_file|rf~42_combout  & ((\cpu|dp|reg_file|rf[8][1][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~42_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][1]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][1]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~42_combout ),
	.datad(\cpu|dp|reg_file|rf[8][1][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~460_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~460 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N23
dffeas \cpu|dp|reg_file|rf[1][1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~460_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][1][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux38~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux38~0_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[1][1][1]~q ) # ((\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|seg_if_id|InstrD [20] & (((!\cpu|dp|seg_if_id|InstrD [18] & \cpu|dp|reg_file|rf[0][1][1]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|reg_file|rf[1][1][1]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [18]),
	.datad(\cpu|dp|reg_file|rf[0][1][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux38~0 .lut_mask = 16'hADA8;
defparam \cpu|dp|reg_file|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux38~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux38~1_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux38~0_combout  & (\cpu|dp|reg_file|rf[3][1][1]~q )) # (!\cpu|dp|reg_file|Mux38~0_combout  & ((\cpu|dp|reg_file|rf[2][1][1]~q ))))) # (!\cpu|dp|seg_if_id|InstrD [18] 
// & (((\cpu|dp|reg_file|Mux38~0_combout ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|reg_file|rf[3][1][1]~q ),
	.datac(\cpu|dp|reg_file|rf[2][1][1]~q ),
	.datad(\cpu|dp|reg_file|Mux38~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux38~1 .lut_mask = 16'hDDA0;
defparam \cpu|dp|reg_file|Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N24
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[1][1]~11 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[1][1]~11_combout  = (\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux38~3_combout )) # (!\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux38~1_combout )))

	.dataa(\cpu|dp|seg_if_id|InstrD [19]),
	.datab(\cpu|dp|reg_file|Mux38~3_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Mux38~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[1][1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[1][1]~11 .lut_mask = 16'hDD88;
defparam \cpu|dp|seg_id_ex|RD1E[1][1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~471 (
// Equation(s):
// \cpu|dp|reg_file|rf~471_combout  = (\cpu|dp|reg_file|rf~63_combout  & ((\cpu|dp|reg_file|rf[8][1][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~63_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][1]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][1]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[8][1][1]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~63_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~471_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~471 .lut_mask = 16'hF0AA;
defparam \cpu|dp|reg_file|rf~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y47_N7
dffeas \cpu|dp|reg_file|rf[14][1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~471_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][1][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~467 (
// Equation(s):
// \cpu|dp|reg_file|rf~467_combout  = (\cpu|dp|reg_file|rf~56_combout  & ((\cpu|dp|reg_file|rf[8][1][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~56_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][1]~q ))

	.dataa(\cpu|dp|reg_file|rf~56_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[1][1]~q ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][1][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~467_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~467 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N15
dffeas \cpu|dp|reg_file|rf[10][1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~467_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][1][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~468 (
// Equation(s):
// \cpu|dp|reg_file|rf~468_combout  = (\cpu|dp|reg_file|rf~59_combout  & (\cpu|dp|reg_file|rf[8][1][1]~0_combout )) # (!\cpu|dp|reg_file|rf~59_combout  & ((\cpu|dp|seg_mem_wb|WD1W[1][1]~q )))

	.dataa(\cpu|dp|reg_file|rf~59_combout ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[8][1][1]~0_combout ),
	.datad(\cpu|dp|seg_mem_wb|WD1W[1][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~468_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~468 .lut_mask = 16'hF5A0;
defparam \cpu|dp|reg_file|rf~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N25
dffeas \cpu|dp|reg_file|rf[9][1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~468_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][1][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux38~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux38~4_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18]) # ((\cpu|dp|reg_file|rf[9][1][1]~q )))) # (!\cpu|dp|seg_if_id|InstrD [20] & (!\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|reg_file|rf[8][1][1]~q )))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[8][1][1]~q ),
	.datad(\cpu|dp|reg_file|rf[9][1][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux38~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux38~4 .lut_mask = 16'hBA98;
defparam \cpu|dp|reg_file|Mux38~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~469 (
// Equation(s):
// \cpu|dp|reg_file|rf~469_combout  = (\cpu|dp|reg_file|rf~61_combout  & (\cpu|dp|reg_file|rf[8][1][1]~0_combout )) # (!\cpu|dp|reg_file|rf~61_combout  & ((\cpu|dp|seg_mem_wb|WD1W[1][1]~q )))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~61_combout ),
	.datac(\cpu|dp|reg_file|rf[8][1][1]~0_combout ),
	.datad(\cpu|dp|seg_mem_wb|WD1W[1][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~469_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~469 .lut_mask = 16'hF3C0;
defparam \cpu|dp|reg_file|rf~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N15
dffeas \cpu|dp|reg_file|rf[11][1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~469_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][1][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux38~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux38~5_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux38~4_combout  & ((\cpu|dp|reg_file|rf[11][1][1]~q ))) # (!\cpu|dp|reg_file|Mux38~4_combout  & (\cpu|dp|reg_file|rf[10][1][1]~q )))) # (!\cpu|dp|seg_if_id|InstrD 
// [18] & (((\cpu|dp|reg_file|Mux38~4_combout ))))

	.dataa(\cpu|dp|reg_file|rf[10][1][1]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|Mux38~4_combout ),
	.datad(\cpu|dp|reg_file|rf[11][1][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux38~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux38~5 .lut_mask = 16'hF838;
defparam \cpu|dp|reg_file|Mux38~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux38~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux38~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout )))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (\cpu|dp|reg_file|Mux38~5_combout 
// )) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|reg_file|rf[12][1][1]~q )))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datab(\cpu|dp|reg_file|Mux38~5_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datad(\cpu|dp|reg_file|rf[12][1][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux38~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux38~6 .lut_mask = 16'hE5E0;
defparam \cpu|dp|reg_file|Mux38~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~466 (
// Equation(s):
// \cpu|dp|reg_file|rf~466_combout  = (\cpu|dp|reg_file|rf~54_combout  & ((\cpu|dp|reg_file|rf[8][1][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~54_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][1]~q ))

	.dataa(\cpu|dp|reg_file|rf~54_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[1][1]~q ),
	.datad(\cpu|dp|reg_file|rf[8][1][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~466_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~466 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N23
dffeas \cpu|dp|reg_file|rf[13][1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~466_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][1][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux38~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux38~7_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|reg_file|Mux38~6_combout  & (\cpu|dp|reg_file|rf[14][1][1]~q )) # (!\cpu|dp|reg_file|Mux38~6_combout  & ((\cpu|dp|reg_file|rf[13][1][1]~q ))))) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((\cpu|dp|reg_file|Mux38~6_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datab(\cpu|dp|reg_file|rf[14][1][1]~q ),
	.datac(\cpu|dp|reg_file|Mux38~6_combout ),
	.datad(\cpu|dp|reg_file|rf[13][1][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux38~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux38~7 .lut_mask = 16'hDAD0;
defparam \cpu|dp|reg_file|Mux38~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y47_N25
dffeas \cpu|dp|seg_id_ex|RD1E[1][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[1][1]~11_combout ),
	.asdata(\cpu|dp|reg_file|Mux38~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[1][1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N20
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WD1M[1][2]~52 (
// Equation(s):
// \cpu|dp|seg_ex_mem|WD1M[1][2]~52_combout  = (\cpu|dp|seg_id_ex|RD1E[1][2]~q  & (\cpu|dp|seg_ex_mem|WD1M[1][1]~51  $ (GND))) # (!\cpu|dp|seg_id_ex|RD1E[1][2]~q  & (!\cpu|dp|seg_ex_mem|WD1M[1][1]~51  & VCC))
// \cpu|dp|seg_ex_mem|WD1M[1][2]~53  = CARRY((\cpu|dp|seg_id_ex|RD1E[1][2]~q  & !\cpu|dp|seg_ex_mem|WD1M[1][1]~51 ))

	.dataa(\cpu|dp|seg_id_ex|RD1E[1][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|WD1M[1][1]~51 ),
	.combout(\cpu|dp|seg_ex_mem|WD1M[1][2]~52_combout ),
	.cout(\cpu|dp|seg_ex_mem|WD1M[1][2]~53 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[1][2]~52 .lut_mask = 16'hA50A;
defparam \cpu|dp|seg_ex_mem|WD1M[1][2]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y44_N21
dffeas \cpu|dp|seg_ex_mem|WD1M[1][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WD1M[1][2]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WD1M[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[1][2] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WD1M[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N0
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|WD1W[1][2]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|WD1W[1][2]~feeder_combout  = \cpu|dp|seg_ex_mem|WD1M[1][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|seg_ex_mem|WD1M[1][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|WD1W[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[1][2]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|dp|seg_mem_wb|WD1W[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N1
dffeas \cpu|dp|seg_mem_wb|WD1W[1][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|WD1W[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|WD1W[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[1][2] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|WD1W[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~450 (
// Equation(s):
// \cpu|dp|reg_file|rf~450_combout  = (\cpu|dp|reg_file|rf~25_combout  & ((\cpu|dp|reg_file|rf[4][1][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~25_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][2]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][2]~q ),
	.datab(\cpu|dp|reg_file|rf~25_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[4][1][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~450_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~450 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N25
dffeas \cpu|dp|reg_file|rf[6][1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~450_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][1][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~446 (
// Equation(s):
// \cpu|dp|reg_file|rf~446_combout  = (\cpu|dp|reg_file|rf~23_combout  & ((\cpu|dp|reg_file|rf[4][1][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~23_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][2]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][2]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~23_combout ),
	.datad(\cpu|dp|reg_file|rf[4][1][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~446_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~446 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y46_N29
dffeas \cpu|dp|reg_file|rf[2][1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~446_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][1][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~454 (
// Equation(s):
// \cpu|dp|reg_file|rf~454_combout  = (\cpu|dp|reg_file|rf~20_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][2]~q )) # (!\cpu|dp|reg_file|rf~20_combout  & ((\cpu|dp|reg_file|rf[4][1][2]~0_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~20_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[1][2]~q ),
	.datad(\cpu|dp|reg_file|rf[4][1][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~454_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~454 .lut_mask = 16'hF3C0;
defparam \cpu|dp|reg_file|rf~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y46_N1
dffeas \cpu|dp|reg_file|rf[8][1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~454_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][1][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~457 (
// Equation(s):
// \cpu|dp|reg_file|rf~457_combout  = (\cpu|dp|reg_file|rf~18_combout  & ((\cpu|dp|reg_file|rf[4][1][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~18_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][2]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][2]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[4][1][2]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~18_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~457_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~457 .lut_mask = 16'hF0AA;
defparam \cpu|dp|reg_file|rf~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y42_N5
dffeas \cpu|dp|reg_file|rf[12][1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~457_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][1][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[1][2]~100 (
// Equation(s):
// \cpu|dp|reg_file|RD2[1][2]~100_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[12][1][2]~q ))) # (!\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[8][1][2]~q ))

	.dataa(\cpu|dp|ra2mux|y[2]~0_combout ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[8][1][2]~q ),
	.datad(\cpu|dp|reg_file|rf[12][1][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[1][2]~100_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[1][2]~100 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|RD2[1][2]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[1][2]~101 (
// Equation(s):
// \cpu|dp|reg_file|RD2[1][2]~101_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout )))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & 
// ((\cpu|dp|reg_file|RD2[1][2]~100_combout ))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (\cpu|dp|reg_file|rf[2][1][2]~q ))))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datab(\cpu|dp|reg_file|rf[2][1][2]~q ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datad(\cpu|dp|reg_file|RD2[1][2]~100_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[1][2]~101_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[1][2]~101 .lut_mask = 16'hF4A4;
defparam \cpu|dp|reg_file|RD2[1][2]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y42_N31
dffeas \cpu|dp|reg_file|rf[4][1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[4][1][2]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[1][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~21_combout ),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][1][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[1][2]~102 (
// Equation(s):
// \cpu|dp|reg_file|RD2[1][2]~102_combout  = (\cpu|dp|reg_file|RD2[1][2]~101_combout  & ((\cpu|dp|reg_file|rf[6][1][2]~q ) # ((!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout )))) # (!\cpu|dp|reg_file|RD2[1][2]~101_combout  & (((\cpu|dp|reg_file|rf[4][1][2]~q  & 
// \cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ))))

	.dataa(\cpu|dp|reg_file|rf[6][1][2]~q ),
	.datab(\cpu|dp|reg_file|RD2[1][2]~101_combout ),
	.datac(\cpu|dp|reg_file|rf[4][1][2]~q ),
	.datad(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[1][2]~102_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[1][2]~102 .lut_mask = 16'hB8CC;
defparam \cpu|dp|reg_file|RD2[1][2]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[1][2]~103 (
// Equation(s):
// \cpu|dp|reg_file|RD2[1][2]~103_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|rf[0][1][2]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|RD2[1][2]~102_combout )))

	.dataa(\cpu|dp|reg_file|rf[0][1][2]~q ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|RD2[1][2]~102_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[1][2]~103_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[1][2]~103 .lut_mask = 16'hBB88;
defparam \cpu|dp|reg_file|RD2[1][2]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N1
dffeas \cpu|dp|seg_id_ex|RD2E[1][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[1][2]~103_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[1][2] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y43_N16
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_2|y[2]~15 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_2|y[2]~15_combout  = ((!\cpu|dp|seg_id_ex|VSIFlagE [1] & (\cpu|dp|seg_id_ex|RD2E[1][2]~q  & !\cpu|dp|seg_id_ex|VSIFlagE [0]))) # (!\cpu|dp|alu_lanes|mux3_1|y[2]~24_combout )

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datab(\cpu|dp|seg_id_ex|RD2E[1][2]~q ),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[2]~24_combout ),
	.datad(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_2|y[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_2|y[2]~15 .lut_mask = 16'h0F4F;
defparam \cpu|dp|alu_lanes|mux3_2|y[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N0
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Add0~6 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Add0~6_combout  = \cpu|dp|seg_id_ex|ALUControlE [2] $ (\cpu|dp|alu_lanes|mux3_2|y[2]~15_combout )

	.dataa(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|alu_lanes|mux3_2|y[2]~15_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Add0~6 .lut_mask = 16'h55AA;
defparam \cpu|dp|alu_lanes|alu2|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y43_N14
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[1][3]~157 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[1][3]~157_combout  = (\cpu|dp|seg_id_ex|ALUControlE [0]) # (!\cpu|dp|alu_lanes|alu2|Mux4~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|alu2|Mux4~2_combout ),
	.datad(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[1][3]~157_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][3]~157 .lut_mask = 16'hFF0F;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][3]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N8
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|ShiftRight0~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|ShiftRight0~0_combout  = (\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout  & ((\cpu|dp|seg_id_ex|RD1E[1][3]~q ))) # (!\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout  & (\cpu|dp|seg_id_ex|RD1E[1][2]~q ))

	.dataa(\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[1][2]~q ),
	.datac(\cpu|dp|seg_id_ex|RD1E[1][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|ShiftRight0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|ShiftRight0~0 .lut_mask = 16'hE4E4;
defparam \cpu|dp|alu_lanes|alu2|ShiftRight0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y43_N26
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[1][3]~158 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[1][3]~158_combout  = \cpu|dp|alu_lanes|alu2|Mux4~2_combout  $ (!\cpu|dp|seg_id_ex|ALUControlE [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|alu2|Mux4~2_combout ),
	.datad(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[1][3]~158_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][3]~158 .lut_mask = 16'hF00F;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][3]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y43_N28
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[1][3]~159 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[1][3]~159_combout  = (\cpu|dp|seg_id_ex|ALUControlE [0]) # ((\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout  & \cpu|dp|alu_lanes|alu2|Mux4~2_combout ))

	.dataa(gnd),
	.datab(\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout ),
	.datac(\cpu|dp|alu_lanes|alu2|Mux4~2_combout ),
	.datad(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[1][3]~159_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][3]~159 .lut_mask = 16'hFFC0;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][3]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N22
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux6~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux6~2_combout  = (!\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout  & ((\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout  & (\cpu|dp|seg_id_ex|RD1E[1][7]~q )) # (!\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout  & ((\cpu|dp|seg_id_ex|RD1E[1][6]~q )))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[1][7]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[1][6]~q ),
	.datac(\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux6~2 .lut_mask = 16'h00AC;
defparam \cpu|dp|alu_lanes|alu2|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y43_N4
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux6~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux6~3_combout  = (!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~135_combout  & (!\cpu|dp|alu_lanes|mux3_2|y[7]~16_combout  & (\cpu|dp|alu_lanes|alu2|Mux6~2_combout  & !\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~136_combout )))

	.dataa(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~135_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_2|y[7]~16_combout ),
	.datac(\cpu|dp|alu_lanes|alu2|Mux6~2_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~136_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux6~3 .lut_mask = 16'h0010;
defparam \cpu|dp|alu_lanes|alu2|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y43_N2
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|ShiftLeft0~7 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|ShiftLeft0~7_combout  = (\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout  & (((\cpu|dp|seg_id_ex|RD1E[1][0]~q  & !\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout )))) # (!\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout  & 
// (\cpu|dp|alu_lanes|alu2|ShiftLeft0~6_combout ))

	.dataa(\cpu|dp|alu_lanes|alu2|ShiftLeft0~6_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[1][0]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|ShiftLeft0~7 .lut_mask = 16'h22E2;
defparam \cpu|dp|alu_lanes|alu2|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y43_N22
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux6~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux6~4_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[1][3]~158_combout  & ((\cpu|dp|seg_ex_mem|ALUOutputM[1][3]~159_combout  & ((\cpu|dp|alu_lanes|alu2|ShiftLeft0~7_combout ))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][3]~159_combout  & 
// (\cpu|dp|alu_lanes|alu2|Mux6~3_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][3]~158_combout  & (!\cpu|dp|seg_ex_mem|ALUOutputM[1][3]~159_combout ))

	.dataa(\cpu|dp|seg_ex_mem|ALUOutputM[1][3]~158_combout ),
	.datab(\cpu|dp|seg_ex_mem|ALUOutputM[1][3]~159_combout ),
	.datac(\cpu|dp|alu_lanes|alu2|Mux6~3_combout ),
	.datad(\cpu|dp|alu_lanes|alu2|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux6~4 .lut_mask = 16'hB931;
defparam \cpu|dp|alu_lanes|alu2|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N26
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux6~5 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux6~5_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[1][3]~157_combout  & (((\cpu|dp|alu_lanes|alu2|Mux6~4_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][3]~157_combout  & ((\cpu|dp|alu_lanes|alu2|Mux6~4_combout  & 
// (\cpu|dp|alu_lanes|alu2|ShiftRight0~0_combout )) # (!\cpu|dp|alu_lanes|alu2|Mux6~4_combout  & ((\cpu|dp|alu_lanes|alu2|ShiftRight0~2_combout )))))

	.dataa(\cpu|dp|seg_ex_mem|ALUOutputM[1][3]~157_combout ),
	.datab(\cpu|dp|alu_lanes|alu2|ShiftRight0~0_combout ),
	.datac(\cpu|dp|alu_lanes|alu2|ShiftRight0~2_combout ),
	.datad(\cpu|dp|alu_lanes|alu2|Mux6~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux6~5 .lut_mask = 16'hEE50;
defparam \cpu|dp|alu_lanes|alu2|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N2
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux6~7 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux6~7_combout  = (\cpu|dp|seg_id_ex|ALUControlE [1] & ((\cpu|dp|seg_id_ex|ALUControlE [2] & (\cpu|dp|alu_lanes|alu2|Mux6~5_combout )) # (!\cpu|dp|seg_id_ex|ALUControlE [2] & ((\cpu|dp|seg_id_ex|RD1E[1][2]~q ))))) # 
// (!\cpu|dp|seg_id_ex|ALUControlE [1] & (\cpu|dp|alu_lanes|alu2|Mux6~5_combout ))

	.dataa(\cpu|dp|seg_id_ex|ALUControlE [1]),
	.datab(\cpu|dp|alu_lanes|alu2|Mux6~5_combout ),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datad(\cpu|dp|seg_id_ex|RD1E[1][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux6~7 .lut_mask = 16'hCEC4;
defparam \cpu|dp|alu_lanes|alu2|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N24
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux6~6 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux6~6_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & ((\cpu|dp|alu_lanes|alu2|Mux6~7_combout ) # ((\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & \cpu|dp|alu_lanes|mux3_2|y[2]~15_combout )))) # 
// (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & (\cpu|dp|alu_lanes|mux3_2|y[2]~15_combout  $ (((\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & \cpu|dp|alu_lanes|alu2|Mux6~7_combout )))))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_2|y[2]~15_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.datad(\cpu|dp|alu_lanes|alu2|Mux6~7_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux6~6 .lut_mask = 16'hF68C;
defparam \cpu|dp|alu_lanes|alu2|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N11
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[1][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|ALUOutputM[1][2]~142_combout ),
	.asdata(\cpu|dp|alu_lanes|alu2|Mux6~6_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][2] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N20
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|ALUOutputW[1][2]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|ALUOutputW[1][2]~feeder_combout  = \cpu|dp|seg_ex_mem|ALUOutputM[1][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[1][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|ALUOutputW[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[1][2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|ALUOutputW[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N21
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[1][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|ALUOutputW[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[1][2] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N20
cycloneiv_lcell_comb \data_mem|RAM~31 (
// Equation(s):
// \data_mem|RAM~31_combout  = (\data_mem|RAM~0_q  & \data_mem|RAM_rtl_0|auto_generated|ram_block1a10 )

	.dataa(gnd),
	.datab(\data_mem|RAM~0_q ),
	.datac(\data_mem|RAM_rtl_0|auto_generated|ram_block1a10 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_mem|RAM~31_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~31 .lut_mask = 16'hC0C0;
defparam \data_mem|RAM~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[4][1][2]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[4][1][2]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~31_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[1][2]~q ))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datab(\cpu|dp|seg_mem_wb|ALUOutputW[1][2]~q ),
	.datac(gnd),
	.datad(\data_mem|RAM~31_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[4][1][2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][1][2]~0 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf[4][1][2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][1][2]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][1][2]~0_combout  = (\cpu|dp|reg_file|always0~0_combout  & ((\cpu|dp|reg_file|rf[4][0][2]~0_combout ))) # (!\cpu|dp|reg_file|always0~0_combout  & (\cpu|dp|reg_file|rf[4][1][2]~0_combout ))

	.dataa(\cpu|dp|reg_file|always0~0_combout ),
	.datab(\cpu|dp|reg_file|rf[4][1][2]~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[4][0][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][1][2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][1][2]~0 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf[0][1][2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N21
dffeas \cpu|dp|reg_file|rf[0][1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[0][1][2]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[1][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~224_combout ),
	.ena(\cpu|dp|reg_file|rf[0][1][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][1][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~447 (
// Equation(s):
// \cpu|dp|reg_file|rf~447_combout  = (\cpu|dp|reg_file|rf~42_combout  & ((\cpu|dp|reg_file|rf[4][1][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~42_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][2]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[1][2]~q ),
	.datac(\cpu|dp|reg_file|rf~42_combout ),
	.datad(\cpu|dp|reg_file|rf[4][1][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~447_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~447 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N3
dffeas \cpu|dp|reg_file|rf[1][1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~447_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][1][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux37~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux37~0_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18]) # ((\cpu|dp|reg_file|rf[1][1][2]~q )))) # (!\cpu|dp|seg_if_id|InstrD [20] & (!\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|reg_file|rf[0][1][2]~q )))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[0][1][2]~q ),
	.datad(\cpu|dp|reg_file|rf[1][1][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux37~0 .lut_mask = 16'hBA98;
defparam \cpu|dp|reg_file|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~448 (
// Equation(s):
// \cpu|dp|reg_file|rf~448_combout  = (\cpu|dp|reg_file|rf~44_combout  & ((\cpu|dp|reg_file|rf[4][1][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~44_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][2]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][2]~q ),
	.datab(\cpu|dp|reg_file|rf~44_combout ),
	.datac(\cpu|dp|reg_file|rf[4][1][2]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~448_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~448 .lut_mask = 16'hE2E2;
defparam \cpu|dp|reg_file|rf~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N3
dffeas \cpu|dp|reg_file|rf[3][1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~448_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][1][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux37~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux37~1_combout  = (\cpu|dp|reg_file|Mux37~0_combout  & (((\cpu|dp|reg_file|rf[3][1][2]~q )) # (!\cpu|dp|seg_if_id|InstrD [18]))) # (!\cpu|dp|reg_file|Mux37~0_combout  & (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|rf[2][1][2]~q 
// ))))

	.dataa(\cpu|dp|reg_file|Mux37~0_combout ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[3][1][2]~q ),
	.datad(\cpu|dp|reg_file|rf[2][1][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux37~1 .lut_mask = 16'hE6A2;
defparam \cpu|dp|reg_file|Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux37~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux37~2_combout  = (\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|seg_if_id|InstrD [18])) # (!\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|rf[6][1][2]~q ))) # (!\cpu|dp|seg_if_id|InstrD [18] & 
// (\cpu|dp|reg_file|rf[4][1][2]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[4][1][2]~q ),
	.datad(\cpu|dp|reg_file|rf[6][1][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux37~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux37~2 .lut_mask = 16'hDC98;
defparam \cpu|dp|reg_file|Mux37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~451 (
// Equation(s):
// \cpu|dp|reg_file|rf~451_combout  = (\cpu|dp|reg_file|rf~50_combout  & ((\cpu|dp|reg_file|rf[4][1][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~50_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][2]~q ))

	.dataa(\cpu|dp|reg_file|rf~50_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[1][2]~q ),
	.datac(\cpu|dp|reg_file|rf[4][1][2]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~451_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~451 .lut_mask = 16'hE4E4;
defparam \cpu|dp|reg_file|rf~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N15
dffeas \cpu|dp|reg_file|rf[7][1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~451_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][1][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~449 (
// Equation(s):
// \cpu|dp|reg_file|rf~449_combout  = (\cpu|dp|reg_file|rf~47_combout  & ((\cpu|dp|reg_file|rf[4][1][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~47_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][2]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][2]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~47_combout ),
	.datad(\cpu|dp|reg_file|rf[4][1][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~449_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~449 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N23
dffeas \cpu|dp|reg_file|rf[5][1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~449_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][1][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux37~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux37~3_combout  = (\cpu|dp|reg_file|Mux37~2_combout  & ((\cpu|dp|reg_file|rf[7][1][2]~q ) # ((!\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|reg_file|Mux37~2_combout  & (((\cpu|dp|seg_if_id|InstrD [20] & \cpu|dp|reg_file|rf[5][1][2]~q 
// ))))

	.dataa(\cpu|dp|reg_file|Mux37~2_combout ),
	.datab(\cpu|dp|reg_file|rf[7][1][2]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|reg_file|rf[5][1][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux37~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux37~3 .lut_mask = 16'hDA8A;
defparam \cpu|dp|reg_file|Mux37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N30
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[1][2]~9 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[1][2]~9_combout  = (\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux37~3_combout ))) # (!\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux37~1_combout ))

	.dataa(\cpu|dp|seg_if_id|InstrD [19]),
	.datab(\cpu|dp|reg_file|Mux37~1_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Mux37~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[1][2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[1][2]~9 .lut_mask = 16'hEE44;
defparam \cpu|dp|seg_id_ex|RD1E[1][2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~458 (
// Equation(s):
// \cpu|dp|reg_file|rf~458_combout  = (\cpu|dp|reg_file|rf~63_combout  & ((\cpu|dp|reg_file|rf[4][1][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~63_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][2]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][2]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[4][1][2]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~63_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~458_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~458 .lut_mask = 16'hF0AA;
defparam \cpu|dp|reg_file|rf~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N25
dffeas \cpu|dp|reg_file|rf[14][1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~458_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][1][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~456 (
// Equation(s):
// \cpu|dp|reg_file|rf~456_combout  = (\cpu|dp|reg_file|rf~54_combout  & ((\cpu|dp|reg_file|rf[4][1][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~54_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][2]~q ))

	.dataa(\cpu|dp|reg_file|rf~54_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[1][2]~q ),
	.datad(\cpu|dp|reg_file|rf[4][1][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~456_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~456 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N19
dffeas \cpu|dp|reg_file|rf[13][1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~456_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][1][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux37~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux37~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (((\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout )))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (\cpu|dp|reg_file|rf[13][1][2]~q )) 
// # (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|reg_file|rf[12][1][2]~q )))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datab(\cpu|dp|reg_file|rf[13][1][2]~q ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datad(\cpu|dp|reg_file|rf[12][1][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux37~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux37~6 .lut_mask = 16'hE5E0;
defparam \cpu|dp|reg_file|Mux37~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~453 (
// Equation(s):
// \cpu|dp|reg_file|rf~453_combout  = (\cpu|dp|reg_file|rf~59_combout  & ((\cpu|dp|reg_file|rf[4][1][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~59_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][2]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][2]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[4][1][2]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~59_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~453_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~453 .lut_mask = 16'hF0AA;
defparam \cpu|dp|reg_file|rf~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N13
dffeas \cpu|dp|reg_file|rf[9][1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~453_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][1][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux37~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux37~4_combout  = (\cpu|dp|seg_if_id|InstrD [20] & (((\cpu|dp|reg_file|rf[9][1][2]~q ) # (\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|reg_file|rf[8][1][2]~q  & ((!\cpu|dp|seg_if_id|InstrD [18]))))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|reg_file|rf[8][1][2]~q ),
	.datac(\cpu|dp|reg_file|rf[9][1][2]~q ),
	.datad(\cpu|dp|seg_if_id|InstrD [18]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux37~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux37~4 .lut_mask = 16'hAAE4;
defparam \cpu|dp|reg_file|Mux37~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~455 (
// Equation(s):
// \cpu|dp|reg_file|rf~455_combout  = (\cpu|dp|reg_file|rf~61_combout  & ((\cpu|dp|reg_file|rf[4][1][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~61_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][2]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][2]~q ),
	.datab(\cpu|dp|reg_file|rf~61_combout ),
	.datac(\cpu|dp|reg_file|rf[4][1][2]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~455_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~455 .lut_mask = 16'hE2E2;
defparam \cpu|dp|reg_file|rf~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N23
dffeas \cpu|dp|reg_file|rf[11][1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~455_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][1][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~452 (
// Equation(s):
// \cpu|dp|reg_file|rf~452_combout  = (\cpu|dp|reg_file|rf~56_combout  & ((\cpu|dp|reg_file|rf[4][1][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~56_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][2]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][2]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[4][1][2]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~56_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~452_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~452 .lut_mask = 16'hF0AA;
defparam \cpu|dp|reg_file|rf~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N25
dffeas \cpu|dp|reg_file|rf[10][1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~452_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][1][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux37~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux37~5_combout  = (\cpu|dp|reg_file|Mux37~4_combout  & (((\cpu|dp|reg_file|rf[11][1][2]~q )) # (!\cpu|dp|seg_if_id|InstrD [18]))) # (!\cpu|dp|reg_file|Mux37~4_combout  & (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|rf[10][1][2]~q 
// ))))

	.dataa(\cpu|dp|reg_file|Mux37~4_combout ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[11][1][2]~q ),
	.datad(\cpu|dp|reg_file|rf[10][1][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux37~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux37~5 .lut_mask = 16'hE6A2;
defparam \cpu|dp|reg_file|Mux37~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux37~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux37~7_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|reg_file|Mux37~6_combout  & (\cpu|dp|reg_file|rf[14][1][2]~q )) # (!\cpu|dp|reg_file|Mux37~6_combout  & ((\cpu|dp|reg_file|Mux37~5_combout ))))) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (((\cpu|dp|reg_file|Mux37~6_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datab(\cpu|dp|reg_file|rf[14][1][2]~q ),
	.datac(\cpu|dp|reg_file|Mux37~6_combout ),
	.datad(\cpu|dp|reg_file|Mux37~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux37~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux37~7 .lut_mask = 16'hDAD0;
defparam \cpu|dp|reg_file|Mux37~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N31
dffeas \cpu|dp|seg_id_ex|RD1E[1][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[1][2]~9_combout ),
	.asdata(\cpu|dp|reg_file|Mux37~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[1][2] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N22
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WD1M[1][3]~54 (
// Equation(s):
// \cpu|dp|seg_ex_mem|WD1M[1][3]~54_combout  = (\cpu|dp|seg_id_ex|RD1E[1][3]~q  & (!\cpu|dp|seg_ex_mem|WD1M[1][2]~53 )) # (!\cpu|dp|seg_id_ex|RD1E[1][3]~q  & ((\cpu|dp|seg_ex_mem|WD1M[1][2]~53 ) # (GND)))
// \cpu|dp|seg_ex_mem|WD1M[1][3]~55  = CARRY((!\cpu|dp|seg_ex_mem|WD1M[1][2]~53 ) # (!\cpu|dp|seg_id_ex|RD1E[1][3]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|RD1E[1][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|WD1M[1][2]~53 ),
	.combout(\cpu|dp|seg_ex_mem|WD1M[1][3]~54_combout ),
	.cout(\cpu|dp|seg_ex_mem|WD1M[1][3]~55 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[1][3]~54 .lut_mask = 16'h3C3F;
defparam \cpu|dp|seg_ex_mem|WD1M[1][3]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y44_N23
dffeas \cpu|dp|seg_ex_mem|WD1M[1][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WD1M[1][3]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WD1M[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[1][3] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WD1M[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N20
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|WD1W[1][3]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|WD1W[1][3]~feeder_combout  = \cpu|dp|seg_ex_mem|WD1M[1][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|seg_ex_mem|WD1M[1][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|WD1W[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[1][3]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|dp|seg_mem_wb|WD1W[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N21
dffeas \cpu|dp|seg_mem_wb|WD1W[1][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|WD1W[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|WD1W[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[1][3] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|WD1W[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y43_N27
dffeas \cpu|dp|reg_file|rf[0][1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[0][1][3]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[1][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~224_combout ),
	.ena(\cpu|dp|reg_file|rf[0][1][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][1][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y42_N21
dffeas \cpu|dp|reg_file|rf[8][1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[8][1][3]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[1][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~20_combout ),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][1][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~444 (
// Equation(s):
// \cpu|dp|reg_file|rf~444_combout  = (\cpu|dp|reg_file|rf~18_combout  & ((\cpu|dp|reg_file|rf[8][1][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~18_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][3]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][3]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~18_combout ),
	.datad(\cpu|dp|reg_file|rf[8][1][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~444_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~444 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N1
dffeas \cpu|dp|reg_file|rf[12][1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~444_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][1][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[1][3]~104 (
// Equation(s):
// \cpu|dp|reg_file|RD2[1][3]~104_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[12][1][3]~q ))) # (!\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[8][1][3]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|ra2mux|y[2]~0_combout ),
	.datac(\cpu|dp|reg_file|rf[8][1][3]~q ),
	.datad(\cpu|dp|reg_file|rf[12][1][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[1][3]~104_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[1][3]~104 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|RD2[1][3]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~438 (
// Equation(s):
// \cpu|dp|reg_file|rf~438_combout  = (\cpu|dp|reg_file|rf~21_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][3]~q )) # (!\cpu|dp|reg_file|rf~21_combout  & ((\cpu|dp|reg_file|rf[8][1][3]~0_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[1][3]~q ),
	.datac(\cpu|dp|reg_file|rf~21_combout ),
	.datad(\cpu|dp|reg_file|rf[8][1][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~438_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~438 .lut_mask = 16'hCFC0;
defparam \cpu|dp|reg_file|rf~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N29
dffeas \cpu|dp|reg_file|rf[4][1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~438_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][1][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~433 (
// Equation(s):
// \cpu|dp|reg_file|rf~433_combout  = (\cpu|dp|reg_file|rf~23_combout  & ((\cpu|dp|reg_file|rf[8][1][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~23_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][3]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~23_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[1][3]~q ),
	.datad(\cpu|dp|reg_file|rf[8][1][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~433_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~433 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N5
dffeas \cpu|dp|reg_file|rf[2][1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~433_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][1][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[1][3]~105 (
// Equation(s):
// \cpu|dp|reg_file|RD2[1][3]~105_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|reg_file|rf[4][1][3]~q ) # ((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout )))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (((\cpu|dp|reg_file|rf[2][1][3]~q  & 
// !\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datab(\cpu|dp|reg_file|rf[4][1][3]~q ),
	.datac(\cpu|dp|reg_file|rf[2][1][3]~q ),
	.datad(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[1][3]~105_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[1][3]~105 .lut_mask = 16'hAAD8;
defparam \cpu|dp|reg_file|RD2[1][3]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[1][3]~106 (
// Equation(s):
// \cpu|dp|reg_file|RD2[1][3]~106_combout  = (\cpu|dp|reg_file|RD2[1][3]~105_combout  & (((\cpu|dp|reg_file|rf[6][1][3]~q ) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout )))) # (!\cpu|dp|reg_file|RD2[1][3]~105_combout  & (\cpu|dp|reg_file|RD2[1][3]~104_combout  
// & ((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ))))

	.dataa(\cpu|dp|reg_file|RD2[1][3]~104_combout ),
	.datab(\cpu|dp|reg_file|rf[6][1][3]~q ),
	.datac(\cpu|dp|reg_file|RD2[1][3]~105_combout ),
	.datad(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[1][3]~106_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[1][3]~106 .lut_mask = 16'hCAF0;
defparam \cpu|dp|reg_file|RD2[1][3]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[1][3]~107 (
// Equation(s):
// \cpu|dp|reg_file|RD2[1][3]~107_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|rf[0][1][3]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|RD2[1][3]~106_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.datac(\cpu|dp|reg_file|rf[0][1][3]~q ),
	.datad(\cpu|dp|reg_file|RD2[1][3]~106_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[1][3]~107_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[1][3]~107 .lut_mask = 16'hF3C0;
defparam \cpu|dp|reg_file|RD2[1][3]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y40_N15
dffeas \cpu|dp|seg_id_ex|RD2E[1][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[1][3]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[1][3] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N26
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_2|y[3]~8 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_2|y[3]~8_combout  = (!\cpu|dp|seg_id_ex|VSIFlagE [1] & (\cpu|dp|seg_id_ex|RD2E[1][3]~q  & !\cpu|dp|seg_id_ex|VSIFlagE [0]))

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datab(\cpu|dp|seg_id_ex|RD2E[1][3]~q ),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_2|y[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_2|y[3]~8 .lut_mask = 16'h0044;
defparam \cpu|dp|alu_lanes|mux3_2|y[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N20
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Add0~5 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Add0~5_combout  = \cpu|dp|seg_id_ex|ALUControlE [2] $ (((\cpu|dp|alu_lanes|mux3_2|y[3]~8_combout ) # (!\cpu|dp|alu_lanes|mux3_1|y[3]~20_combout )))

	.dataa(\cpu|dp|alu_lanes|mux3_2|y[3]~8_combout ),
	.datab(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datac(gnd),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[3]~20_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Add0~5 .lut_mask = 16'h6633;
defparam \cpu|dp|alu_lanes|alu2|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N16
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_2|y[3]~17 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_2|y[3]~17_combout  = ((!\cpu|dp|seg_id_ex|VSIFlagE [0] & (\cpu|dp|seg_id_ex|RD2E[1][3]~q  & !\cpu|dp|seg_id_ex|VSIFlagE [1]))) # (!\cpu|dp|alu_lanes|mux3_1|y[3]~20_combout )

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datab(\cpu|dp|seg_id_ex|RD2E[1][3]~q ),
	.datac(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[3]~20_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_2|y[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_2|y[3]~17 .lut_mask = 16'h04FF;
defparam \cpu|dp|alu_lanes|mux3_2|y[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N18
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|ShiftLeft0~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|ShiftLeft0~2_combout  = (\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout  & ((\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout  & (\cpu|dp|seg_id_ex|RD1E[1][0]~q )) # (!\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout  & ((\cpu|dp|seg_id_ex|RD1E[1][1]~q 
// )))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[1][0]~q ),
	.datab(\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[1][1]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|ShiftLeft0~2 .lut_mask = 16'h88C0;
defparam \cpu|dp|alu_lanes|alu2|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N4
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|ShiftLeft0~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|ShiftLeft0~4_combout  = (\cpu|dp|alu_lanes|alu2|ShiftLeft0~2_combout ) # ((\cpu|dp|alu_lanes|alu2|ShiftLeft0~3_combout  & !\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout ))

	.dataa(\cpu|dp|alu_lanes|alu2|ShiftLeft0~3_combout ),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout ),
	.datad(\cpu|dp|alu_lanes|alu2|ShiftLeft0~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|ShiftLeft0~4 .lut_mask = 16'hFF0A;
defparam \cpu|dp|alu_lanes|alu2|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y43_N24
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux5~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux5~0_combout  = (!\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout  & (!\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout  & (\cpu|dp|seg_id_ex|RD1E[1][7]~q  & !\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~139_combout )))

	.dataa(\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[1][7]~q ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~139_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux5~0 .lut_mask = 16'h0010;
defparam \cpu|dp|alu_lanes|alu2|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y43_N6
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux5~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux5~1_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[1][3]~158_combout  & ((\cpu|dp|seg_ex_mem|ALUOutputM[1][3]~159_combout  & (\cpu|dp|alu_lanes|alu2|ShiftLeft0~4_combout )) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][3]~159_combout  & 
// ((\cpu|dp|alu_lanes|alu2|Mux5~0_combout ))))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][3]~158_combout  & (!\cpu|dp|seg_ex_mem|ALUOutputM[1][3]~159_combout ))

	.dataa(\cpu|dp|seg_ex_mem|ALUOutputM[1][3]~158_combout ),
	.datab(\cpu|dp|seg_ex_mem|ALUOutputM[1][3]~159_combout ),
	.datac(\cpu|dp|alu_lanes|alu2|ShiftLeft0~4_combout ),
	.datad(\cpu|dp|alu_lanes|alu2|Mux5~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux5~1 .lut_mask = 16'hB391;
defparam \cpu|dp|alu_lanes|alu2|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N16
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux5~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux5~2_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[1][3]~157_combout  & (\cpu|dp|alu_lanes|alu2|Mux5~1_combout )) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][3]~157_combout  & ((\cpu|dp|alu_lanes|alu2|Mux5~1_combout  & 
// (\cpu|dp|alu_lanes|alu2|ShiftRight0~7_combout )) # (!\cpu|dp|alu_lanes|alu2|Mux5~1_combout  & ((\cpu|dp|alu_lanes|alu2|ShiftRight0~5_combout )))))

	.dataa(\cpu|dp|seg_ex_mem|ALUOutputM[1][3]~157_combout ),
	.datab(\cpu|dp|alu_lanes|alu2|Mux5~1_combout ),
	.datac(\cpu|dp|alu_lanes|alu2|ShiftRight0~7_combout ),
	.datad(\cpu|dp|alu_lanes|alu2|ShiftRight0~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux5~2 .lut_mask = 16'hD9C8;
defparam \cpu|dp|alu_lanes|alu2|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N28
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux5~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux5~3_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & (((\cpu|dp|alu_lanes|alu1|Mux5~7_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & ((\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & 
// ((\cpu|dp|alu_lanes|alu2|Mux5~2_combout ))) # (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & (\cpu|dp|alu_lanes|mux3_2|y[3]~17_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_2|y[3]~17_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.datad(\cpu|dp|alu_lanes|alu2|Mux5~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux5~3 .lut_mask = 16'hF4A4;
defparam \cpu|dp|alu_lanes|alu2|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N22
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux5~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux5~4_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & ((\cpu|dp|seg_id_ex|RD1E[1][3]~q  & ((\cpu|dp|alu_lanes|alu2|Mux5~3_combout ) # (!\cpu|dp|alu_lanes|mux3_2|y[3]~17_combout ))) # (!\cpu|dp|seg_id_ex|RD1E[1][3]~q  & 
// (\cpu|dp|alu_lanes|mux3_2|y[3]~17_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & (((\cpu|dp|alu_lanes|alu2|Mux5~3_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[1][3]~q ),
	.datac(\cpu|dp|alu_lanes|mux3_2|y[3]~17_combout ),
	.datad(\cpu|dp|alu_lanes|alu2|Mux5~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux5~4 .lut_mask = 16'hFD28;
defparam \cpu|dp|alu_lanes|alu2|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N13
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[1][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|ALUOutputM[1][3]~144_combout ),
	.asdata(\cpu|dp|alu_lanes|alu2|Mux5~4_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][3] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y42_N10
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|ALUOutputW[1][3]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|ALUOutputW[1][3]~feeder_combout  = \cpu|dp|seg_ex_mem|ALUOutputM[1][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[1][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|ALUOutputW[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[1][3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|ALUOutputW[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y42_N11
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[1][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|ALUOutputW[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[1][3] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N10
cycloneiv_lcell_comb \data_mem|RAM~30 (
// Equation(s):
// \data_mem|RAM~30_combout  = (\data_mem|RAM_rtl_0|auto_generated|ram_block1a11  & \data_mem|RAM~0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_mem|RAM_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\data_mem|RAM~0_q ),
	.cin(gnd),
	.combout(\data_mem|RAM~30_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~30 .lut_mask = 16'hF000;
defparam \data_mem|RAM~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[8][1][3]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[8][1][3]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~30_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[1][3]~q ))

	.dataa(\cpu|dp|seg_mem_wb|ALUOutputW[1][3]~q ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datac(gnd),
	.datad(\data_mem|RAM~30_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[8][1][3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][1][3]~0 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf[8][1][3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~437 (
// Equation(s):
// \cpu|dp|reg_file|rf~437_combout  = (\cpu|dp|reg_file|rf~25_combout  & (\cpu|dp|reg_file|rf[8][1][3]~0_combout )) # (!\cpu|dp|reg_file|rf~25_combout  & ((\cpu|dp|seg_mem_wb|WD1W[1][3]~q )))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~25_combout ),
	.datac(\cpu|dp|reg_file|rf[8][1][3]~0_combout ),
	.datad(\cpu|dp|seg_mem_wb|WD1W[1][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~437_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~437 .lut_mask = 16'hF3C0;
defparam \cpu|dp|reg_file|rf~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N23
dffeas \cpu|dp|reg_file|rf[6][1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~437_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][1][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux36~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux36~2_combout  = (\cpu|dp|seg_if_id|InstrD [20] & (((\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|reg_file|rf[6][1][3]~q )) # (!\cpu|dp|seg_if_id|InstrD [18] & 
// ((\cpu|dp|reg_file|rf[4][1][3]~q )))))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|reg_file|rf[6][1][3]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [18]),
	.datad(\cpu|dp|reg_file|rf[4][1][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux36~2 .lut_mask = 16'hE5E0;
defparam \cpu|dp|reg_file|Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~436 (
// Equation(s):
// \cpu|dp|reg_file|rf~436_combout  = (\cpu|dp|reg_file|rf~47_combout  & ((\cpu|dp|reg_file|rf[8][1][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~47_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][3]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[1][3]~q ),
	.datac(\cpu|dp|reg_file|rf~47_combout ),
	.datad(\cpu|dp|reg_file|rf[8][1][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~436_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~436 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N9
dffeas \cpu|dp|reg_file|rf[5][1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~436_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][1][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~439 (
// Equation(s):
// \cpu|dp|reg_file|rf~439_combout  = (\cpu|dp|reg_file|rf~50_combout  & ((\cpu|dp|reg_file|rf[8][1][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~50_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][3]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][3]~q ),
	.datab(\cpu|dp|reg_file|rf~50_combout ),
	.datac(\cpu|dp|reg_file|rf[8][1][3]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~439_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~439 .lut_mask = 16'hE2E2;
defparam \cpu|dp|reg_file|rf~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N19
dffeas \cpu|dp|reg_file|rf[7][1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~439_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][1][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux36~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux36~3_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|Mux36~2_combout  & ((\cpu|dp|reg_file|rf[7][1][3]~q ))) # (!\cpu|dp|reg_file|Mux36~2_combout  & (\cpu|dp|reg_file|rf[5][1][3]~q )))) # (!\cpu|dp|seg_if_id|InstrD [20] 
// & (\cpu|dp|reg_file|Mux36~2_combout ))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|reg_file|Mux36~2_combout ),
	.datac(\cpu|dp|reg_file|rf[5][1][3]~q ),
	.datad(\cpu|dp|reg_file|rf[7][1][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux36~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux36~3 .lut_mask = 16'hEC64;
defparam \cpu|dp|reg_file|Mux36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~434 (
// Equation(s):
// \cpu|dp|reg_file|rf~434_combout  = (\cpu|dp|reg_file|rf~42_combout  & ((\cpu|dp|reg_file|rf[8][1][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~42_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][3]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~42_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[1][3]~q ),
	.datad(\cpu|dp|reg_file|rf[8][1][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~434_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~434 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N5
dffeas \cpu|dp|reg_file|rf[1][1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~434_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][1][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux36~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux36~0_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|seg_if_id|InstrD [20])) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|reg_file|rf[1][1][3]~q )) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// ((\cpu|dp|reg_file|rf[0][1][3]~q )))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[1][1][3]~q ),
	.datad(\cpu|dp|reg_file|rf[0][1][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux36~0 .lut_mask = 16'hD9C8;
defparam \cpu|dp|reg_file|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~435 (
// Equation(s):
// \cpu|dp|reg_file|rf~435_combout  = (\cpu|dp|reg_file|rf~44_combout  & ((\cpu|dp|reg_file|rf[8][1][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~44_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][3]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[1][3]~q ),
	.datac(\cpu|dp|reg_file|rf[8][1][3]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~44_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~435_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~435 .lut_mask = 16'hF0CC;
defparam \cpu|dp|reg_file|rf~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N7
dffeas \cpu|dp|reg_file|rf[3][1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~435_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][1][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux36~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux36~1_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux36~0_combout  & ((\cpu|dp|reg_file|rf[3][1][3]~q ))) # (!\cpu|dp|reg_file|Mux36~0_combout  & (\cpu|dp|reg_file|rf[2][1][3]~q )))) # (!\cpu|dp|seg_if_id|InstrD [18] 
// & (((\cpu|dp|reg_file|Mux36~0_combout ))))

	.dataa(\cpu|dp|reg_file|rf[2][1][3]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|Mux36~0_combout ),
	.datad(\cpu|dp|reg_file|rf[3][1][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux36~1 .lut_mask = 16'hF838;
defparam \cpu|dp|reg_file|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N24
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[1][3]~10 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[1][3]~10_combout  = (\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux36~3_combout )) # (!\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux36~1_combout )))

	.dataa(\cpu|dp|reg_file|Mux36~3_combout ),
	.datab(\cpu|dp|seg_if_id|InstrD [19]),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Mux36~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[1][3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[1][3]~10 .lut_mask = 16'hBB88;
defparam \cpu|dp|seg_id_ex|RD1E[1][3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~440 (
// Equation(s):
// \cpu|dp|reg_file|rf~440_combout  = (\cpu|dp|reg_file|rf~54_combout  & ((\cpu|dp|reg_file|rf[8][1][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~54_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][3]~q ))

	.dataa(\cpu|dp|reg_file|rf~54_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[1][3]~q ),
	.datac(\cpu|dp|reg_file|rf[8][1][3]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~440_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~440 .lut_mask = 16'hE4E4;
defparam \cpu|dp|reg_file|rf~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N25
dffeas \cpu|dp|reg_file|rf[13][1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~440_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][1][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~445 (
// Equation(s):
// \cpu|dp|reg_file|rf~445_combout  = (\cpu|dp|reg_file|rf~63_combout  & ((\cpu|dp|reg_file|rf[8][1][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~63_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][3]~q ))

	.dataa(\cpu|dp|reg_file|rf~63_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[1][3]~q ),
	.datac(\cpu|dp|reg_file|rf[8][1][3]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~445_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~445 .lut_mask = 16'hE4E4;
defparam \cpu|dp|reg_file|rf~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N1
dffeas \cpu|dp|reg_file|rf[14][1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~445_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][1][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~441 (
// Equation(s):
// \cpu|dp|reg_file|rf~441_combout  = (\cpu|dp|reg_file|rf~56_combout  & ((\cpu|dp|reg_file|rf[8][1][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~56_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][3]~q ))

	.dataa(\cpu|dp|reg_file|rf~56_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[1][3]~q ),
	.datac(\cpu|dp|reg_file|rf[8][1][3]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~441_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~441 .lut_mask = 16'hE4E4;
defparam \cpu|dp|reg_file|rf~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N9
dffeas \cpu|dp|reg_file|rf[10][1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~441_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][1][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~442 (
// Equation(s):
// \cpu|dp|reg_file|rf~442_combout  = (\cpu|dp|reg_file|rf~59_combout  & ((\cpu|dp|reg_file|rf[8][1][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~59_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][3]~q ))

	.dataa(\cpu|dp|reg_file|rf~59_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[1][3]~q ),
	.datad(\cpu|dp|reg_file|rf[8][1][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~442_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~442 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N31
dffeas \cpu|dp|reg_file|rf[9][1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~442_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][1][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux36~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux36~4_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|seg_if_id|InstrD [20])) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[9][1][3]~q ))) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// (\cpu|dp|reg_file|rf[8][1][3]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[8][1][3]~q ),
	.datad(\cpu|dp|reg_file|rf[9][1][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux36~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux36~4 .lut_mask = 16'hDC98;
defparam \cpu|dp|reg_file|Mux36~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~443 (
// Equation(s):
// \cpu|dp|reg_file|rf~443_combout  = (\cpu|dp|reg_file|rf~61_combout  & ((\cpu|dp|reg_file|rf[8][1][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~61_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][3]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][3]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~61_combout ),
	.datad(\cpu|dp|reg_file|rf[8][1][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~443_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~443 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N15
dffeas \cpu|dp|reg_file|rf[11][1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~443_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][1][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux36~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux36~5_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux36~4_combout  & ((\cpu|dp|reg_file|rf[11][1][3]~q ))) # (!\cpu|dp|reg_file|Mux36~4_combout  & (\cpu|dp|reg_file|rf[10][1][3]~q )))) # (!\cpu|dp|seg_if_id|InstrD 
// [18] & (((\cpu|dp|reg_file|Mux36~4_combout ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|reg_file|rf[10][1][3]~q ),
	.datac(\cpu|dp|reg_file|Mux36~4_combout ),
	.datad(\cpu|dp|reg_file|rf[11][1][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux36~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux36~5 .lut_mask = 16'hF858;
defparam \cpu|dp|reg_file|Mux36~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux36~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux36~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (((\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ) # (\cpu|dp|reg_file|Mux36~5_combout )))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (\cpu|dp|reg_file|rf[12][1][3]~q  & 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout )))

	.dataa(\cpu|dp|reg_file|rf[12][1][3]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datad(\cpu|dp|reg_file|Mux36~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux36~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux36~6 .lut_mask = 16'hCEC2;
defparam \cpu|dp|reg_file|Mux36~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux36~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux36~7_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|reg_file|Mux36~6_combout  & ((\cpu|dp|reg_file|rf[14][1][3]~q ))) # (!\cpu|dp|reg_file|Mux36~6_combout  & (\cpu|dp|reg_file|rf[13][1][3]~q )))) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((\cpu|dp|reg_file|Mux36~6_combout ))))

	.dataa(\cpu|dp|reg_file|rf[13][1][3]~q ),
	.datab(\cpu|dp|reg_file|rf[14][1][3]~q ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datad(\cpu|dp|reg_file|Mux36~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux36~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux36~7 .lut_mask = 16'hCFA0;
defparam \cpu|dp|reg_file|Mux36~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N25
dffeas \cpu|dp|seg_id_ex|RD1E[1][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[1][3]~10_combout ),
	.asdata(\cpu|dp|reg_file|Mux36~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[1][3] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N24
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WD1M[1][4]~56 (
// Equation(s):
// \cpu|dp|seg_ex_mem|WD1M[1][4]~56_combout  = (\cpu|dp|seg_id_ex|RD1E[1][4]~q  & (\cpu|dp|seg_ex_mem|WD1M[1][3]~55  $ (GND))) # (!\cpu|dp|seg_id_ex|RD1E[1][4]~q  & (!\cpu|dp|seg_ex_mem|WD1M[1][3]~55  & VCC))
// \cpu|dp|seg_ex_mem|WD1M[1][4]~57  = CARRY((\cpu|dp|seg_id_ex|RD1E[1][4]~q  & !\cpu|dp|seg_ex_mem|WD1M[1][3]~55 ))

	.dataa(\cpu|dp|seg_id_ex|RD1E[1][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|WD1M[1][3]~55 ),
	.combout(\cpu|dp|seg_ex_mem|WD1M[1][4]~56_combout ),
	.cout(\cpu|dp|seg_ex_mem|WD1M[1][4]~57 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[1][4]~56 .lut_mask = 16'hA50A;
defparam \cpu|dp|seg_ex_mem|WD1M[1][4]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y44_N25
dffeas \cpu|dp|seg_ex_mem|WD1M[1][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WD1M[1][4]~56_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WD1M[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[1][4] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WD1M[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N14
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|WD1W[1][4]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|WD1W[1][4]~feeder_combout  = \cpu|dp|seg_ex_mem|WD1M[1][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|WD1M[1][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|WD1W[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[1][4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|WD1W[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N15
dffeas \cpu|dp|seg_mem_wb|WD1W[1][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|WD1W[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|WD1W[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[1][4] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|WD1W[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~422 (
// Equation(s):
// \cpu|dp|reg_file|rf~422_combout  = (\cpu|dp|reg_file|rf~44_combout  & ((\cpu|dp|reg_file|rf[4][1][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~44_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][4]~q ))

	.dataa(\cpu|dp|reg_file|rf~44_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[1][4]~q ),
	.datad(\cpu|dp|reg_file|rf[4][1][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~422_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~422 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N15
dffeas \cpu|dp|reg_file|rf[3][1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~422_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][1][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~421 (
// Equation(s):
// \cpu|dp|reg_file|rf~421_combout  = (\cpu|dp|reg_file|rf~42_combout  & ((\cpu|dp|reg_file|rf[4][1][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~42_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][4]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[1][4]~q ),
	.datac(\cpu|dp|reg_file|rf[4][1][4]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~42_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~421_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~421 .lut_mask = 16'hF0CC;
defparam \cpu|dp|reg_file|rf~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N13
dffeas \cpu|dp|reg_file|rf[1][1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~421_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][1][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux35~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux35~0_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18]) # ((\cpu|dp|reg_file|rf[1][1][4]~q )))) # (!\cpu|dp|seg_if_id|InstrD [20] & (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|rf[0][1][4]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[1][1][4]~q ),
	.datad(\cpu|dp|reg_file|rf[0][1][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux35~0 .lut_mask = 16'hB9A8;
defparam \cpu|dp|reg_file|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux35~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux35~1_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux35~0_combout  & (\cpu|dp|reg_file|rf[3][1][4]~q )) # (!\cpu|dp|reg_file|Mux35~0_combout  & ((\cpu|dp|reg_file|rf[2][1][4]~q ))))) # (!\cpu|dp|seg_if_id|InstrD [18] 
// & (((\cpu|dp|reg_file|Mux35~0_combout ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|reg_file|rf[3][1][4]~q ),
	.datac(\cpu|dp|reg_file|Mux35~0_combout ),
	.datad(\cpu|dp|reg_file|rf[2][1][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux35~1 .lut_mask = 16'hDAD0;
defparam \cpu|dp|reg_file|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~423 (
// Equation(s):
// \cpu|dp|reg_file|rf~423_combout  = (\cpu|dp|reg_file|rf~47_combout  & ((\cpu|dp|reg_file|rf[4][1][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~47_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][4]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[1][4]~q ),
	.datac(\cpu|dp|reg_file|rf~47_combout ),
	.datad(\cpu|dp|reg_file|rf[4][1][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~423_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~423 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N3
dffeas \cpu|dp|reg_file|rf[5][1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~423_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][1][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~425 (
// Equation(s):
// \cpu|dp|reg_file|rf~425_combout  = (\cpu|dp|reg_file|rf~50_combout  & ((\cpu|dp|reg_file|rf[4][1][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~50_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][4]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][4]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[4][1][4]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~50_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~425_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~425 .lut_mask = 16'hF0AA;
defparam \cpu|dp|reg_file|rf~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N31
dffeas \cpu|dp|reg_file|rf[7][1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~425_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][1][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux35~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux35~2_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20]) # ((\cpu|dp|reg_file|rf[6][1][4]~q )))) # (!\cpu|dp|seg_if_id|InstrD [18] & (!\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|reg_file|rf[4][1][4]~q )))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[4][1][4]~q ),
	.datad(\cpu|dp|reg_file|rf[6][1][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux35~2 .lut_mask = 16'hBA98;
defparam \cpu|dp|reg_file|Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux35~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux35~3_combout  = (\cpu|dp|reg_file|Mux35~2_combout  & (((\cpu|dp|reg_file|rf[7][1][4]~q ) # (!\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|reg_file|Mux35~2_combout  & (\cpu|dp|reg_file|rf[5][1][4]~q  & ((\cpu|dp|seg_if_id|InstrD 
// [20]))))

	.dataa(\cpu|dp|reg_file|rf[5][1][4]~q ),
	.datab(\cpu|dp|reg_file|rf[7][1][4]~q ),
	.datac(\cpu|dp|reg_file|Mux35~2_combout ),
	.datad(\cpu|dp|seg_if_id|InstrD [20]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux35~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux35~3 .lut_mask = 16'hCAF0;
defparam \cpu|dp|reg_file|Mux35~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N28
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[1][4]~12 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[1][4]~12_combout  = (\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux35~3_combout ))) # (!\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux35~1_combout ))

	.dataa(\cpu|dp|reg_file|Mux35~1_combout ),
	.datab(\cpu|dp|seg_if_id|InstrD [19]),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Mux35~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[1][4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[1][4]~12 .lut_mask = 16'hEE22;
defparam \cpu|dp|seg_id_ex|RD1E[1][4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~427 (
// Equation(s):
// \cpu|dp|reg_file|rf~427_combout  = (\cpu|dp|reg_file|rf~59_combout  & ((\cpu|dp|reg_file|rf[4][1][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~59_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][4]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][4]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~59_combout ),
	.datad(\cpu|dp|reg_file|rf[4][1][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~427_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~427 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N7
dffeas \cpu|dp|reg_file|rf[9][1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~427_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][1][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux35~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux35~4_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|seg_if_id|InstrD [20])) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[9][1][4]~q ))) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// (\cpu|dp|reg_file|rf[8][1][4]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[8][1][4]~q ),
	.datad(\cpu|dp|reg_file|rf[9][1][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux35~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux35~4 .lut_mask = 16'hDC98;
defparam \cpu|dp|reg_file|Mux35~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~429 (
// Equation(s):
// \cpu|dp|reg_file|rf~429_combout  = (\cpu|dp|reg_file|rf~61_combout  & ((\cpu|dp|reg_file|rf[4][1][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~61_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][4]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][4]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~61_combout ),
	.datad(\cpu|dp|reg_file|rf[4][1][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~429_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~429 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N29
dffeas \cpu|dp|reg_file|rf[11][1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~429_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][1][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~426 (
// Equation(s):
// \cpu|dp|reg_file|rf~426_combout  = (\cpu|dp|reg_file|rf~56_combout  & (\cpu|dp|reg_file|rf[4][1][4]~0_combout )) # (!\cpu|dp|reg_file|rf~56_combout  & ((\cpu|dp|seg_mem_wb|WD1W[1][4]~q )))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~56_combout ),
	.datac(\cpu|dp|reg_file|rf[4][1][4]~0_combout ),
	.datad(\cpu|dp|seg_mem_wb|WD1W[1][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~426_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~426 .lut_mask = 16'hF3C0;
defparam \cpu|dp|reg_file|rf~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N5
dffeas \cpu|dp|reg_file|rf[10][1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~426_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][1][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux35~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux35~5_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux35~4_combout  & (\cpu|dp|reg_file|rf[11][1][4]~q )) # (!\cpu|dp|reg_file|Mux35~4_combout  & ((\cpu|dp|reg_file|rf[10][1][4]~q ))))) # (!\cpu|dp|seg_if_id|InstrD 
// [18] & (\cpu|dp|reg_file|Mux35~4_combout ))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|reg_file|Mux35~4_combout ),
	.datac(\cpu|dp|reg_file|rf[11][1][4]~q ),
	.datad(\cpu|dp|reg_file|rf[10][1][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux35~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux35~5 .lut_mask = 16'hE6C4;
defparam \cpu|dp|reg_file|Mux35~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~430 (
// Equation(s):
// \cpu|dp|reg_file|rf~430_combout  = (\cpu|dp|reg_file|rf~54_combout  & (\cpu|dp|reg_file|rf[4][1][4]~0_combout )) # (!\cpu|dp|reg_file|rf~54_combout  & ((\cpu|dp|seg_mem_wb|WD1W[1][4]~q )))

	.dataa(\cpu|dp|reg_file|rf~54_combout ),
	.datab(\cpu|dp|reg_file|rf[4][1][4]~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|seg_mem_wb|WD1W[1][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~430_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~430 .lut_mask = 16'hDD88;
defparam \cpu|dp|reg_file|rf~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N29
dffeas \cpu|dp|reg_file|rf[13][1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~430_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][1][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux35~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux35~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|reg_file|rf[13][1][4]~q ) # ((\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout )))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout 
//  & \cpu|dp|reg_file|rf[12][1][4]~q ))))

	.dataa(\cpu|dp|reg_file|rf[13][1][4]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datad(\cpu|dp|reg_file|rf[12][1][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux35~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux35~6 .lut_mask = 16'hCBC8;
defparam \cpu|dp|reg_file|Mux35~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~432 (
// Equation(s):
// \cpu|dp|reg_file|rf~432_combout  = (\cpu|dp|reg_file|rf~63_combout  & ((\cpu|dp|reg_file|rf[4][1][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~63_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][4]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[1][4]~q ),
	.datac(\cpu|dp|reg_file|rf~63_combout ),
	.datad(\cpu|dp|reg_file|rf[4][1][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~432_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~432 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N23
dffeas \cpu|dp|reg_file|rf[14][1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~432_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][1][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux35~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux35~7_combout  = (\cpu|dp|reg_file|Mux35~6_combout  & (((\cpu|dp|reg_file|rf[14][1][4]~q ) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout )))) # (!\cpu|dp|reg_file|Mux35~6_combout  & (\cpu|dp|reg_file|Mux35~5_combout  & 
// (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout )))

	.dataa(\cpu|dp|reg_file|Mux35~5_combout ),
	.datab(\cpu|dp|reg_file|Mux35~6_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datad(\cpu|dp|reg_file|rf[14][1][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux35~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux35~7 .lut_mask = 16'hEC2C;
defparam \cpu|dp|reg_file|Mux35~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N29
dffeas \cpu|dp|seg_id_ex|RD1E[1][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[1][4]~12_combout ),
	.asdata(\cpu|dp|reg_file|Mux35~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[1][4] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N26
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WD1M[1][5]~58 (
// Equation(s):
// \cpu|dp|seg_ex_mem|WD1M[1][5]~58_combout  = (\cpu|dp|seg_id_ex|RD1E[1][5]~q  & (!\cpu|dp|seg_ex_mem|WD1M[1][4]~57 )) # (!\cpu|dp|seg_id_ex|RD1E[1][5]~q  & ((\cpu|dp|seg_ex_mem|WD1M[1][4]~57 ) # (GND)))
// \cpu|dp|seg_ex_mem|WD1M[1][5]~59  = CARRY((!\cpu|dp|seg_ex_mem|WD1M[1][4]~57 ) # (!\cpu|dp|seg_id_ex|RD1E[1][5]~q ))

	.dataa(\cpu|dp|seg_id_ex|RD1E[1][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|WD1M[1][4]~57 ),
	.combout(\cpu|dp|seg_ex_mem|WD1M[1][5]~58_combout ),
	.cout(\cpu|dp|seg_ex_mem|WD1M[1][5]~59 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[1][5]~58 .lut_mask = 16'h5A5F;
defparam \cpu|dp|seg_ex_mem|WD1M[1][5]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y44_N27
dffeas \cpu|dp|seg_ex_mem|WD1M[1][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WD1M[1][5]~58_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WD1M[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[1][5] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WD1M[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N2
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|WD1W[1][5]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|WD1W[1][5]~feeder_combout  = \cpu|dp|seg_ex_mem|WD1M[1][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|WD1M[1][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|WD1W[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[1][5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|WD1W[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N3
dffeas \cpu|dp|seg_mem_wb|WD1W[1][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|WD1W[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|WD1W[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[1][5] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|WD1W[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~412 (
// Equation(s):
// \cpu|dp|reg_file|rf~412_combout  = (\cpu|dp|reg_file|rf~21_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][5]~q )) # (!\cpu|dp|reg_file|rf~21_combout  & ((\cpu|dp|reg_file|rf[8][1][5]~0_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[1][5]~q ),
	.datac(\cpu|dp|reg_file|rf[8][1][5]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~21_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~412_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~412 .lut_mask = 16'hCCF0;
defparam \cpu|dp|reg_file|rf~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y45_N27
dffeas \cpu|dp|reg_file|rf[4][1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~412_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][1][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux34~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux34~2_combout  = (\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|seg_if_id|InstrD [18])) # (!\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|rf[6][1][5]~q ))) # (!\cpu|dp|seg_if_id|InstrD [18] & 
// (\cpu|dp|reg_file|rf[4][1][5]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[4][1][5]~q ),
	.datad(\cpu|dp|reg_file|rf[6][1][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux34~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux34~2 .lut_mask = 16'hDC98;
defparam \cpu|dp|reg_file|Mux34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~413 (
// Equation(s):
// \cpu|dp|reg_file|rf~413_combout  = (\cpu|dp|reg_file|rf~50_combout  & ((\cpu|dp|reg_file|rf[8][1][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~50_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][5]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][5]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~50_combout ),
	.datad(\cpu|dp|reg_file|rf[8][1][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~413_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~413 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N5
dffeas \cpu|dp|reg_file|rf[7][1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~413_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][1][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~410 (
// Equation(s):
// \cpu|dp|reg_file|rf~410_combout  = (\cpu|dp|reg_file|rf~47_combout  & ((\cpu|dp|reg_file|rf[8][1][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~47_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][5]~q ))

	.dataa(\cpu|dp|reg_file|rf~47_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[1][5]~q ),
	.datad(\cpu|dp|reg_file|rf[8][1][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~410_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~410 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y43_N25
dffeas \cpu|dp|reg_file|rf[5][1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~410_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][1][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux34~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux34~3_combout  = (\cpu|dp|reg_file|Mux34~2_combout  & (((\cpu|dp|reg_file|rf[7][1][5]~q )) # (!\cpu|dp|seg_if_id|InstrD [20]))) # (!\cpu|dp|reg_file|Mux34~2_combout  & (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[5][1][5]~q 
// ))))

	.dataa(\cpu|dp|reg_file|Mux34~2_combout ),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[7][1][5]~q ),
	.datad(\cpu|dp|reg_file|rf[5][1][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux34~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux34~3 .lut_mask = 16'hE6A2;
defparam \cpu|dp|reg_file|Mux34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~408 (
// Equation(s):
// \cpu|dp|reg_file|rf~408_combout  = (\cpu|dp|reg_file|rf~42_combout  & ((\cpu|dp|reg_file|rf[8][1][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~42_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][5]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][5]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~42_combout ),
	.datad(\cpu|dp|reg_file|rf[8][1][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~408_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~408 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N25
dffeas \cpu|dp|reg_file|rf[1][1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~408_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][1][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux34~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux34~0_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (((\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[1][1][5]~q ))) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// (\cpu|dp|reg_file|rf[0][1][5]~q ))))

	.dataa(\cpu|dp|reg_file|rf[0][1][5]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|reg_file|rf[1][1][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux34~0 .lut_mask = 16'hF2C2;
defparam \cpu|dp|reg_file|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~409 (
// Equation(s):
// \cpu|dp|reg_file|rf~409_combout  = (\cpu|dp|reg_file|rf~44_combout  & ((\cpu|dp|reg_file|rf[8][1][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~44_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][5]~q ))

	.dataa(\cpu|dp|reg_file|rf~44_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[1][5]~q ),
	.datad(\cpu|dp|reg_file|rf[8][1][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~409_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~409 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N25
dffeas \cpu|dp|reg_file|rf[3][1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~409_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][1][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux34~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux34~1_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux34~0_combout  & ((\cpu|dp|reg_file|rf[3][1][5]~q ))) # (!\cpu|dp|reg_file|Mux34~0_combout  & (\cpu|dp|reg_file|rf[2][1][5]~q )))) # (!\cpu|dp|seg_if_id|InstrD [18] 
// & (((\cpu|dp|reg_file|Mux34~0_combout ))))

	.dataa(\cpu|dp|reg_file|rf[2][1][5]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|Mux34~0_combout ),
	.datad(\cpu|dp|reg_file|rf[3][1][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux34~1 .lut_mask = 16'hF838;
defparam \cpu|dp|reg_file|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N14
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[1][5]~13 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[1][5]~13_combout  = (\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux34~3_combout )) # (!\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux34~1_combout )))

	.dataa(\cpu|dp|seg_if_id|InstrD [19]),
	.datab(\cpu|dp|reg_file|Mux34~3_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Mux34~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[1][5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[1][5]~13 .lut_mask = 16'hDD88;
defparam \cpu|dp|seg_id_ex|RD1E[1][5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~419 (
// Equation(s):
// \cpu|dp|reg_file|rf~419_combout  = (\cpu|dp|reg_file|rf~63_combout  & ((\cpu|dp|reg_file|rf[8][1][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~63_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][5]~q ))

	.dataa(\cpu|dp|reg_file|rf~63_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[1][5]~q ),
	.datac(\cpu|dp|reg_file|rf[8][1][5]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~419_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~419 .lut_mask = 16'hE4E4;
defparam \cpu|dp|reg_file|rf~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N19
dffeas \cpu|dp|reg_file|rf[14][1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~419_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][1][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~414 (
// Equation(s):
// \cpu|dp|reg_file|rf~414_combout  = (\cpu|dp|reg_file|rf~54_combout  & ((\cpu|dp|reg_file|rf[8][1][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~54_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][5]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][5]~q ),
	.datab(\cpu|dp|reg_file|rf[8][1][5]~0_combout ),
	.datac(\cpu|dp|reg_file|rf~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~414_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~414 .lut_mask = 16'hCACA;
defparam \cpu|dp|reg_file|rf~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N27
dffeas \cpu|dp|reg_file|rf[13][1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~414_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][1][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~415 (
// Equation(s):
// \cpu|dp|reg_file|rf~415_combout  = (\cpu|dp|reg_file|rf~56_combout  & ((\cpu|dp|reg_file|rf[8][1][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~56_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][5]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][5]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~56_combout ),
	.datad(\cpu|dp|reg_file|rf[8][1][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~415_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~415 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N13
dffeas \cpu|dp|reg_file|rf[10][1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~415_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][1][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~417 (
// Equation(s):
// \cpu|dp|reg_file|rf~417_combout  = (\cpu|dp|reg_file|rf~61_combout  & ((\cpu|dp|reg_file|rf[8][1][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~61_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][5]~q ))

	.dataa(\cpu|dp|reg_file|rf~61_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[1][5]~q ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][1][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~417_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~417 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N21
dffeas \cpu|dp|reg_file|rf[11][1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~417_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][1][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~416 (
// Equation(s):
// \cpu|dp|reg_file|rf~416_combout  = (\cpu|dp|reg_file|rf~59_combout  & ((\cpu|dp|reg_file|rf[8][1][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~59_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][5]~q ))

	.dataa(\cpu|dp|reg_file|rf~59_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[1][5]~q ),
	.datad(\cpu|dp|reg_file|rf[8][1][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~416_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~416 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N27
dffeas \cpu|dp|reg_file|rf[9][1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~416_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][1][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux34~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux34~4_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18]) # ((\cpu|dp|reg_file|rf[9][1][5]~q )))) # (!\cpu|dp|seg_if_id|InstrD [20] & (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|rf[8][1][5]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[9][1][5]~q ),
	.datad(\cpu|dp|reg_file|rf[8][1][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux34~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux34~4 .lut_mask = 16'hB9A8;
defparam \cpu|dp|reg_file|Mux34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux34~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux34~5_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux34~4_combout  & ((\cpu|dp|reg_file|rf[11][1][5]~q ))) # (!\cpu|dp|reg_file|Mux34~4_combout  & (\cpu|dp|reg_file|rf[10][1][5]~q )))) # (!\cpu|dp|seg_if_id|InstrD 
// [18] & (((\cpu|dp|reg_file|Mux34~4_combout ))))

	.dataa(\cpu|dp|reg_file|rf[10][1][5]~q ),
	.datab(\cpu|dp|reg_file|rf[11][1][5]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [18]),
	.datad(\cpu|dp|reg_file|Mux34~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux34~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux34~5 .lut_mask = 16'hCFA0;
defparam \cpu|dp|reg_file|Mux34~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux34~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux34~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ) # ((\cpu|dp|reg_file|Mux34~5_combout )))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  
// & ((\cpu|dp|reg_file|rf[12][1][5]~q ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datac(\cpu|dp|reg_file|Mux34~5_combout ),
	.datad(\cpu|dp|reg_file|rf[12][1][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux34~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux34~6 .lut_mask = 16'hB9A8;
defparam \cpu|dp|reg_file|Mux34~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux34~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux34~7_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|reg_file|Mux34~6_combout  & (\cpu|dp|reg_file|rf[14][1][5]~q )) # (!\cpu|dp|reg_file|Mux34~6_combout  & ((\cpu|dp|reg_file|rf[13][1][5]~q ))))) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((\cpu|dp|reg_file|Mux34~6_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datab(\cpu|dp|reg_file|rf[14][1][5]~q ),
	.datac(\cpu|dp|reg_file|rf[13][1][5]~q ),
	.datad(\cpu|dp|reg_file|Mux34~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux34~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux34~7 .lut_mask = 16'hDDA0;
defparam \cpu|dp|reg_file|Mux34~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N15
dffeas \cpu|dp|seg_id_ex|RD1E[1][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[1][5]~13_combout ),
	.asdata(\cpu|dp|reg_file|Mux34~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[1][5] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N28
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WD1M[1][6]~60 (
// Equation(s):
// \cpu|dp|seg_ex_mem|WD1M[1][6]~60_combout  = (\cpu|dp|seg_id_ex|RD1E[1][6]~q  & (\cpu|dp|seg_ex_mem|WD1M[1][5]~59  $ (GND))) # (!\cpu|dp|seg_id_ex|RD1E[1][6]~q  & (!\cpu|dp|seg_ex_mem|WD1M[1][5]~59  & VCC))
// \cpu|dp|seg_ex_mem|WD1M[1][6]~61  = CARRY((\cpu|dp|seg_id_ex|RD1E[1][6]~q  & !\cpu|dp|seg_ex_mem|WD1M[1][5]~59 ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|RD1E[1][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|WD1M[1][5]~59 ),
	.combout(\cpu|dp|seg_ex_mem|WD1M[1][6]~60_combout ),
	.cout(\cpu|dp|seg_ex_mem|WD1M[1][6]~61 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[1][6]~60 .lut_mask = 16'hC30C;
defparam \cpu|dp|seg_ex_mem|WD1M[1][6]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y44_N29
dffeas \cpu|dp|seg_ex_mem|WD1M[1][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WD1M[1][6]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WD1M[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[1][6] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WD1M[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y44_N1
dffeas \cpu|dp|seg_mem_wb|WD1W[1][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_ex_mem|WD1M[1][6]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|WD1W[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[1][6] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|WD1W[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~399 (
// Equation(s):
// \cpu|dp|reg_file|rf~399_combout  = (\cpu|dp|reg_file|rf~50_combout  & ((\cpu|dp|reg_file|rf[4][1][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~50_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][6]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][6]~q ),
	.datab(\cpu|dp|reg_file|rf~50_combout ),
	.datac(\cpu|dp|reg_file|rf[4][1][6]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~399_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~399 .lut_mask = 16'hE2E2;
defparam \cpu|dp|reg_file|rf~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N1
dffeas \cpu|dp|reg_file|rf[7][1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~399_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][1][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~397 (
// Equation(s):
// \cpu|dp|reg_file|rf~397_combout  = (\cpu|dp|reg_file|rf~47_combout  & ((\cpu|dp|reg_file|rf[4][1][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~47_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][6]~q ))

	.dataa(\cpu|dp|reg_file|rf~47_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[1][6]~q ),
	.datac(\cpu|dp|reg_file|rf[4][1][6]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~397_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~397 .lut_mask = 16'hE4E4;
defparam \cpu|dp|reg_file|rf~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N27
dffeas \cpu|dp|reg_file|rf[5][1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~397_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][1][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y42_N23
dffeas \cpu|dp|reg_file|rf[4][1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[4][1][6]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[1][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~21_combout ),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][1][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~398 (
// Equation(s):
// \cpu|dp|reg_file|rf~398_combout  = (\cpu|dp|reg_file|rf~25_combout  & ((\cpu|dp|reg_file|rf[4][1][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~25_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][6]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][6]~q ),
	.datab(\cpu|dp|reg_file|rf~25_combout ),
	.datac(\cpu|dp|reg_file|rf[4][1][6]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~398_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~398 .lut_mask = 16'hE2E2;
defparam \cpu|dp|reg_file|rf~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N17
dffeas \cpu|dp|reg_file|rf[6][1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~398_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][1][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux33~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux33~2_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (((\cpu|dp|reg_file|rf[6][1][6]~q ) # (\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|reg_file|rf[4][1][6]~q  & ((!\cpu|dp|seg_if_id|InstrD [20]))))

	.dataa(\cpu|dp|reg_file|rf[4][1][6]~q ),
	.datab(\cpu|dp|reg_file|rf[6][1][6]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [18]),
	.datad(\cpu|dp|seg_if_id|InstrD [20]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux33~2 .lut_mask = 16'hF0CA;
defparam \cpu|dp|reg_file|Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux33~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux33~3_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|Mux33~2_combout  & (\cpu|dp|reg_file|rf[7][1][6]~q )) # (!\cpu|dp|reg_file|Mux33~2_combout  & ((\cpu|dp|reg_file|rf[5][1][6]~q ))))) # (!\cpu|dp|seg_if_id|InstrD [20] 
// & (((\cpu|dp|reg_file|Mux33~2_combout ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|reg_file|rf[7][1][6]~q ),
	.datac(\cpu|dp|reg_file|rf[5][1][6]~q ),
	.datad(\cpu|dp|reg_file|Mux33~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux33~3 .lut_mask = 16'hDDA0;
defparam \cpu|dp|reg_file|Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~394 (
// Equation(s):
// \cpu|dp|reg_file|rf~394_combout  = (\cpu|dp|reg_file|rf~23_combout  & ((\cpu|dp|reg_file|rf[4][1][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~23_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][6]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][6]~q ),
	.datab(\cpu|dp|reg_file|rf~23_combout ),
	.datac(\cpu|dp|reg_file|rf[4][1][6]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~394_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~394 .lut_mask = 16'hE2E2;
defparam \cpu|dp|reg_file|rf~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N3
dffeas \cpu|dp|reg_file|rf[2][1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~394_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][1][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~396 (
// Equation(s):
// \cpu|dp|reg_file|rf~396_combout  = (\cpu|dp|reg_file|rf~44_combout  & ((\cpu|dp|reg_file|rf[4][1][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~44_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][6]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[1][6]~q ),
	.datac(\cpu|dp|reg_file|rf[4][1][6]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~44_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~396_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~396 .lut_mask = 16'hF0CC;
defparam \cpu|dp|reg_file|rf~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y46_N29
dffeas \cpu|dp|reg_file|rf[3][1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~396_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][1][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~395 (
// Equation(s):
// \cpu|dp|reg_file|rf~395_combout  = (\cpu|dp|reg_file|rf~42_combout  & ((\cpu|dp|reg_file|rf[4][1][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~42_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][6]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[1][6]~q ),
	.datac(\cpu|dp|reg_file|rf[4][1][6]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~42_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~395_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~395 .lut_mask = 16'hF0CC;
defparam \cpu|dp|reg_file|rf~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N11
dffeas \cpu|dp|reg_file|rf[1][1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~395_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][1][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux33~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux33~0_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18]) # ((\cpu|dp|reg_file|rf[1][1][6]~q )))) # (!\cpu|dp|seg_if_id|InstrD [20] & (!\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|reg_file|rf[0][1][6]~q )))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[0][1][6]~q ),
	.datad(\cpu|dp|reg_file|rf[1][1][6]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux33~0 .lut_mask = 16'hBA98;
defparam \cpu|dp|reg_file|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux33~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux33~1_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux33~0_combout  & ((\cpu|dp|reg_file|rf[3][1][6]~q ))) # (!\cpu|dp|reg_file|Mux33~0_combout  & (\cpu|dp|reg_file|rf[2][1][6]~q )))) # (!\cpu|dp|seg_if_id|InstrD [18] 
// & (((\cpu|dp|reg_file|Mux33~0_combout ))))

	.dataa(\cpu|dp|reg_file|rf[2][1][6]~q ),
	.datab(\cpu|dp|reg_file|rf[3][1][6]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [18]),
	.datad(\cpu|dp|reg_file|Mux33~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux33~1 .lut_mask = 16'hCFA0;
defparam \cpu|dp|reg_file|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N14
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[1][6]~14 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[1][6]~14_combout  = (\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux33~3_combout )) # (!\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux33~1_combout )))

	.dataa(\cpu|dp|seg_if_id|InstrD [19]),
	.datab(\cpu|dp|reg_file|Mux33~3_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Mux33~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[1][6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[1][6]~14 .lut_mask = 16'hDD88;
defparam \cpu|dp|seg_id_ex|RD1E[1][6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~403 (
// Equation(s):
// \cpu|dp|reg_file|rf~403_combout  = (\cpu|dp|reg_file|rf~61_combout  & ((\cpu|dp|reg_file|rf[4][1][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~61_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][6]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[1][6]~q ),
	.datac(\cpu|dp|reg_file|rf[4][1][6]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~61_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~403_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~403 .lut_mask = 16'hF0CC;
defparam \cpu|dp|reg_file|rf~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N31
dffeas \cpu|dp|reg_file|rf[11][1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~403_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][1][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~400 (
// Equation(s):
// \cpu|dp|reg_file|rf~400_combout  = (\cpu|dp|reg_file|rf~56_combout  & ((\cpu|dp|reg_file|rf[4][1][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~56_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][6]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][6]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~56_combout ),
	.datad(\cpu|dp|reg_file|rf[4][1][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~400_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~400 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N31
dffeas \cpu|dp|reg_file|rf[10][1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~400_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][1][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~402 (
// Equation(s):
// \cpu|dp|reg_file|rf~402_combout  = (\cpu|dp|reg_file|rf~20_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][6]~q )) # (!\cpu|dp|reg_file|rf~20_combout  & ((\cpu|dp|reg_file|rf[4][1][6]~0_combout )))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][6]~q ),
	.datab(\cpu|dp|reg_file|rf~20_combout ),
	.datac(\cpu|dp|reg_file|rf[4][1][6]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~402_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~402 .lut_mask = 16'hB8B8;
defparam \cpu|dp|reg_file|rf~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y45_N25
dffeas \cpu|dp|reg_file|rf[8][1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~402_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][1][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~401 (
// Equation(s):
// \cpu|dp|reg_file|rf~401_combout  = (\cpu|dp|reg_file|rf~59_combout  & (\cpu|dp|reg_file|rf[4][1][6]~0_combout )) # (!\cpu|dp|reg_file|rf~59_combout  & ((\cpu|dp|seg_mem_wb|WD1W[1][6]~q )))

	.dataa(\cpu|dp|reg_file|rf~59_combout ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[4][1][6]~0_combout ),
	.datad(\cpu|dp|seg_mem_wb|WD1W[1][6]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~401_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~401 .lut_mask = 16'hF5A0;
defparam \cpu|dp|reg_file|rf~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N25
dffeas \cpu|dp|reg_file|rf[9][1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~401_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][1][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux33~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux33~4_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (((\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[9][1][6]~q ))) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// (\cpu|dp|reg_file|rf[8][1][6]~q ))))

	.dataa(\cpu|dp|reg_file|rf[8][1][6]~q ),
	.datab(\cpu|dp|reg_file|rf[9][1][6]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [18]),
	.datad(\cpu|dp|seg_if_id|InstrD [20]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux33~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux33~4 .lut_mask = 16'hFC0A;
defparam \cpu|dp|reg_file|Mux33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux33~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux33~5_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux33~4_combout  & (\cpu|dp|reg_file|rf[11][1][6]~q )) # (!\cpu|dp|reg_file|Mux33~4_combout  & ((\cpu|dp|reg_file|rf[10][1][6]~q ))))) # (!\cpu|dp|seg_if_id|InstrD 
// [18] & (((\cpu|dp|reg_file|Mux33~4_combout ))))

	.dataa(\cpu|dp|reg_file|rf[11][1][6]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[10][1][6]~q ),
	.datad(\cpu|dp|reg_file|Mux33~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux33~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux33~5 .lut_mask = 16'hBBC0;
defparam \cpu|dp|reg_file|Mux33~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~405 (
// Equation(s):
// \cpu|dp|reg_file|rf~405_combout  = (\cpu|dp|reg_file|rf~18_combout  & ((\cpu|dp|reg_file|rf[4][1][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~18_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][6]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][6]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[4][1][6]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~18_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~405_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~405 .lut_mask = 16'hF0AA;
defparam \cpu|dp|reg_file|rf~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y42_N9
dffeas \cpu|dp|reg_file|rf[12][1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~405_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][1][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~404 (
// Equation(s):
// \cpu|dp|reg_file|rf~404_combout  = (\cpu|dp|reg_file|rf~54_combout  & ((\cpu|dp|reg_file|rf[4][1][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~54_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][6]~q ))

	.dataa(\cpu|dp|reg_file|rf~54_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[1][6]~q ),
	.datac(\cpu|dp|reg_file|rf[4][1][6]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~404_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~404 .lut_mask = 16'hE4E4;
defparam \cpu|dp|reg_file|rf~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N25
dffeas \cpu|dp|reg_file|rf[13][1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~404_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][1][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux33~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux33~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout )) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|reg_file|rf[13][1][6]~q ))) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (\cpu|dp|reg_file|rf[12][1][6]~q ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datac(\cpu|dp|reg_file|rf[12][1][6]~q ),
	.datad(\cpu|dp|reg_file|rf[13][1][6]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux33~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux33~6 .lut_mask = 16'hDC98;
defparam \cpu|dp|reg_file|Mux33~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~406 (
// Equation(s):
// \cpu|dp|reg_file|rf~406_combout  = (\cpu|dp|reg_file|rf~63_combout  & ((\cpu|dp|reg_file|rf[4][1][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~63_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][6]~q ))

	.dataa(\cpu|dp|reg_file|rf~63_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[1][6]~q ),
	.datac(\cpu|dp|reg_file|rf[4][1][6]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~406_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~406 .lut_mask = 16'hE4E4;
defparam \cpu|dp|reg_file|rf~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N17
dffeas \cpu|dp|reg_file|rf[14][1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~406_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][1][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux33~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux33~7_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|reg_file|Mux33~6_combout  & ((\cpu|dp|reg_file|rf[14][1][6]~q ))) # (!\cpu|dp|reg_file|Mux33~6_combout  & (\cpu|dp|reg_file|Mux33~5_combout )))) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (((\cpu|dp|reg_file|Mux33~6_combout ))))

	.dataa(\cpu|dp|reg_file|Mux33~5_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datac(\cpu|dp|reg_file|Mux33~6_combout ),
	.datad(\cpu|dp|reg_file|rf[14][1][6]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux33~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux33~7 .lut_mask = 16'hF838;
defparam \cpu|dp|reg_file|Mux33~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y46_N15
dffeas \cpu|dp|seg_id_ex|RD1E[1][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[1][6]~14_combout ),
	.asdata(\cpu|dp|reg_file|Mux33~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[1][6] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N18
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[1][6]~150 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[1][6]~150_combout  = (\cpu|dp|alu_lanes|alu2|Add0~2_combout  & ((\cpu|dp|seg_id_ex|RD1E[1][6]~q  & (\cpu|dp|seg_ex_mem|ALUOutputM[1][5]~149  & VCC)) # (!\cpu|dp|seg_id_ex|RD1E[1][6]~q  & 
// (!\cpu|dp|seg_ex_mem|ALUOutputM[1][5]~149 )))) # (!\cpu|dp|alu_lanes|alu2|Add0~2_combout  & ((\cpu|dp|seg_id_ex|RD1E[1][6]~q  & (!\cpu|dp|seg_ex_mem|ALUOutputM[1][5]~149 )) # (!\cpu|dp|seg_id_ex|RD1E[1][6]~q  & ((\cpu|dp|seg_ex_mem|ALUOutputM[1][5]~149 ) 
// # (GND)))))
// \cpu|dp|seg_ex_mem|ALUOutputM[1][6]~151  = CARRY((\cpu|dp|alu_lanes|alu2|Add0~2_combout  & (!\cpu|dp|seg_id_ex|RD1E[1][6]~q  & !\cpu|dp|seg_ex_mem|ALUOutputM[1][5]~149 )) # (!\cpu|dp|alu_lanes|alu2|Add0~2_combout  & 
// ((!\cpu|dp|seg_ex_mem|ALUOutputM[1][5]~149 ) # (!\cpu|dp|seg_id_ex|RD1E[1][6]~q ))))

	.dataa(\cpu|dp|alu_lanes|alu2|Add0~2_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[1][6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|ALUOutputM[1][5]~149 ),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[1][6]~150_combout ),
	.cout(\cpu|dp|seg_ex_mem|ALUOutputM[1][6]~151 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][6]~150 .lut_mask = 16'h9617;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][6]~150 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N24
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_2|y[6]~13 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_2|y[6]~13_combout  = (\cpu|dp|alu_lanes|mux3_2|y[6]~9_combout ) # ((\cpu|dp|seg_id_ex|VSIFlagE [1] & (\cpu|dp|seg_id_ex|ImmE [6])) # (!\cpu|dp|seg_id_ex|VSIFlagE [1] & ((\cpu|dp|alu_lanes|mux3_1|y[6]~11_combout ))))

	.dataa(\cpu|dp|seg_id_ex|ImmE [6]),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[6]~11_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_2|y[6]~9_combout ),
	.datad(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_2|y[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_2|y[6]~13 .lut_mask = 16'hFAFC;
defparam \cpu|dp|alu_lanes|mux3_2|y[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N24
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[1][6]~194 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[1][6]~194_combout  = (\cpu|dp|seg_id_ex|ALUControlE [2] & (\cpu|dp|alu_lanes|alu2|Mux4~2_combout )) # (!\cpu|dp|seg_id_ex|ALUControlE [2] & ((!\cpu|dp|seg_id_ex|ALUControlE [1])))

	.dataa(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|alu2|Mux4~2_combout ),
	.datad(\cpu|dp|seg_id_ex|ALUControlE [1]),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[1][6]~194_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][6]~194 .lut_mask = 16'hA0F5;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][6]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N16
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux2~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux2~0_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & (((\cpu|dp|alu_lanes|alu2|Mux6~2_combout  & \cpu|dp|seg_ex_mem|ALUOutputM[1][6]~194_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & 
// ((\cpu|dp|alu_lanes|mux3_2|y[6]~13_combout ) # ((!\cpu|dp|seg_ex_mem|ALUOutputM[1][6]~194_combout ))))

	.dataa(\cpu|dp|alu_lanes|mux3_2|y[6]~13_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.datac(\cpu|dp|alu_lanes|alu2|Mux6~2_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[1][6]~194_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux2~0 .lut_mask = 16'hE233;
defparam \cpu|dp|alu_lanes|alu2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N14
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux2~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux2~1_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & ((\cpu|dp|alu_lanes|mux3_2|y[6]~13_combout  & ((!\cpu|dp|alu_lanes|alu2|Mux2~0_combout ) # (!\cpu|dp|seg_id_ex|RD1E[1][6]~q ))) # (!\cpu|dp|alu_lanes|mux3_2|y[6]~13_combout 
//  & (\cpu|dp|seg_id_ex|RD1E[1][6]~q )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & (((\cpu|dp|alu_lanes|alu2|Mux2~0_combout ))))

	.dataa(\cpu|dp|alu_lanes|mux3_2|y[6]~13_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[1][6]~q ),
	.datad(\cpu|dp|alu_lanes|alu2|Mux2~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux2~1 .lut_mask = 16'h7BC8;
defparam \cpu|dp|alu_lanes|alu2|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N2
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux2~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux2~2_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~138_combout  & ((\cpu|dp|seg_id_ex|RD1E[1][5]~q ) # ((\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~137_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~138_combout  & 
// (((\cpu|dp|seg_id_ex|RD1E[1][6]~q  & !\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~137_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[1][5]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[1][6]~q ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~138_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~137_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux2~2 .lut_mask = 16'hF0AC;
defparam \cpu|dp|alu_lanes|alu2|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y43_N10
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux2~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux2~3_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~137_combout  & ((\cpu|dp|alu_lanes|alu2|Mux2~2_combout  & ((\cpu|dp|alu_lanes|alu2|ShiftLeft0~7_combout ))) # (!\cpu|dp|alu_lanes|alu2|Mux2~2_combout  & 
// (\cpu|dp|alu_lanes|alu2|ShiftLeft0~5_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~137_combout  & (((\cpu|dp|alu_lanes|alu2|Mux2~2_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu2|ShiftLeft0~5_combout ),
	.datab(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~137_combout ),
	.datac(\cpu|dp|alu_lanes|alu2|ShiftLeft0~7_combout ),
	.datad(\cpu|dp|alu_lanes|alu2|Mux2~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux2~3 .lut_mask = 16'hF388;
defparam \cpu|dp|alu_lanes|alu2|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N0
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux2~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux2~4_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout  & (!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~139_combout  & ((\cpu|dp|alu_lanes|alu2|Mux2~3_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout  & 
// (((\cpu|dp|alu_lanes|alu2|Mux2~1_combout ))))

	.dataa(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout ),
	.datab(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~139_combout ),
	.datac(\cpu|dp|alu_lanes|alu2|Mux2~1_combout ),
	.datad(\cpu|dp|alu_lanes|alu2|Mux2~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux2~4 .lut_mask = 16'h7250;
defparam \cpu|dp|alu_lanes|alu2|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N19
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[1][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|ALUOutputM[1][6]~150_combout ),
	.asdata(\cpu|dp|alu_lanes|alu2|Mux2~4_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][6] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y44_N21
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[1][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_ex_mem|ALUOutputM[1][6]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[1][6] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N28
cycloneiv_lcell_comb \data_mem|RAM~27 (
// Equation(s):
// \data_mem|RAM~27_combout  = (\data_mem|RAM~0_q  & \data_mem|RAM_rtl_0|auto_generated|ram_block1a14 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_mem|RAM~0_q ),
	.datad(\data_mem|RAM_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\data_mem|RAM~27_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~27 .lut_mask = 16'hF000;
defparam \data_mem|RAM~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[4][1][6]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[4][1][6]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~27_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[1][6]~q ))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datab(\cpu|dp|seg_mem_wb|ALUOutputW[1][6]~q ),
	.datac(gnd),
	.datad(\data_mem|RAM~27_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[4][1][6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][1][6]~0 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf[4][1][6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][1][6]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][1][6]~0_combout  = (\cpu|dp|reg_file|always0~0_combout  & (\cpu|dp|reg_file|rf[4][0][6]~0_combout )) # (!\cpu|dp|reg_file|always0~0_combout  & ((\cpu|dp|reg_file|rf[4][1][6]~0_combout )))

	.dataa(\cpu|dp|reg_file|rf[4][0][6]~0_combout ),
	.datab(\cpu|dp|reg_file|rf[4][1][6]~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|always0~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][1][6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][1][6]~0 .lut_mask = 16'hAACC;
defparam \cpu|dp|reg_file|rf[0][1][6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N13
dffeas \cpu|dp|reg_file|rf[0][1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[0][1][6]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[1][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~224_combout ),
	.ena(\cpu|dp|reg_file|rf[0][1][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][1][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[1][6]~108 (
// Equation(s):
// \cpu|dp|reg_file|RD2[1][6]~108_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[12][1][6]~q ))) # (!\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[8][1][6]~q ))

	.dataa(\cpu|dp|reg_file|rf[8][1][6]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[12][1][6]~q ),
	.datad(\cpu|dp|ra2mux|y[2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[1][6]~108_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[1][6]~108 .lut_mask = 16'hF0AA;
defparam \cpu|dp|reg_file|RD2[1][6]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[1][6]~109 (
// Equation(s):
// \cpu|dp|reg_file|RD2[1][6]~109_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout )))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & 
// (\cpu|dp|reg_file|RD2[1][6]~108_combout )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & ((\cpu|dp|reg_file|rf[2][1][6]~q )))))

	.dataa(\cpu|dp|reg_file|RD2[1][6]~108_combout ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datac(\cpu|dp|reg_file|rf[2][1][6]~q ),
	.datad(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[1][6]~109_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[1][6]~109 .lut_mask = 16'hEE30;
defparam \cpu|dp|reg_file|RD2[1][6]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[1][6]~110 (
// Equation(s):
// \cpu|dp|reg_file|RD2[1][6]~110_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|reg_file|RD2[1][6]~109_combout  & ((\cpu|dp|reg_file|rf[6][1][6]~q ))) # (!\cpu|dp|reg_file|RD2[1][6]~109_combout  & (\cpu|dp|reg_file|rf[4][1][6]~q )))) # 
// (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (((\cpu|dp|reg_file|RD2[1][6]~109_combout ))))

	.dataa(\cpu|dp|reg_file|rf[4][1][6]~q ),
	.datab(\cpu|dp|reg_file|rf[6][1][6]~q ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datad(\cpu|dp|reg_file|RD2[1][6]~109_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[1][6]~110_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[1][6]~110 .lut_mask = 16'hCFA0;
defparam \cpu|dp|reg_file|RD2[1][6]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[1][6]~111 (
// Equation(s):
// \cpu|dp|reg_file|RD2[1][6]~111_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|rf[0][1][6]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|RD2[1][6]~110_combout )))

	.dataa(\cpu|dp|reg_file|rf[0][1][6]~q ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|RD2[1][6]~110_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[1][6]~111_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[1][6]~111 .lut_mask = 16'hBB88;
defparam \cpu|dp|reg_file|RD2[1][6]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N15
dffeas \cpu|dp|seg_id_ex|RD2E[1][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[1][6]~111_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[1][6] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N22
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_2|y[6]~9 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_2|y[6]~9_combout  = (\cpu|dp|seg_id_ex|RD2E[1][6]~q  & (!\cpu|dp|seg_id_ex|VSIFlagE [1] & !\cpu|dp|seg_id_ex|VSIFlagE [0]))

	.dataa(\cpu|dp|seg_id_ex|RD2E[1][6]~q ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datad(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_2|y[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_2|y[6]~9 .lut_mask = 16'h000A;
defparam \cpu|dp|alu_lanes|mux3_2|y[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N2
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~135 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~135_combout  = ((\cpu|dp|alu_lanes|mux3_2|y[6]~9_combout ) # ((\cpu|dp|alu_lanes|mux3_2|y[3]~8_combout ) # (!\cpu|dp|alu_lanes|mux3_1|y[6]~42_combout ))) # (!\cpu|dp|alu_lanes|mux3_1|y[3]~20_combout )

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[3]~20_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_2|y[6]~9_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_2|y[3]~8_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[6]~42_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~135_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~135 .lut_mask = 16'hFDFF;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y43_N30
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux4~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux4~2_combout  = (!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~135_combout  & (!\cpu|dp|alu_lanes|mux3_2|y[7]~16_combout  & (!\cpu|dp|alu_lanes|mux3_2|y[2]~15_combout  & !\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~136_combout )))

	.dataa(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~135_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_2|y[7]~16_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_2|y[2]~15_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~136_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux4~2 .lut_mask = 16'h0001;
defparam \cpu|dp|alu_lanes|alu2|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N8
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|ShiftRight0~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|ShiftRight0~3_combout  = (\cpu|dp|alu_lanes|alu2|ShiftRight0~1_combout ) # ((!\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout  & \cpu|dp|alu_lanes|alu2|ShiftRight0~2_combout ))

	.dataa(\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout ),
	.datab(\cpu|dp|alu_lanes|alu2|ShiftRight0~2_combout ),
	.datac(gnd),
	.datad(\cpu|dp|alu_lanes|alu2|ShiftRight0~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|ShiftRight0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|ShiftRight0~3 .lut_mask = 16'hFF44;
defparam \cpu|dp|alu_lanes|alu2|ShiftRight0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N28
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux8~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux8~0_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~137_combout  & (((\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~138_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~137_combout  & ((\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~138_combout  
// & (\cpu|dp|seg_id_ex|RD1E[1][1]~q )) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~138_combout  & ((\cpu|dp|seg_id_ex|RD1E[1][0]~q )))))

	.dataa(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~137_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[1][1]~q ),
	.datac(\cpu|dp|seg_id_ex|RD1E[1][0]~q ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~138_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux8~0 .lut_mask = 16'hEE50;
defparam \cpu|dp|alu_lanes|alu2|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N26
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux8~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux8~1_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~137_combout  & ((\cpu|dp|alu_lanes|alu2|Mux8~0_combout  & ((\cpu|dp|alu_lanes|alu2|ShiftRight0~3_combout ))) # (!\cpu|dp|alu_lanes|alu2|Mux8~0_combout  & 
// (\cpu|dp|alu_lanes|alu2|ShiftRight0~0_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~137_combout  & (((\cpu|dp|alu_lanes|alu2|Mux8~0_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu2|ShiftRight0~0_combout ),
	.datab(\cpu|dp|alu_lanes|alu2|ShiftRight0~3_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~137_combout ),
	.datad(\cpu|dp|alu_lanes|alu2|Mux8~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux8~1 .lut_mask = 16'hCFA0;
defparam \cpu|dp|alu_lanes|alu2|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N20
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux8~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux8~2_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~193_combout  & ((\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & (\cpu|dp|alu_lanes|alu2|Mux8~1_combout )) # (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & 
// ((\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout ))))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~193_combout  & (((!\cpu|dp|alu_lanes|alu1|Mux5~7_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu2|Mux8~1_combout ),
	.datab(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~193_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux8~2 .lut_mask = 16'h8F83;
defparam \cpu|dp|alu_lanes|alu2|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N6
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux8~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux8~3_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & ((\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout  & ((!\cpu|dp|alu_lanes|alu2|Mux8~2_combout ) # (!\cpu|dp|seg_id_ex|RD1E[1][0]~q ))) # (!\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout  
// & (\cpu|dp|seg_id_ex|RD1E[1][0]~q )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & (((\cpu|dp|alu_lanes|alu2|Mux8~2_combout ))))

	.dataa(\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[1][0]~q ),
	.datad(\cpu|dp|alu_lanes|alu2|Mux8~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux8~3 .lut_mask = 16'h7BC8;
defparam \cpu|dp|alu_lanes|alu2|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y43_N0
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux8~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux8~4_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout  & (\cpu|dp|alu_lanes|alu2|Mux4~2_combout  & (\cpu|dp|alu_lanes|alu2|ShiftLeft0~0_combout ))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout  & 
// (((\cpu|dp|alu_lanes|alu2|Mux8~3_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu2|Mux4~2_combout ),
	.datab(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout ),
	.datac(\cpu|dp|alu_lanes|alu2|ShiftLeft0~0_combout ),
	.datad(\cpu|dp|alu_lanes|alu2|Mux8~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux8~4 .lut_mask = 16'hB380;
defparam \cpu|dp|alu_lanes|alu2|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N7
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[1][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~133_combout ),
	.asdata(\cpu|dp|alu_lanes|alu2|Mux8~4_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y42_N6
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|ALUOutputW[1][0]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|ALUOutputW[1][0]~feeder_combout  = \cpu|dp|seg_ex_mem|ALUOutputM[1][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|ALUOutputW[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[1][0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|ALUOutputW[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y42_N7
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[1][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|ALUOutputW[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[1][0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N18
cycloneiv_lcell_comb \data_mem|RAM~25 (
// Equation(s):
// \data_mem|RAM~25_combout  = (\data_mem|RAM~0_q  & \data_mem|RAM_rtl_0|auto_generated|ram_block1a8 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_mem|RAM~0_q ),
	.datad(\data_mem|RAM_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\data_mem|RAM~25_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~25 .lut_mask = 16'hF000;
defparam \data_mem|RAM~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[4][1][0]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[4][1][0]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~25_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[1][0]~q ))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datab(\cpu|dp|seg_mem_wb|ALUOutputW[1][0]~q ),
	.datac(gnd),
	.datad(\data_mem|RAM~25_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[4][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][1][0]~0 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf[4][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~227 (
// Equation(s):
// \cpu|dp|reg_file|rf~227_combout  = (\cpu|dp|reg_file|rf~25_combout  & ((\cpu|dp|reg_file|rf[4][1][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~25_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][0]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][0]~q ),
	.datab(\cpu|dp|reg_file|rf~25_combout ),
	.datac(\cpu|dp|reg_file|rf[4][1][0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~227_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~227 .lut_mask = 16'hE2E2;
defparam \cpu|dp|reg_file|rf~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N17
dffeas \cpu|dp|reg_file|rf[6][1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~227_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][1][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux39~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux39~2_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|rf[6][1][0]~q ) # ((\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|seg_if_id|InstrD [18] & (((\cpu|dp|reg_file|rf[4][1][0]~q  & !\cpu|dp|seg_if_id|InstrD [20]))))

	.dataa(\cpu|dp|reg_file|rf[6][1][0]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[4][1][0]~q ),
	.datad(\cpu|dp|seg_if_id|InstrD [20]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux39~2 .lut_mask = 16'hCCB8;
defparam \cpu|dp|reg_file|Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~226 (
// Equation(s):
// \cpu|dp|reg_file|rf~226_combout  = (\cpu|dp|reg_file|rf~47_combout  & ((\cpu|dp|reg_file|rf[4][1][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~47_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][0]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][0]~q ),
	.datab(\cpu|dp|reg_file|rf[4][1][0]~0_combout ),
	.datac(\cpu|dp|reg_file|rf~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~226_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~226 .lut_mask = 16'hCACA;
defparam \cpu|dp|reg_file|rf~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N31
dffeas \cpu|dp|reg_file|rf[5][1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~226_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][1][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~228 (
// Equation(s):
// \cpu|dp|reg_file|rf~228_combout  = (\cpu|dp|reg_file|rf~50_combout  & (\cpu|dp|reg_file|rf[4][1][0]~0_combout )) # (!\cpu|dp|reg_file|rf~50_combout  & ((\cpu|dp|seg_mem_wb|WD1W[1][0]~q )))

	.dataa(\cpu|dp|reg_file|rf~50_combout ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[4][1][0]~0_combout ),
	.datad(\cpu|dp|seg_mem_wb|WD1W[1][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~228_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~228 .lut_mask = 16'hF5A0;
defparam \cpu|dp|reg_file|rf~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N25
dffeas \cpu|dp|reg_file|rf[7][1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~228_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][1][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux39~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux39~3_combout  = (\cpu|dp|reg_file|Mux39~2_combout  & (((\cpu|dp|reg_file|rf[7][1][0]~q )) # (!\cpu|dp|seg_if_id|InstrD [20]))) # (!\cpu|dp|reg_file|Mux39~2_combout  & (\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|reg_file|rf[5][1][0]~q )))

	.dataa(\cpu|dp|reg_file|Mux39~2_combout ),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[5][1][0]~q ),
	.datad(\cpu|dp|reg_file|rf[7][1][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux39~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux39~3 .lut_mask = 16'hEA62;
defparam \cpu|dp|reg_file|Mux39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~225 (
// Equation(s):
// \cpu|dp|reg_file|rf~225_combout  = (\cpu|dp|reg_file|rf~44_combout  & ((\cpu|dp|reg_file|rf[4][1][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~44_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][0]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][0]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[4][1][0]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~44_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~225_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~225 .lut_mask = 16'hF0AA;
defparam \cpu|dp|reg_file|rf~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N17
dffeas \cpu|dp|reg_file|rf[3][1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~225_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][1][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~222 (
// Equation(s):
// \cpu|dp|reg_file|rf~222_combout  = (\cpu|dp|reg_file|rf~42_combout  & ((\cpu|dp|reg_file|rf[4][1][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~42_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][0]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][0]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[4][1][0]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~42_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~222_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~222 .lut_mask = 16'hF0AA;
defparam \cpu|dp|reg_file|rf~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N19
dffeas \cpu|dp|reg_file|rf[1][1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~222_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][1][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux39~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux39~0_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[1][1][0]~q ) # ((\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|seg_if_id|InstrD [20] & (((!\cpu|dp|seg_if_id|InstrD [18] & \cpu|dp|reg_file|rf[0][1][0]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|reg_file|rf[1][1][0]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [18]),
	.datad(\cpu|dp|reg_file|rf[0][1][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux39~0 .lut_mask = 16'hADA8;
defparam \cpu|dp|reg_file|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux39~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux39~1_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux39~0_combout  & ((\cpu|dp|reg_file|rf[3][1][0]~q ))) # (!\cpu|dp|reg_file|Mux39~0_combout  & (\cpu|dp|reg_file|rf[2][1][0]~q )))) # (!\cpu|dp|seg_if_id|InstrD [18] 
// & (((\cpu|dp|reg_file|Mux39~0_combout ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|reg_file|rf[2][1][0]~q ),
	.datac(\cpu|dp|reg_file|rf[3][1][0]~q ),
	.datad(\cpu|dp|reg_file|Mux39~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux39~1 .lut_mask = 16'hF588;
defparam \cpu|dp|reg_file|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N4
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[1][0]~6 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[1][0]~6_combout  = (\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux39~3_combout )) # (!\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux39~1_combout )))

	.dataa(\cpu|dp|seg_if_id|InstrD [19]),
	.datab(\cpu|dp|reg_file|Mux39~3_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Mux39~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[1][0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[1][0]~6 .lut_mask = 16'hDD88;
defparam \cpu|dp|seg_id_ex|RD1E[1][0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~235 (
// Equation(s):
// \cpu|dp|reg_file|rf~235_combout  = (\cpu|dp|reg_file|rf~63_combout  & ((\cpu|dp|reg_file|rf[4][1][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~63_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][0]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][0]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~63_combout ),
	.datad(\cpu|dp|reg_file|rf[4][1][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~235_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~235 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N29
dffeas \cpu|dp|reg_file|rf[14][1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~235_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][1][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~229 (
// Equation(s):
// \cpu|dp|reg_file|rf~229_combout  = (\cpu|dp|reg_file|rf~56_combout  & ((\cpu|dp|reg_file|rf[4][1][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~56_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][0]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][0]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[4][1][0]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~56_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~229_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~229 .lut_mask = 16'hF0AA;
defparam \cpu|dp|reg_file|rf~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N21
dffeas \cpu|dp|reg_file|rf[10][1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~229_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][1][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~232 (
// Equation(s):
// \cpu|dp|reg_file|rf~232_combout  = (\cpu|dp|reg_file|rf~61_combout  & ((\cpu|dp|reg_file|rf[4][1][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~61_combout  & (\cpu|dp|seg_mem_wb|WD1W[1][0]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[1][0]~q ),
	.datab(\cpu|dp|reg_file|rf~61_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[4][1][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~232_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~232 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N3
dffeas \cpu|dp|reg_file|rf[11][1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~232_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][1][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~230 (
// Equation(s):
// \cpu|dp|reg_file|rf~230_combout  = (\cpu|dp|reg_file|rf~59_combout  & (\cpu|dp|reg_file|rf[4][1][0]~0_combout )) # (!\cpu|dp|reg_file|rf~59_combout  & ((\cpu|dp|seg_mem_wb|WD1W[1][0]~q )))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~59_combout ),
	.datac(\cpu|dp|reg_file|rf[4][1][0]~0_combout ),
	.datad(\cpu|dp|seg_mem_wb|WD1W[1][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~230_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~230 .lut_mask = 16'hF3C0;
defparam \cpu|dp|reg_file|rf~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N31
dffeas \cpu|dp|reg_file|rf[9][1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~230_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][1][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux39~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux39~4_combout  = (\cpu|dp|seg_if_id|InstrD [20] & (((\cpu|dp|reg_file|rf[9][1][0]~q ) # (\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|reg_file|rf[8][1][0]~q  & ((!\cpu|dp|seg_if_id|InstrD [18]))))

	.dataa(\cpu|dp|reg_file|rf[8][1][0]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[9][1][0]~q ),
	.datad(\cpu|dp|seg_if_id|InstrD [18]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux39~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux39~4 .lut_mask = 16'hCCE2;
defparam \cpu|dp|reg_file|Mux39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux39~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux39~5_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux39~4_combout  & ((\cpu|dp|reg_file|rf[11][1][0]~q ))) # (!\cpu|dp|reg_file|Mux39~4_combout  & (\cpu|dp|reg_file|rf[10][1][0]~q )))) # (!\cpu|dp|seg_if_id|InstrD 
// [18] & (((\cpu|dp|reg_file|Mux39~4_combout ))))

	.dataa(\cpu|dp|reg_file|rf[10][1][0]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[11][1][0]~q ),
	.datad(\cpu|dp|reg_file|Mux39~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux39~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux39~5 .lut_mask = 16'hF388;
defparam \cpu|dp|reg_file|Mux39~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~233 (
// Equation(s):
// \cpu|dp|reg_file|rf~233_combout  = (\cpu|dp|reg_file|rf~54_combout  & (\cpu|dp|reg_file|rf[4][1][0]~0_combout )) # (!\cpu|dp|reg_file|rf~54_combout  & ((\cpu|dp|seg_mem_wb|WD1W[1][0]~q )))

	.dataa(\cpu|dp|reg_file|rf~54_combout ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[4][1][0]~0_combout ),
	.datad(\cpu|dp|seg_mem_wb|WD1W[1][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~233_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~233 .lut_mask = 16'hF5A0;
defparam \cpu|dp|reg_file|rf~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N13
dffeas \cpu|dp|reg_file|rf[13][1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~233_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][1][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux39~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux39~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|reg_file|rf[13][1][0]~q ) # ((\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout )))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((\cpu|dp|reg_file|rf[12][1][0]~q  & 
// !\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ))))

	.dataa(\cpu|dp|reg_file|rf[13][1][0]~q ),
	.datab(\cpu|dp|reg_file|rf[12][1][0]~q ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datad(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux39~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux39~6 .lut_mask = 16'hF0AC;
defparam \cpu|dp|reg_file|Mux39~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux39~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux39~7_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|reg_file|Mux39~6_combout  & (\cpu|dp|reg_file|rf[14][1][0]~q )) # (!\cpu|dp|reg_file|Mux39~6_combout  & ((\cpu|dp|reg_file|Mux39~5_combout ))))) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (((\cpu|dp|reg_file|Mux39~6_combout ))))

	.dataa(\cpu|dp|reg_file|rf[14][1][0]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datac(\cpu|dp|reg_file|Mux39~5_combout ),
	.datad(\cpu|dp|reg_file|Mux39~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux39~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux39~7 .lut_mask = 16'hBBC0;
defparam \cpu|dp|reg_file|Mux39~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N5
dffeas \cpu|dp|seg_id_ex|RD1E[1][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[1][0]~6_combout ),
	.asdata(\cpu|dp|reg_file|Mux39~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[1][0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y44_N17
dffeas \cpu|dp|seg_ex_mem|WD1M[1][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WD1M[1][0]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WD1M[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[1][0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WD1M[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N20
cycloneiv_lcell_comb \data_mem|RAM~11 (
// Equation(s):
// \data_mem|RAM~11_combout  = (\data_mem|RAM~0_q  & \data_mem|RAM_rtl_0|auto_generated|ram_block1a20 )

	.dataa(gnd),
	.datab(\data_mem|RAM~0_q ),
	.datac(gnd),
	.datad(\data_mem|RAM_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\data_mem|RAM~11_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~11 .lut_mask = 16'hCC00;
defparam \data_mem|RAM~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[4][2][4]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[4][2][4]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~11_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[2][4]~q ))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datab(\cpu|dp|seg_mem_wb|ALUOutputW[2][4]~q ),
	.datac(gnd),
	.datad(\data_mem|RAM~11_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[4][2][4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][2][4]~0 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf[4][2][4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~116 (
// Equation(s):
// \cpu|dp|reg_file|rf~116_combout  = (\cpu|dp|reg_file|rf~25_combout  & (\cpu|dp|reg_file|rf[4][2][4]~0_combout )) # (!\cpu|dp|reg_file|rf~25_combout  & ((\cpu|dp|seg_mem_wb|WD1W[2][4]~q )))

	.dataa(\cpu|dp|reg_file|rf[4][2][4]~0_combout ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~25_combout ),
	.datad(\cpu|dp|seg_mem_wb|WD1W[2][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~116_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~116 .lut_mask = 16'hAFA0;
defparam \cpu|dp|reg_file|rf~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N1
dffeas \cpu|dp|reg_file|rf[6][2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~116_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][2][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~114 (
// Equation(s):
// \cpu|dp|reg_file|rf~114_combout  = (\cpu|dp|reg_file|rf~20_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][4]~q )) # (!\cpu|dp|reg_file|rf~20_combout  & ((\cpu|dp|reg_file|rf[4][2][4]~0_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][4]~q ),
	.datac(\cpu|dp|reg_file|rf~20_combout ),
	.datad(\cpu|dp|reg_file|rf[4][2][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~114_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~114 .lut_mask = 16'hCFC0;
defparam \cpu|dp|reg_file|rf~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N23
dffeas \cpu|dp|reg_file|rf[8][2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~114_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][2][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~113 (
// Equation(s):
// \cpu|dp|reg_file|rf~113_combout  = (\cpu|dp|reg_file|rf~18_combout  & ((\cpu|dp|reg_file|rf[4][2][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~18_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][4]~q ))

	.dataa(\cpu|dp|reg_file|rf~18_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[2][4]~q ),
	.datad(\cpu|dp|reg_file|rf[4][2][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~113_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~113 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N31
dffeas \cpu|dp|reg_file|rf[12][2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][2][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[2][4]~40 (
// Equation(s):
// \cpu|dp|reg_file|RD2[2][4]~40_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[12][2][4]~q ))) # (!\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[8][2][4]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|ra2mux|y[2]~0_combout ),
	.datac(\cpu|dp|reg_file|rf[8][2][4]~q ),
	.datad(\cpu|dp|reg_file|rf[12][2][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[2][4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[2][4]~40 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|RD2[2][4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[2][4]~41 (
// Equation(s):
// \cpu|dp|reg_file|RD2[2][4]~41_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (((\cpu|dp|reg_file|RD2[2][4]~40_combout ) # (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout )))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (\cpu|dp|reg_file|rf[2][2][4]~q  & 
// ((!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ))))

	.dataa(\cpu|dp|reg_file|rf[2][2][4]~q ),
	.datab(\cpu|dp|reg_file|RD2[2][4]~40_combout ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datad(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[2][4]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[2][4]~41 .lut_mask = 16'hF0CA;
defparam \cpu|dp|reg_file|RD2[2][4]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N23
dffeas \cpu|dp|reg_file|rf[4][2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[4][2][4]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[2][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~21_combout ),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][2][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[2][4]~42 (
// Equation(s):
// \cpu|dp|reg_file|RD2[2][4]~42_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|reg_file|RD2[2][4]~41_combout  & (\cpu|dp|reg_file|rf[6][2][4]~q )) # (!\cpu|dp|reg_file|RD2[2][4]~41_combout  & ((\cpu|dp|reg_file|rf[4][2][4]~q ))))) # 
// (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (((\cpu|dp|reg_file|RD2[2][4]~41_combout ))))

	.dataa(\cpu|dp|reg_file|rf[6][2][4]~q ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datac(\cpu|dp|reg_file|RD2[2][4]~41_combout ),
	.datad(\cpu|dp|reg_file|rf[4][2][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[2][4]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[2][4]~42 .lut_mask = 16'hBCB0;
defparam \cpu|dp|reg_file|RD2[2][4]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][2][4]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][2][4]~0_combout  = (\cpu|dp|reg_file|always0~0_combout  & (\cpu|dp|reg_file|rf[4][0][4]~0_combout )) # (!\cpu|dp|reg_file|always0~0_combout  & ((\cpu|dp|reg_file|rf[4][2][4]~0_combout )))

	.dataa(\cpu|dp|reg_file|rf[4][0][4]~0_combout ),
	.datab(\cpu|dp|reg_file|always0~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[4][2][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][2][4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][2][4]~0 .lut_mask = 16'hBB88;
defparam \cpu|dp|reg_file|rf[0][2][4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~36 (
// Equation(s):
// \cpu|dp|reg_file|rf~36_combout  = (!\cpu|dp|reg_file|rf~29_combout  & ((\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11 ) # (!\cpu|dp|reg_file|rf~35_combout )))

	.dataa(\cpu|dp|reg_file|rf~35_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11 ),
	.datad(\cpu|dp|reg_file|rf~29_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~36 .lut_mask = 16'h00F5;
defparam \cpu|dp|reg_file|rf~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][2][6]~1 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][2][6]~1_combout  = (\cpu|dp|reg_file|Decoder0~4_combout ) # ((\cpu|dp|reg_file|rf~29_combout ) # ((!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11  & \cpu|dp|reg_file|rf~35_combout )))

	.dataa(\cpu|dp|reg_file|Decoder0~4_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11 ),
	.datac(\cpu|dp|reg_file|rf~35_combout ),
	.datad(\cpu|dp|reg_file|rf~29_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][2][6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][2][6]~1 .lut_mask = 16'hFFBA;
defparam \cpu|dp|reg_file|rf[0][2][6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N27
dffeas \cpu|dp|reg_file|rf[0][2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[0][2][4]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[2][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~36_combout ),
	.ena(\cpu|dp|reg_file|rf[0][2][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][2][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y42_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[2][4]~43 (
// Equation(s):
// \cpu|dp|reg_file|RD2[2][4]~43_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|rf[0][2][4]~q ))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|RD2[2][4]~42_combout ))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|RD2[2][4]~42_combout ),
	.datad(\cpu|dp|reg_file|rf[0][2][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[2][4]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[2][4]~43 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|RD2[2][4]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y42_N27
dffeas \cpu|dp|seg_id_ex|RD2E[2][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[2][4]~43_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[2][4] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N4
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Add0~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Add0~3_combout  = \cpu|dp|seg_id_ex|ALUControlE [2] $ (((\cpu|dp|alu_lanes|mux3_1|y[4]~17_combout ) # ((\cpu|dp|seg_id_ex|RD2E[2][4]~q  & !\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout ))))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[4]~17_combout ),
	.datab(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][4]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Add0~3 .lut_mask = 16'h6636;
defparam \cpu|dp|alu_lanes|alu3|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y41_N12
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[2][5]~108 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[2][5]~108_combout  = ((\cpu|dp|alu_lanes|alu3|Add0~2_combout  $ (\cpu|dp|seg_id_ex|RD1E[2][5]~q  $ (!\cpu|dp|seg_ex_mem|ALUOutputM[2][4]~107 )))) # (GND)
// \cpu|dp|seg_ex_mem|ALUOutputM[2][5]~109  = CARRY((\cpu|dp|alu_lanes|alu3|Add0~2_combout  & ((\cpu|dp|seg_id_ex|RD1E[2][5]~q ) # (!\cpu|dp|seg_ex_mem|ALUOutputM[2][4]~107 ))) # (!\cpu|dp|alu_lanes|alu3|Add0~2_combout  & (\cpu|dp|seg_id_ex|RD1E[2][5]~q  & 
// !\cpu|dp|seg_ex_mem|ALUOutputM[2][4]~107 )))

	.dataa(\cpu|dp|alu_lanes|alu3|Add0~2_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[2][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|ALUOutputM[2][4]~107 ),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[2][5]~108_combout ),
	.cout(\cpu|dp|seg_ex_mem|ALUOutputM[2][5]~109 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][5]~108 .lut_mask = 16'h698E;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][5]~108 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N22
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_3|y[5]~14 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_3|y[5]~14_combout  = (\cpu|dp|alu_lanes|mux3_1|y[5]~15_combout ) # ((!\cpu|dp|seg_id_ex|VSIFlagE [0] & (!\cpu|dp|seg_id_ex|VSIFlagE [1] & \cpu|dp|seg_id_ex|RD2E[2][5]~q )))

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datab(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[5]~15_combout ),
	.datad(\cpu|dp|seg_id_ex|RD2E[2][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_3|y[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_3|y[5]~14 .lut_mask = 16'hF1F0;
defparam \cpu|dp|alu_lanes|mux3_3|y[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N0
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|ShiftLeft0~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|ShiftLeft0~0_combout  = (\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[2][4]~q )) # (!\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout  & ((\cpu|dp|seg_id_ex|RD1E[2][5]~q )))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|RD1E[2][4]~q ),
	.datac(\cpu|dp|seg_id_ex|RD1E[2][5]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|ShiftLeft0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|ShiftLeft0~0 .lut_mask = 16'hCCF0;
defparam \cpu|dp|alu_lanes|alu3|ShiftLeft0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N6
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|ShiftRight0~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|ShiftRight0~2_combout  = (\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout  & (\cpu|dp|seg_id_ex|RD1E[2][7]~q  & ((!\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout )))) # (!\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout  & 
// (((\cpu|dp|alu_lanes|alu3|ShiftRight0~1_combout ))))

	.dataa(\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[2][7]~q ),
	.datac(\cpu|dp|alu_lanes|alu3|ShiftRight0~1_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|ShiftRight0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|ShiftRight0~2 .lut_mask = 16'h50D8;
defparam \cpu|dp|alu_lanes|alu3|ShiftRight0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y41_N26
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux3~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux3~0_combout  = (\cpu|dp|alu_lanes|alu3|ShiftRight0~2_combout  & \cpu|dp|alu_lanes|alu3|Mux4~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|alu3|ShiftRight0~2_combout ),
	.datad(\cpu|dp|alu_lanes|alu3|Mux4~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux3~0 .lut_mask = 16'hF000;
defparam \cpu|dp|alu_lanes|alu3|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y41_N20
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|ShiftLeft0~7 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|ShiftLeft0~7_combout  = (!\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout  & ((\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout  & ((\cpu|dp|seg_id_ex|RD1E[2][0]~q ))) # (!\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[2][1]~q 
// ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[2][1]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[2][0]~q ),
	.datac(\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|ShiftLeft0~7 .lut_mask = 16'h00CA;
defparam \cpu|dp|alu_lanes|alu3|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y41_N4
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux3~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux3~1_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[2][4]~121_combout  & (((\cpu|dp|alu_lanes|alu3|ShiftLeft0~7_combout  & \cpu|dp|seg_ex_mem|ALUOutputM[2][4]~120_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[2][4]~121_combout  & 
// ((\cpu|dp|alu_lanes|alu3|Mux3~0_combout ) # ((!\cpu|dp|seg_ex_mem|ALUOutputM[2][4]~120_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu3|Mux3~0_combout ),
	.datab(\cpu|dp|alu_lanes|alu3|ShiftLeft0~7_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[2][4]~121_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[2][4]~120_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux3~1 .lut_mask = 16'hCA0F;
defparam \cpu|dp|alu_lanes|alu3|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N0
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux3~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux3~2_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[2][4]~119_combout  & (((\cpu|dp|alu_lanes|alu3|Mux3~1_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[2][4]~119_combout  & ((\cpu|dp|alu_lanes|alu3|Mux3~1_combout  & 
// ((\cpu|dp|alu_lanes|alu3|ShiftLeft0~0_combout ))) # (!\cpu|dp|alu_lanes|alu3|Mux3~1_combout  & (\cpu|dp|alu_lanes|alu3|ShiftLeft0~2_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu3|ShiftLeft0~2_combout ),
	.datab(\cpu|dp|seg_ex_mem|ALUOutputM[2][4]~119_combout ),
	.datac(\cpu|dp|alu_lanes|alu3|ShiftLeft0~0_combout ),
	.datad(\cpu|dp|alu_lanes|alu3|Mux3~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux3~2 .lut_mask = 16'hFC22;
defparam \cpu|dp|alu_lanes|alu3|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N28
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux3~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux3~3_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & (((\cpu|dp|alu_lanes|alu1|Mux5~7_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & ((\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & 
// ((\cpu|dp|alu_lanes|alu3|Mux3~2_combout ))) # (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & (\cpu|dp|alu_lanes|mux3_3|y[5]~14_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_3|y[5]~14_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.datad(\cpu|dp|alu_lanes|alu3|Mux3~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux3~3 .lut_mask = 16'hF4A4;
defparam \cpu|dp|alu_lanes|alu3|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N30
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux3~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux3~4_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & ((\cpu|dp|alu_lanes|mux3_3|y[5]~14_combout  & ((\cpu|dp|alu_lanes|alu3|Mux3~3_combout ) # (!\cpu|dp|seg_id_ex|RD1E[2][5]~q ))) # (!\cpu|dp|alu_lanes|mux3_3|y[5]~14_combout  
// & (\cpu|dp|seg_id_ex|RD1E[2][5]~q )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & (((\cpu|dp|alu_lanes|alu3|Mux3~3_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_3|y[5]~14_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[2][5]~q ),
	.datad(\cpu|dp|alu_lanes|alu3|Mux3~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux3~4 .lut_mask = 16'hFD28;
defparam \cpu|dp|alu_lanes|alu3|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y41_N13
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[2][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|ALUOutputM[2][5]~108_combout ),
	.asdata(\cpu|dp|alu_lanes|alu3|Mux3~4_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][5] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N16
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|ALUOutputW[2][5]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|ALUOutputW[2][5]~feeder_combout  = \cpu|dp|seg_ex_mem|ALUOutputM[2][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[2][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|ALUOutputW[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[2][5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|ALUOutputW[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y42_N17
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[2][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|ALUOutputW[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[2][5] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N18
cycloneiv_lcell_comb \data_mem|RAM~8 (
// Equation(s):
// \data_mem|RAM~8_combout  = (\data_mem|RAM_rtl_0|auto_generated|ram_block1a21  & \data_mem|RAM~0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_mem|RAM_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\data_mem|RAM~0_q ),
	.cin(gnd),
	.combout(\data_mem|RAM~8_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~8 .lut_mask = 16'hF000;
defparam \data_mem|RAM~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[8][2][5]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[8][2][5]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~8_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[2][5]~q ))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datab(\cpu|dp|seg_mem_wb|ALUOutputW[2][5]~q ),
	.datac(gnd),
	.datad(\data_mem|RAM~8_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[8][2][5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][2][5]~0 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf[8][2][5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][2][5]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][2][5]~0_combout  = (\cpu|dp|reg_file|always0~0_combout  & (\cpu|dp|reg_file|rf[8][0][5]~0_combout )) # (!\cpu|dp|reg_file|always0~0_combout  & ((\cpu|dp|reg_file|rf[8][2][5]~0_combout )))

	.dataa(\cpu|dp|reg_file|rf[8][0][5]~0_combout ),
	.datab(\cpu|dp|reg_file|always0~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][2][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][2][5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][2][5]~0 .lut_mask = 16'hBB88;
defparam \cpu|dp|reg_file|rf[0][2][5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N13
dffeas \cpu|dp|reg_file|rf[0][2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[0][2][5]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[2][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~36_combout ),
	.ena(\cpu|dp|reg_file|rf[0][2][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][2][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~94 (
// Equation(s):
// \cpu|dp|reg_file|rf~94_combout  = (\cpu|dp|reg_file|rf~25_combout  & ((\cpu|dp|reg_file|rf[8][2][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~25_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][5]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[2][5]~q ),
	.datab(\cpu|dp|reg_file|rf~25_combout ),
	.datac(\cpu|dp|reg_file|rf[8][2][5]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~94_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~94 .lut_mask = 16'hE2E2;
defparam \cpu|dp|reg_file|rf~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N7
dffeas \cpu|dp|reg_file|rf[6][2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][2][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~92 (
// Equation(s):
// \cpu|dp|reg_file|rf~92_combout  = (\cpu|dp|reg_file|rf~21_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][5]~q )) # (!\cpu|dp|reg_file|rf~21_combout  & ((\cpu|dp|reg_file|rf[8][2][5]~0_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][5]~q ),
	.datac(\cpu|dp|reg_file|rf[8][2][5]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~21_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~92_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~92 .lut_mask = 16'hCCF0;
defparam \cpu|dp|reg_file|rf~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N25
dffeas \cpu|dp|reg_file|rf[4][2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][2][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~93 (
// Equation(s):
// \cpu|dp|reg_file|rf~93_combout  = (\cpu|dp|reg_file|rf~23_combout  & ((\cpu|dp|reg_file|rf[8][2][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~23_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][5]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][5]~q ),
	.datac(\cpu|dp|reg_file|rf[8][2][5]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~23_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~93_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~93 .lut_mask = 16'hF0CC;
defparam \cpu|dp|reg_file|rf~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N7
dffeas \cpu|dp|reg_file|rf[2][2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][2][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[2][5]~29 (
// Equation(s):
// \cpu|dp|reg_file|RD2[2][5]~29_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & ((\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (\cpu|dp|reg_file|rf[4][2][5]~q )) # 
// (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|reg_file|rf[2][2][5]~q )))))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datac(\cpu|dp|reg_file|rf[4][2][5]~q ),
	.datad(\cpu|dp|reg_file|rf[2][2][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[2][5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[2][5]~29 .lut_mask = 16'hD9C8;
defparam \cpu|dp|reg_file|RD2[2][5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N9
dffeas \cpu|dp|reg_file|rf[8][2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[8][2][5]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[2][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~20_combout ),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][2][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~91 (
// Equation(s):
// \cpu|dp|reg_file|rf~91_combout  = (\cpu|dp|reg_file|rf~18_combout  & ((\cpu|dp|reg_file|rf[8][2][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~18_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][5]~q ))

	.dataa(\cpu|dp|reg_file|rf~18_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][5]~q ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][2][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~91_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~91 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N9
dffeas \cpu|dp|reg_file|rf[12][2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][2][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[2][5]~28 (
// Equation(s):
// \cpu|dp|reg_file|RD2[2][5]~28_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[12][2][5]~q ))) # (!\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[8][2][5]~q ))

	.dataa(\cpu|dp|reg_file|rf[8][2][5]~q ),
	.datab(\cpu|dp|ra2mux|y[2]~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[12][2][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[2][5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[2][5]~28 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|RD2[2][5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[2][5]~30 (
// Equation(s):
// \cpu|dp|reg_file|RD2[2][5]~30_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & ((\cpu|dp|reg_file|RD2[2][5]~29_combout  & (\cpu|dp|reg_file|rf[6][2][5]~q )) # (!\cpu|dp|reg_file|RD2[2][5]~29_combout  & ((\cpu|dp|reg_file|RD2[2][5]~28_combout ))))) # 
// (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (((\cpu|dp|reg_file|RD2[2][5]~29_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datab(\cpu|dp|reg_file|rf[6][2][5]~q ),
	.datac(\cpu|dp|reg_file|RD2[2][5]~29_combout ),
	.datad(\cpu|dp|reg_file|RD2[2][5]~28_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[2][5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[2][5]~30 .lut_mask = 16'hDAD0;
defparam \cpu|dp|reg_file|RD2[2][5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y42_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[2][5]~31 (
// Equation(s):
// \cpu|dp|reg_file|RD2[2][5]~31_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|rf[0][2][5]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|RD2[2][5]~30_combout )))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[0][2][5]~q ),
	.datad(\cpu|dp|reg_file|RD2[2][5]~30_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[2][5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[2][5]~31 .lut_mask = 16'hF5A0;
defparam \cpu|dp|reg_file|RD2[2][5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y42_N29
dffeas \cpu|dp|seg_id_ex|RD2E[2][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[2][5]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[2][5] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y42_N30
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[5]~14 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[5]~14_combout  = (\cpu|dp|alu_lanes|mux3_1|y[7]~6_combout  & ((\cpu|dp|seg_id_ex|RA2E [1] & ((\cpu|dp|seg_id_ex|RD2E[2][5]~q ))) # (!\cpu|dp|seg_id_ex|RA2E [1] & (\cpu|dp|seg_id_ex|RD2E[0][5]~q ))))

	.dataa(\cpu|dp|seg_id_ex|RD2E[0][5]~q ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][5]~q ),
	.datac(\cpu|dp|seg_id_ex|RA2E [1]),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[7]~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[5]~14 .lut_mask = 16'hCA00;
defparam \cpu|dp|alu_lanes|mux3_1|y[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N6
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[5]~33 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[5]~33_combout  = (\cpu|dp|alu_lanes|mux3_1|y[5]~13_combout ) # ((\cpu|dp|alu_lanes|mux3_1|y[5]~14_combout ) # ((\cpu|dp|alu_lanes|mux3_1|y[7]~4_combout  & \cpu|dp|seg_id_ex|RD2E[4][5]~q )))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[5]~13_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[7]~4_combout ),
	.datac(\cpu|dp|seg_id_ex|RD2E[4][5]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[5]~14_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[5]~33 .lut_mask = 16'hFFEA;
defparam \cpu|dp|alu_lanes|mux3_1|y[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N22
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|ShiftRight0~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|ShiftRight0~0_combout  = (\cpu|dp|alu_lanes|mux3_1|y[4]~32_combout ) # ((\cpu|dp|alu_lanes|mux3_1|y[4]~17_combout ) # ((\cpu|dp|alu_lanes|mux3_1|y[6]~12_combout ) # (\cpu|dp|alu_lanes|mux3_1|y[5]~33_combout )))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[4]~32_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[4]~17_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[6]~12_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[5]~33_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|ShiftRight0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|ShiftRight0~0 .lut_mask = 16'hFFFE;
defparam \cpu|dp|alu_lanes|alu1|ShiftRight0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N18
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux4~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux4~1_combout  = (!\cpu|dp|alu_lanes|mux3_1|y[3]~44_combout  & (!\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout  & (!\cpu|dp|alu_lanes|alu1|ShiftRight0~0_combout  & !\cpu|dp|alu_lanes|mux3_1|y[7]~43_combout )))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[3]~44_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|ShiftRight0~0_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[7]~43_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux4~1 .lut_mask = 16'h0001;
defparam \cpu|dp|alu_lanes|alu1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N12
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux2~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux2~1_combout  = (!\cpu|dp|alu_lanes|alu1|Mux4~1_combout ) # (!\cpu|dp|seg_id_ex|ALUControlE [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.datad(\cpu|dp|alu_lanes|alu1|Mux4~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux2~1 .lut_mask = 16'h0FFF;
defparam \cpu|dp|alu_lanes|alu1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N0
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|ShiftLeft0~7 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|ShiftLeft0~7_combout  = (\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout  & ((\cpu|dp|seg_id_ex|RD1E[0][3]~q ))) # (!\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout  & (\cpu|dp|seg_id_ex|RD1E[0][4]~q ))

	.dataa(\cpu|dp|seg_id_ex|RD1E[0][4]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[0][3]~q ),
	.datac(gnd),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|ShiftLeft0~7 .lut_mask = 16'hCCAA;
defparam \cpu|dp|alu_lanes|alu1|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N12
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[1]~28 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[1]~28_combout  = (\cpu|dp|seg_id_ex|VSIFlagE [1] & (((\cpu|dp|seg_id_ex|ImmE [1])))) # (!\cpu|dp|seg_id_ex|VSIFlagE [1] & (!\cpu|dp|seg_id_ex|VSIFlagE [0] & (\cpu|dp|seg_id_ex|RD2E[0][1]~q )))

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datab(\cpu|dp|seg_id_ex|RD2E[0][1]~q ),
	.datac(\cpu|dp|seg_id_ex|ImmE [1]),
	.datad(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[1]~28 .lut_mask = 16'hF044;
defparam \cpu|dp|alu_lanes|mux3_1|y[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y41_N22
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[1]~35 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[1]~35_combout  = (\cpu|dp|alu_lanes|mux3_1|y[1]~28_combout ) # ((\cpu|dp|alu_lanes|mux3_1|y[1]~27_combout  & !\cpu|dp|seg_id_ex|VSIFlagE [1]))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[1]~28_combout ),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[1]~27_combout ),
	.datad(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[1]~35 .lut_mask = 16'hAAFA;
defparam \cpu|dp|alu_lanes|mux3_1|y[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N26
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|ShiftLeft0~5 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|ShiftLeft0~5_combout  = (!\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout  & ((\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout  & (\cpu|dp|seg_id_ex|RD1E[0][0]~q )) # (!\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout  & ((\cpu|dp|seg_id_ex|RD1E[0][2]~q 
// )))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[0][0]~q ),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[0][2]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|ShiftLeft0~5 .lut_mask = 16'h2230;
defparam \cpu|dp|alu_lanes|alu1|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N0
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|ShiftLeft0~6 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|ShiftLeft0~6_combout  = (\cpu|dp|alu_lanes|alu1|ShiftLeft0~5_combout ) # ((!\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout  & (\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout  & \cpu|dp|seg_id_ex|RD1E[0][1]~q )))

	.dataa(\cpu|dp|alu_lanes|alu1|ShiftLeft0~5_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout ),
	.datad(\cpu|dp|seg_id_ex|RD1E[0][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|ShiftLeft0~6 .lut_mask = 16'hBAAA;
defparam \cpu|dp|alu_lanes|alu1|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N26
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|ShiftLeft0~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|ShiftLeft0~4_combout  = (!\cpu|dp|alu_lanes|mux3_1|y[3]~44_combout  & (!\cpu|dp|alu_lanes|alu1|ShiftRight0~0_combout  & !\cpu|dp|alu_lanes|mux3_1|y[7]~43_combout ))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[3]~44_combout ),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|alu1|ShiftRight0~0_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[7]~43_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|ShiftLeft0~4 .lut_mask = 16'h0005;
defparam \cpu|dp|alu_lanes|alu1|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N24
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux2~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux2~3_combout  = ((\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout  & \cpu|dp|alu_lanes|alu1|ShiftLeft0~4_combout )) # (!\cpu|dp|seg_id_ex|ALUControlE [0])

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.datad(\cpu|dp|alu_lanes|alu1|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux2~3 .lut_mask = 16'hAF0F;
defparam \cpu|dp|alu_lanes|alu1|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N22
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux2~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux2~4_combout  = (\cpu|dp|seg_id_ex|ALUControlE [0] & ((\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout ) # ((\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout ) # (!\cpu|dp|alu_lanes|alu1|ShiftLeft0~4_combout ))))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout ),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.datad(\cpu|dp|alu_lanes|alu1|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux2~4 .lut_mask = 16'hE0F0;
defparam \cpu|dp|alu_lanes|alu1|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N24
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|ShiftRight0~5 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|ShiftRight0~5_combout  = (\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout  & ((\cpu|dp|seg_id_ex|RD1E[0][7]~q ))) # (!\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout  & (\cpu|dp|seg_id_ex|RD1E[0][6]~q ))

	.dataa(\cpu|dp|seg_id_ex|RD1E[0][6]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[0][7]~q ),
	.datac(gnd),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|ShiftRight0~5 .lut_mask = 16'hCCAA;
defparam \cpu|dp|alu_lanes|alu1|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N2
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux2~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux2~2_combout  = (!\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout  & (!\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout  & (\cpu|dp|alu_lanes|alu1|ShiftRight0~5_combout  & \cpu|dp|alu_lanes|alu1|ShiftLeft0~4_combout )))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|ShiftRight0~5_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux2~2 .lut_mask = 16'h1000;
defparam \cpu|dp|alu_lanes|alu1|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N16
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux2~5 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux2~5_combout  = (\cpu|dp|alu_lanes|alu1|Mux2~3_combout  & ((\cpu|dp|alu_lanes|alu1|Mux2~4_combout  & (\cpu|dp|alu_lanes|alu1|ShiftLeft0~6_combout )) # (!\cpu|dp|alu_lanes|alu1|Mux2~4_combout  & 
// ((\cpu|dp|alu_lanes|alu1|Mux2~2_combout ))))) # (!\cpu|dp|alu_lanes|alu1|Mux2~3_combout  & (((!\cpu|dp|alu_lanes|alu1|Mux2~4_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu1|ShiftLeft0~6_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux2~3_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux2~4_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Mux2~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux2~5 .lut_mask = 16'h8F83;
defparam \cpu|dp|alu_lanes|alu1|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N2
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|ShiftLeft0~8 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|ShiftLeft0~8_combout  = (\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout  & ((\cpu|dp|seg_id_ex|RD1E[0][5]~q ))) # (!\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout  & (\cpu|dp|seg_id_ex|RD1E[0][6]~q ))

	.dataa(\cpu|dp|seg_id_ex|RD1E[0][6]~q ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|RD1E[0][5]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|ShiftLeft0~8 .lut_mask = 16'hF0AA;
defparam \cpu|dp|alu_lanes|alu1|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N30
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux2~6 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux2~6_combout  = (\cpu|dp|alu_lanes|alu1|Mux2~1_combout  & (((\cpu|dp|alu_lanes|alu1|Mux2~5_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux2~1_combout  & ((\cpu|dp|alu_lanes|alu1|Mux2~5_combout  & 
// ((\cpu|dp|alu_lanes|alu1|ShiftLeft0~8_combout ))) # (!\cpu|dp|alu_lanes|alu1|Mux2~5_combout  & (\cpu|dp|alu_lanes|alu1|ShiftLeft0~7_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux2~1_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|ShiftLeft0~7_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux2~5_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux2~6 .lut_mask = 16'hF4A4;
defparam \cpu|dp|alu_lanes|alu1|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N16
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux2~8 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux2~8_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & (((\cpu|dp|alu_lanes|alu1|Mux2~6_combout ) # (\cpu|dp|alu_lanes|alu1|Mux5~8_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & 
// (\cpu|dp|alu_lanes|mux3_1|y[6]~12_combout  $ (((\cpu|dp|alu_lanes|alu1|Mux5~8_combout )))))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[6]~12_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux2~6_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux2~8 .lut_mask = 16'hDDE2;
defparam \cpu|dp|alu_lanes|alu1|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N6
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux2~9 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux2~9_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & ((\cpu|dp|seg_id_ex|RD1E[0][6]~q  & ((\cpu|dp|alu_lanes|alu1|Mux2~8_combout ))) # (!\cpu|dp|seg_id_ex|RD1E[0][6]~q  & (\cpu|dp|alu_lanes|mux3_1|y[6]~12_combout )))) # 
// (!\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & (((\cpu|dp|alu_lanes|alu1|Mux2~8_combout ))))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[6]~12_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[0][6]~q ),
	.datad(\cpu|dp|alu_lanes|alu1|Mux2~8_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux2~9 .lut_mask = 16'hFB08;
defparam \cpu|dp|alu_lanes|alu1|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N24
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux2~7 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux2~7_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~11_combout  & ((\cpu|dp|alu_lanes|alu1|Mux2~9_combout ))) # (!\cpu|dp|alu_lanes|alu1|Mux5~11_combout  & (\cpu|dp|alu_lanes|alu1|Add0~22_combout ))

	.dataa(gnd),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Add0~22_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Mux2~9_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux2~7 .lut_mask = 16'hFC30;
defparam \cpu|dp|alu_lanes|alu1|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N25
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[0][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|alu_lanes|alu1|Mux2~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[0][6] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N18
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|ALUOutputW[0][6]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|ALUOutputW[0][6]~feeder_combout  = \cpu|dp|seg_ex_mem|ALUOutputM[0][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[0][6]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|ALUOutputW[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[0][6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|ALUOutputW[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N19
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[0][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|ALUOutputW[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[0][6] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N24
cycloneiv_lcell_comb \data_mem|RAM~4 (
// Equation(s):
// \data_mem|RAM~4_combout  = (\data_mem|RAM~0_q  & \data_mem|RAM_rtl_0|auto_generated|ram_block1a6 )

	.dataa(gnd),
	.datab(\data_mem|RAM~0_q ),
	.datac(gnd),
	.datad(\data_mem|RAM_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\data_mem|RAM~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~4 .lut_mask = 16'hCC00;
defparam \data_mem|RAM~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[4][0][6]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[4][0][6]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~4_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[0][6]~q ))

	.dataa(\cpu|dp|seg_mem_wb|ALUOutputW[0][6]~q ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datac(gnd),
	.datad(\data_mem|RAM~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[4][0][6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][0][6]~0 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf[4][0][6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y41_N14
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[2][6]~110 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[2][6]~110_combout  = (\cpu|dp|seg_id_ex|RD1E[2][6]~q  & ((\cpu|dp|alu_lanes|alu3|Add0~1_combout  & (\cpu|dp|seg_ex_mem|ALUOutputM[2][5]~109  & VCC)) # (!\cpu|dp|alu_lanes|alu3|Add0~1_combout  & 
// (!\cpu|dp|seg_ex_mem|ALUOutputM[2][5]~109 )))) # (!\cpu|dp|seg_id_ex|RD1E[2][6]~q  & ((\cpu|dp|alu_lanes|alu3|Add0~1_combout  & (!\cpu|dp|seg_ex_mem|ALUOutputM[2][5]~109 )) # (!\cpu|dp|alu_lanes|alu3|Add0~1_combout  & 
// ((\cpu|dp|seg_ex_mem|ALUOutputM[2][5]~109 ) # (GND)))))
// \cpu|dp|seg_ex_mem|ALUOutputM[2][6]~111  = CARRY((\cpu|dp|seg_id_ex|RD1E[2][6]~q  & (!\cpu|dp|alu_lanes|alu3|Add0~1_combout  & !\cpu|dp|seg_ex_mem|ALUOutputM[2][5]~109 )) # (!\cpu|dp|seg_id_ex|RD1E[2][6]~q  & ((!\cpu|dp|seg_ex_mem|ALUOutputM[2][5]~109 ) # 
// (!\cpu|dp|alu_lanes|alu3|Add0~1_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[2][6]~q ),
	.datab(\cpu|dp|alu_lanes|alu3|Add0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|ALUOutputM[2][5]~109 ),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[2][6]~110_combout ),
	.cout(\cpu|dp|seg_ex_mem|ALUOutputM[2][6]~111 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][6]~110 .lut_mask = 16'h9617;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][6]~110 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N6
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_3|y[6]~13 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_3|y[6]~13_combout  = (\cpu|dp|alu_lanes|mux3_3|y[6]~7_combout ) # ((\cpu|dp|seg_id_ex|VSIFlagE [1] & ((\cpu|dp|seg_id_ex|ImmE [6]))) # (!\cpu|dp|seg_id_ex|VSIFlagE [1] & (\cpu|dp|alu_lanes|mux3_1|y[6]~11_combout )))

	.dataa(\cpu|dp|alu_lanes|mux3_3|y[6]~7_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[6]~11_combout ),
	.datac(\cpu|dp|seg_id_ex|ImmE [6]),
	.datad(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_3|y[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_3|y[6]~13 .lut_mask = 16'hFAEE;
defparam \cpu|dp|alu_lanes|mux3_3|y[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N26
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[2][6]~190 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[2][6]~190_combout  = (\cpu|dp|seg_id_ex|ALUControlE [2] & ((\cpu|dp|alu_lanes|alu3|Mux4~2_combout ))) # (!\cpu|dp|seg_id_ex|ALUControlE [2] & (!\cpu|dp|seg_id_ex|ALUControlE [1]))

	.dataa(\cpu|dp|seg_id_ex|ALUControlE [1]),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|alu3|Mux4~2_combout ),
	.datad(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[2][6]~190_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][6]~190 .lut_mask = 16'hF055;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][6]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N12
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux6~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux6~2_combout  = (!\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout  & ((\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout  & ((\cpu|dp|seg_id_ex|RD1E[2][7]~q ))) # (!\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[2][6]~q ))))

	.dataa(\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[2][6]~q ),
	.datac(\cpu|dp|seg_id_ex|RD1E[2][7]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux6~2 .lut_mask = 16'h00E4;
defparam \cpu|dp|alu_lanes|alu3|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N10
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux2~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux2~0_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & (((\cpu|dp|seg_ex_mem|ALUOutputM[2][6]~190_combout  & \cpu|dp|alu_lanes|alu3|Mux6~2_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & 
// ((\cpu|dp|alu_lanes|mux3_3|y[6]~13_combout ) # ((!\cpu|dp|seg_ex_mem|ALUOutputM[2][6]~190_combout ))))

	.dataa(\cpu|dp|alu_lanes|mux3_3|y[6]~13_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[2][6]~190_combout ),
	.datad(\cpu|dp|alu_lanes|alu3|Mux6~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux2~0 .lut_mask = 16'hE323;
defparam \cpu|dp|alu_lanes|alu3|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N8
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux2~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux2~1_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & ((\cpu|dp|alu_lanes|mux3_3|y[6]~13_combout  & ((!\cpu|dp|alu_lanes|alu3|Mux2~0_combout ) # (!\cpu|dp|seg_id_ex|RD1E[2][6]~q ))) # (!\cpu|dp|alu_lanes|mux3_3|y[6]~13_combout 
//  & (\cpu|dp|seg_id_ex|RD1E[2][6]~q )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & (((\cpu|dp|alu_lanes|alu3|Mux2~0_combout ))))

	.dataa(\cpu|dp|alu_lanes|mux3_3|y[6]~13_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[2][6]~q ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datad(\cpu|dp|alu_lanes|alu3|Mux2~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux2~1 .lut_mask = 16'h6FE0;
defparam \cpu|dp|alu_lanes|alu3|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y41_N18
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~117 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~117_combout  = (\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout ) # (\cpu|dp|alu_lanes|mux3_3|y[2]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_3|y[2]~16_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~117_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~117 .lut_mask = 16'hFFF0;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N4
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|ShiftLeft0~6 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|ShiftLeft0~6_combout  = (\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout  & (!\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[2][0]~q ))) # (!\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout  & 
// (((\cpu|dp|alu_lanes|alu3|ShiftLeft0~5_combout ))))

	.dataa(\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[2][0]~q ),
	.datad(\cpu|dp|alu_lanes|alu3|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|ShiftLeft0~6 .lut_mask = 16'h7340;
defparam \cpu|dp|alu_lanes|alu3|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y41_N0
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~116 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~116_combout  = (\cpu|dp|alu_lanes|mux3_3|y[2]~16_combout ) # ((!\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout  & \cpu|dp|alu_lanes|mux3_3|y[0]~11_combout ))

	.dataa(\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout ),
	.datac(gnd),
	.datad(\cpu|dp|alu_lanes|mux3_3|y[2]~16_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~116_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~116 .lut_mask = 16'hFF44;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N16
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux2~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux2~2_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~116_combout  & ((\cpu|dp|seg_id_ex|RD1E[2][5]~q ) # ((\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~117_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~116_combout  & 
// (((\cpu|dp|seg_id_ex|RD1E[2][6]~q  & !\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~117_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[2][5]~q ),
	.datab(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~116_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[2][6]~q ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~117_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux2~2 .lut_mask = 16'hCCB8;
defparam \cpu|dp|alu_lanes|alu3|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N2
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux2~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux2~3_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~117_combout  & ((\cpu|dp|alu_lanes|alu3|Mux2~2_combout  & (\cpu|dp|alu_lanes|alu3|ShiftLeft0~6_combout )) # (!\cpu|dp|alu_lanes|alu3|Mux2~2_combout  & 
// ((\cpu|dp|alu_lanes|alu3|ShiftLeft0~4_combout ))))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~117_combout  & (((\cpu|dp|alu_lanes|alu3|Mux2~2_combout ))))

	.dataa(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~117_combout ),
	.datab(\cpu|dp|alu_lanes|alu3|ShiftLeft0~6_combout ),
	.datac(\cpu|dp|alu_lanes|alu3|ShiftLeft0~4_combout ),
	.datad(\cpu|dp|alu_lanes|alu3|Mux2~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux2~3 .lut_mask = 16'hDDA0;
defparam \cpu|dp|alu_lanes|alu3|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N30
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux2~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux2~4_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout  & (!\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~118_combout  & ((\cpu|dp|alu_lanes|alu3|Mux2~3_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout  & 
// (((\cpu|dp|alu_lanes|alu3|Mux2~1_combout ))))

	.dataa(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout ),
	.datab(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~118_combout ),
	.datac(\cpu|dp|alu_lanes|alu3|Mux2~1_combout ),
	.datad(\cpu|dp|alu_lanes|alu3|Mux2~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux2~4 .lut_mask = 16'h7250;
defparam \cpu|dp|alu_lanes|alu3|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y41_N15
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[2][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|ALUOutputM[2][6]~110_combout ),
	.asdata(\cpu|dp|alu_lanes|alu3|Mux2~4_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][6] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y42_N3
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[2][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_ex_mem|ALUOutputM[2][6]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[2][6] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N10
cycloneiv_lcell_comb \data_mem|RAM~5 (
// Equation(s):
// \data_mem|RAM~5_combout  = (\data_mem|RAM_rtl_0|auto_generated|ram_block1a22  & \data_mem|RAM~0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_mem|RAM_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\data_mem|RAM~0_q ),
	.cin(gnd),
	.combout(\data_mem|RAM~5_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~5 .lut_mask = 16'hF000;
defparam \data_mem|RAM~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[4][2][6]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[4][2][6]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~5_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[2][6]~q ))

	.dataa(\cpu|dp|seg_mem_wb|ALUOutputW[2][6]~q ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datac(gnd),
	.datad(\data_mem|RAM~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[4][2][6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][2][6]~0 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf[4][2][6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][2][6]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][2][6]~0_combout  = (\cpu|dp|reg_file|always0~0_combout  & (\cpu|dp|reg_file|rf[4][0][6]~0_combout )) # (!\cpu|dp|reg_file|always0~0_combout  & ((\cpu|dp|reg_file|rf[4][2][6]~0_combout )))

	.dataa(\cpu|dp|reg_file|rf[4][0][6]~0_combout ),
	.datab(\cpu|dp|reg_file|always0~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[4][2][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][2][6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][2][6]~0 .lut_mask = 16'hBB88;
defparam \cpu|dp|reg_file|rf[0][2][6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N15
dffeas \cpu|dp|reg_file|rf[0][2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[0][2][6]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[2][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~36_combout ),
	.ena(\cpu|dp|reg_file|rf[0][2][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][2][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y42_N15
dffeas \cpu|dp|reg_file|rf[4][2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[4][2][6]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[2][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~21_combout ),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][2][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~72 (
// Equation(s):
// \cpu|dp|reg_file|rf~72_combout  = (\cpu|dp|reg_file|rf~25_combout  & ((\cpu|dp|reg_file|rf[4][2][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~25_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][6]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][6]~q ),
	.datac(\cpu|dp|reg_file|rf~25_combout ),
	.datad(\cpu|dp|reg_file|rf[4][2][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~72 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N15
dffeas \cpu|dp|reg_file|rf[6][2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][2][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~69 (
// Equation(s):
// \cpu|dp|reg_file|rf~69_combout  = (\cpu|dp|reg_file|rf~18_combout  & ((\cpu|dp|reg_file|rf[4][2][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~18_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][6]~q ))

	.dataa(\cpu|dp|reg_file|rf~18_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[2][6]~q ),
	.datad(\cpu|dp|reg_file|rf[4][2][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~69 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N9
dffeas \cpu|dp|reg_file|rf[12][2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][2][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~70 (
// Equation(s):
// \cpu|dp|reg_file|rf~70_combout  = (\cpu|dp|reg_file|rf~20_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][6]~q )) # (!\cpu|dp|reg_file|rf~20_combout  & ((\cpu|dp|reg_file|rf[4][2][6]~0_combout )))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[2][6]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[4][2][6]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~20_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~70 .lut_mask = 16'hAAF0;
defparam \cpu|dp|reg_file|rf~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N7
dffeas \cpu|dp|reg_file|rf[8][2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][2][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[2][6]~16 (
// Equation(s):
// \cpu|dp|reg_file|RD2[2][6]~16_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[12][2][6]~q )) # (!\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[8][2][6]~q )))

	.dataa(\cpu|dp|reg_file|rf[12][2][6]~q ),
	.datab(gnd),
	.datac(\cpu|dp|ra2mux|y[2]~0_combout ),
	.datad(\cpu|dp|reg_file|rf[8][2][6]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[2][6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[2][6]~16 .lut_mask = 16'hAFA0;
defparam \cpu|dp|reg_file|RD2[2][6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~71 (
// Equation(s):
// \cpu|dp|reg_file|rf~71_combout  = (\cpu|dp|reg_file|rf~23_combout  & ((\cpu|dp|reg_file|rf[4][2][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~23_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][6]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~23_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[2][6]~q ),
	.datad(\cpu|dp|reg_file|rf[4][2][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~71 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N27
dffeas \cpu|dp|reg_file|rf[2][2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][2][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[2][6]~17 (
// Equation(s):
// \cpu|dp|reg_file|RD2[2][6]~17_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (\cpu|dp|reg_file|RD2[2][6]~16_combout 
// )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & ((\cpu|dp|reg_file|rf[2][2][6]~q )))))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datac(\cpu|dp|reg_file|RD2[2][6]~16_combout ),
	.datad(\cpu|dp|reg_file|rf[2][2][6]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[2][6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[2][6]~17 .lut_mask = 16'hD9C8;
defparam \cpu|dp|reg_file|RD2[2][6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[2][6]~18 (
// Equation(s):
// \cpu|dp|reg_file|RD2[2][6]~18_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|reg_file|RD2[2][6]~17_combout  & ((\cpu|dp|reg_file|rf[6][2][6]~q ))) # (!\cpu|dp|reg_file|RD2[2][6]~17_combout  & (\cpu|dp|reg_file|rf[4][2][6]~q )))) # 
// (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (((\cpu|dp|reg_file|RD2[2][6]~17_combout ))))

	.dataa(\cpu|dp|reg_file|rf[4][2][6]~q ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datac(\cpu|dp|reg_file|rf[6][2][6]~q ),
	.datad(\cpu|dp|reg_file|RD2[2][6]~17_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[2][6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[2][6]~18 .lut_mask = 16'hF388;
defparam \cpu|dp|reg_file|RD2[2][6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[2][6]~19 (
// Equation(s):
// \cpu|dp|reg_file|RD2[2][6]~19_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|rf[0][2][6]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|RD2[2][6]~18_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.datac(\cpu|dp|reg_file|rf[0][2][6]~q ),
	.datad(\cpu|dp|reg_file|RD2[2][6]~18_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[2][6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[2][6]~19 .lut_mask = 16'hF3C0;
defparam \cpu|dp|reg_file|RD2[2][6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y40_N5
dffeas \cpu|dp|seg_id_ex|RD2E[2][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[2][6]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[2][6] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N18
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_3|y[6]~7 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_3|y[6]~7_combout  = (!\cpu|dp|seg_id_ex|VSIFlagE [1] & (!\cpu|dp|seg_id_ex|VSIFlagE [0] & \cpu|dp|seg_id_ex|RD2E[2][6]~q ))

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datab(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_3|y[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_3|y[6]~7 .lut_mask = 16'h1010;
defparam \cpu|dp|alu_lanes|mux3_3|y[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N6
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~114 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~114_combout  = (\cpu|dp|alu_lanes|mux3_3|y[6]~7_combout ) # ((\cpu|dp|alu_lanes|mux3_3|y[7]~6_combout ) # ((!\cpu|dp|alu_lanes|mux3_1|y[7]~8_combout ) # (!\cpu|dp|alu_lanes|mux3_1|y[6]~42_combout )))

	.dataa(\cpu|dp|alu_lanes|mux3_3|y[6]~7_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_3|y[7]~6_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[6]~42_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[7]~8_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~114_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~114 .lut_mask = 16'hEFFF;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N10
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~115 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~115_combout  = (\cpu|dp|alu_lanes|mux3_1|y[5]~15_combout ) # ((\cpu|dp|alu_lanes|mux3_3|y[4]~12_combout ) # ((!\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout  & \cpu|dp|seg_id_ex|RD2E[2][5]~q )))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[5]~15_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][5]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_3|y[4]~12_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~115_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~115 .lut_mask = 16'hFFBA;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N24
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~118 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~118_combout  = (\cpu|dp|alu_lanes|mux3_3|y[3]~15_combout ) # ((\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~114_combout ) # (\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~115_combout ))

	.dataa(gnd),
	.datab(\cpu|dp|alu_lanes|mux3_3|y[3]~15_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~114_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~115_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~118_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~118 .lut_mask = 16'hFFFC;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N6
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux5~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux5~0_combout  = (\cpu|dp|seg_id_ex|RD1E[2][7]~q  & (!\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout  & (!\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout  & !\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~118_combout )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[2][7]~q ),
	.datab(\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~118_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux5~0 .lut_mask = 16'h0002;
defparam \cpu|dp|alu_lanes|alu3|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N8
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux5~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux5~1_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[2][3]~129_combout  & ((\cpu|dp|seg_ex_mem|ALUOutputM[2][3]~130_combout  & (\cpu|dp|alu_lanes|alu3|ShiftLeft0~3_combout )) # (!\cpu|dp|seg_ex_mem|ALUOutputM[2][3]~130_combout  & 
// ((\cpu|dp|alu_lanes|alu3|Mux5~0_combout ))))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[2][3]~129_combout  & (((!\cpu|dp|seg_ex_mem|ALUOutputM[2][3]~130_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu3|ShiftLeft0~3_combout ),
	.datab(\cpu|dp|seg_ex_mem|ALUOutputM[2][3]~129_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[2][3]~130_combout ),
	.datad(\cpu|dp|alu_lanes|alu3|Mux5~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux5~1 .lut_mask = 16'h8F83;
defparam \cpu|dp|alu_lanes|alu3|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N22
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux5~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux5~2_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[2][3]~128_combout  & (((\cpu|dp|alu_lanes|alu3|Mux5~1_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[2][3]~128_combout  & ((\cpu|dp|alu_lanes|alu3|Mux5~1_combout  & 
// (\cpu|dp|alu_lanes|alu3|ShiftRight0~6_combout )) # (!\cpu|dp|alu_lanes|alu3|Mux5~1_combout  & ((\cpu|dp|alu_lanes|alu3|ShiftRight0~1_combout )))))

	.dataa(\cpu|dp|seg_ex_mem|ALUOutputM[2][3]~128_combout ),
	.datab(\cpu|dp|alu_lanes|alu3|ShiftRight0~6_combout ),
	.datac(\cpu|dp|alu_lanes|alu3|ShiftRight0~1_combout ),
	.datad(\cpu|dp|alu_lanes|alu3|Mux5~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux5~2 .lut_mask = 16'hEE50;
defparam \cpu|dp|alu_lanes|alu3|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y41_N20
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux5~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux5~3_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & ((\cpu|dp|alu_lanes|alu3|Mux5~2_combout ) # ((\cpu|dp|alu_lanes|alu1|Mux5~8_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & 
// (((!\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & \cpu|dp|alu_lanes|mux3_3|y[3]~15_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.datab(\cpu|dp|alu_lanes|alu3|Mux5~2_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_3|y[3]~15_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux5~3 .lut_mask = 16'hADA8;
defparam \cpu|dp|alu_lanes|alu3|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y41_N26
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux5~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux5~4_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & ((\cpu|dp|seg_id_ex|RD1E[2][3]~q  & ((\cpu|dp|alu_lanes|alu3|Mux5~3_combout ) # (!\cpu|dp|alu_lanes|mux3_3|y[3]~15_combout ))) # (!\cpu|dp|seg_id_ex|RD1E[2][3]~q  & 
// ((\cpu|dp|alu_lanes|mux3_3|y[3]~15_combout ))))) # (!\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & (\cpu|dp|alu_lanes|alu3|Mux5~3_combout ))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datab(\cpu|dp|alu_lanes|alu3|Mux5~3_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[2][3]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_3|y[3]~15_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux5~4 .lut_mask = 16'hCEE4;
defparam \cpu|dp|alu_lanes|alu3|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y41_N9
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[2][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|ALUOutputM[2][3]~104_combout ),
	.asdata(\cpu|dp|alu_lanes|alu3|Mux5~4_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][3] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y42_N29
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[2][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_ex_mem|ALUOutputM[2][3]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[2][3] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N12
cycloneiv_lcell_comb \data_mem|RAM~15 (
// Equation(s):
// \data_mem|RAM~15_combout  = (\data_mem|RAM~0_q  & \data_mem|RAM_rtl_0|auto_generated|ram_block1a19 )

	.dataa(gnd),
	.datab(\data_mem|RAM~0_q ),
	.datac(gnd),
	.datad(\data_mem|RAM_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\data_mem|RAM~15_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~15 .lut_mask = 16'hCC00;
defparam \data_mem|RAM~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[8][2][3]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[8][2][3]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~15_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[2][3]~q ))

	.dataa(\cpu|dp|seg_mem_wb|ALUOutputW[2][3]~q ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datac(gnd),
	.datad(\data_mem|RAM~15_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[8][2][3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][2][3]~0 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf[8][2][3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][2][3]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][2][3]~0_combout  = (\cpu|dp|reg_file|always0~0_combout  & (\cpu|dp|reg_file|rf[8][0][3]~0_combout )) # (!\cpu|dp|reg_file|always0~0_combout  & ((\cpu|dp|reg_file|rf[8][2][3]~0_combout )))

	.dataa(\cpu|dp|reg_file|always0~0_combout ),
	.datab(\cpu|dp|reg_file|rf[8][0][3]~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][2][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][2][3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][2][3]~0 .lut_mask = 16'hDD88;
defparam \cpu|dp|reg_file|rf[0][2][3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N1
dffeas \cpu|dp|reg_file|rf[0][2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[0][2][3]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[2][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~36_combout ),
	.ena(\cpu|dp|reg_file|rf[0][2][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][2][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~138 (
// Equation(s):
// \cpu|dp|reg_file|rf~138_combout  = (\cpu|dp|reg_file|rf~23_combout  & ((\cpu|dp|reg_file|rf[8][2][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~23_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][3]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[2][3]~q ),
	.datab(\cpu|dp|reg_file|rf~23_combout ),
	.datac(\cpu|dp|reg_file|rf[8][2][3]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~138_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~138 .lut_mask = 16'hE2E2;
defparam \cpu|dp|reg_file|rf~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N3
dffeas \cpu|dp|reg_file|rf[2][2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~138_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][2][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~137 (
// Equation(s):
// \cpu|dp|reg_file|rf~137_combout  = (\cpu|dp|reg_file|rf~21_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][3]~q )) # (!\cpu|dp|reg_file|rf~21_combout  & ((\cpu|dp|reg_file|rf[8][2][3]~0_combout )))

	.dataa(\cpu|dp|reg_file|rf~21_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[2][3]~q ),
	.datad(\cpu|dp|reg_file|rf[8][2][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~137_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~137 .lut_mask = 16'hF5A0;
defparam \cpu|dp|reg_file|rf~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N29
dffeas \cpu|dp|reg_file|rf[4][2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~137_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][2][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[2][3]~53 (
// Equation(s):
// \cpu|dp|reg_file|RD2[2][3]~53_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & ((\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|reg_file|rf[4][2][3]~q ))) # 
// (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (\cpu|dp|reg_file|rf[2][2][3]~q ))))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datac(\cpu|dp|reg_file|rf[2][2][3]~q ),
	.datad(\cpu|dp|reg_file|rf[4][2][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[2][3]~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[2][3]~53 .lut_mask = 16'hDC98;
defparam \cpu|dp|reg_file|RD2[2][3]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~136 (
// Equation(s):
// \cpu|dp|reg_file|rf~136_combout  = (\cpu|dp|reg_file|rf~18_combout  & ((\cpu|dp|reg_file|rf[8][2][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~18_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][3]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~18_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[2][3]~q ),
	.datad(\cpu|dp|reg_file|rf[8][2][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~136_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~136 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N19
dffeas \cpu|dp|reg_file|rf[12][2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~136_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][2][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y42_N7
dffeas \cpu|dp|reg_file|rf[8][2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[8][2][3]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[2][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~20_combout ),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][2][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[2][3]~52 (
// Equation(s):
// \cpu|dp|reg_file|RD2[2][3]~52_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[12][2][3]~q )) # (!\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[8][2][3]~q )))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf[12][2][3]~q ),
	.datac(\cpu|dp|ra2mux|y[2]~0_combout ),
	.datad(\cpu|dp|reg_file|rf[8][2][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[2][3]~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[2][3]~52 .lut_mask = 16'hCFC0;
defparam \cpu|dp|reg_file|RD2[2][3]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~139 (
// Equation(s):
// \cpu|dp|reg_file|rf~139_combout  = (\cpu|dp|reg_file|rf~25_combout  & ((\cpu|dp|reg_file|rf[8][2][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~25_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][3]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[2][3]~q ),
	.datab(\cpu|dp|reg_file|rf~25_combout ),
	.datac(\cpu|dp|reg_file|rf[8][2][3]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~139_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~139 .lut_mask = 16'hE2E2;
defparam \cpu|dp|reg_file|rf~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N29
dffeas \cpu|dp|reg_file|rf[6][2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~139_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][2][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[2][3]~54 (
// Equation(s):
// \cpu|dp|reg_file|RD2[2][3]~54_combout  = (\cpu|dp|reg_file|RD2[2][3]~53_combout  & (((\cpu|dp|reg_file|rf[6][2][3]~q ) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout )))) # (!\cpu|dp|reg_file|RD2[2][3]~53_combout  & (\cpu|dp|reg_file|RD2[2][3]~52_combout  & 
// (\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout )))

	.dataa(\cpu|dp|reg_file|RD2[2][3]~53_combout ),
	.datab(\cpu|dp|reg_file|RD2[2][3]~52_combout ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datad(\cpu|dp|reg_file|rf[6][2][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[2][3]~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[2][3]~54 .lut_mask = 16'hEA4A;
defparam \cpu|dp|reg_file|RD2[2][3]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[2][3]~55 (
// Equation(s):
// \cpu|dp|reg_file|RD2[2][3]~55_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|rf[0][2][3]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|RD2[2][3]~54_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf[0][2][3]~q ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.datad(\cpu|dp|reg_file|RD2[2][3]~54_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[2][3]~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[2][3]~55 .lut_mask = 16'hCFC0;
defparam \cpu|dp|reg_file|RD2[2][3]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N15
dffeas \cpu|dp|seg_id_ex|RD2E[2][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[2][3]~55_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[2][3] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N10
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_3|y[3]~15 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_3|y[3]~15_combout  = ((!\cpu|dp|seg_id_ex|VSIFlagE [0] & (\cpu|dp|seg_id_ex|RD2E[2][3]~q  & !\cpu|dp|seg_id_ex|VSIFlagE [1]))) # (!\cpu|dp|alu_lanes|mux3_1|y[3]~20_combout )

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][3]~q ),
	.datac(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[3]~20_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_3|y[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_3|y[3]~15 .lut_mask = 16'h04FF;
defparam \cpu|dp|alu_lanes|mux3_3|y[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N14
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux4~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux4~2_combout  = (!\cpu|dp|alu_lanes|mux3_3|y[2]~16_combout  & (!\cpu|dp|alu_lanes|mux3_3|y[3]~15_combout  & (!\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~114_combout  & !\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~115_combout )))

	.dataa(\cpu|dp|alu_lanes|mux3_3|y[2]~16_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_3|y[3]~15_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~114_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~115_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux4~2 .lut_mask = 16'h0001;
defparam \cpu|dp|alu_lanes|alu3|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y41_N6
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~192 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~192_combout  = (\cpu|dp|seg_id_ex|ALUControlE [2] & ((!\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~118_combout ))) # (!\cpu|dp|seg_id_ex|ALUControlE [2] & (!\cpu|dp|seg_id_ex|ALUControlE [1]))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|ALUControlE [1]),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~118_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~192_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~192 .lut_mask = 16'h03F3;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N24
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux7~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux7~0_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~116_combout  & (((\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~117_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~116_combout  & ((\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~117_combout  
// & ((\cpu|dp|alu_lanes|alu3|ShiftRight0~6_combout ))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~117_combout  & (\cpu|dp|seg_id_ex|RD1E[2][1]~q ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[2][1]~q ),
	.datab(\cpu|dp|alu_lanes|alu3|ShiftRight0~6_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~116_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~117_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux7~0 .lut_mask = 16'hFC0A;
defparam \cpu|dp|alu_lanes|alu3|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N14
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux7~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux7~1_combout  = (\cpu|dp|alu_lanes|alu3|Mux7~0_combout  & (((\cpu|dp|alu_lanes|alu3|ShiftRight0~2_combout ) # (!\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~116_combout )))) # (!\cpu|dp|alu_lanes|alu3|Mux7~0_combout  & 
// (\cpu|dp|seg_id_ex|RD1E[2][2]~q  & (\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~116_combout )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[2][2]~q ),
	.datab(\cpu|dp|alu_lanes|alu3|Mux7~0_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~116_combout ),
	.datad(\cpu|dp|alu_lanes|alu3|ShiftRight0~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux7~1 .lut_mask = 16'hEC2C;
defparam \cpu|dp|alu_lanes|alu3|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y41_N12
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux7~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux7~2_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~192_combout  & ((\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & ((\cpu|dp|alu_lanes|alu3|Mux7~1_combout ))) # (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & 
// (\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~192_combout  & (((!\cpu|dp|alu_lanes|alu1|Mux5~7_combout ))))

	.dataa(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~192_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.datad(\cpu|dp|alu_lanes|alu3|Mux7~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux7~2 .lut_mask = 16'hAD0D;
defparam \cpu|dp|alu_lanes|alu3|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N28
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux7~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux7~3_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & ((\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout  & ((!\cpu|dp|seg_id_ex|RD1E[2][1]~q ) # (!\cpu|dp|alu_lanes|alu3|Mux7~2_combout ))) # (!\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout  
// & ((\cpu|dp|seg_id_ex|RD1E[2][1]~q ))))) # (!\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & (((\cpu|dp|alu_lanes|alu3|Mux7~2_combout ))))

	.dataa(\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datac(\cpu|dp|alu_lanes|alu3|Mux7~2_combout ),
	.datad(\cpu|dp|seg_id_ex|RD1E[2][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux7~3 .lut_mask = 16'h7CB8;
defparam \cpu|dp|alu_lanes|alu3|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N16
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux7~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux7~4_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout  & (\cpu|dp|alu_lanes|alu3|Mux4~2_combout  & (\cpu|dp|alu_lanes|alu3|ShiftLeft0~7_combout ))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout  & 
// (((\cpu|dp|alu_lanes|alu3|Mux7~3_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu3|Mux4~2_combout ),
	.datab(\cpu|dp|alu_lanes|alu3|ShiftLeft0~7_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout ),
	.datad(\cpu|dp|alu_lanes|alu3|Mux7~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux7~4 .lut_mask = 16'h8F80;
defparam \cpu|dp|alu_lanes|alu3|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y41_N5
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[2][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|ALUOutputM[2][1]~100_combout ),
	.asdata(\cpu|dp|alu_lanes|alu3|Mux7~4_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y42_N14
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|ALUOutputW[2][1]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|ALUOutputW[2][1]~feeder_combout  = \cpu|dp|seg_ex_mem|ALUOutputM[2][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[2][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|ALUOutputW[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[2][1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|ALUOutputW[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y42_N15
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[2][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|ALUOutputW[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[2][1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N24
cycloneiv_lcell_comb \data_mem|RAM~21 (
// Equation(s):
// \data_mem|RAM~21_combout  = (\data_mem|RAM~0_q  & \data_mem|RAM_rtl_0|auto_generated|ram_block1a17 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_mem|RAM~0_q ),
	.datad(\data_mem|RAM_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\data_mem|RAM~21_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~21 .lut_mask = 16'hF000;
defparam \data_mem|RAM~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[8][2][1]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[8][2][1]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~21_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[2][1]~q ))

	.dataa(\cpu|dp|seg_mem_wb|ALUOutputW[2][1]~q ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datac(gnd),
	.datad(\data_mem|RAM~21_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[8][2][1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][2][1]~0 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf[8][2][1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][2][1]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][2][1]~0_combout  = (\cpu|dp|reg_file|always0~0_combout  & (\cpu|dp|reg_file|rf[8][0][1]~0_combout )) # (!\cpu|dp|reg_file|always0~0_combout  & ((\cpu|dp|reg_file|rf[8][2][1]~0_combout )))

	.dataa(\cpu|dp|reg_file|always0~0_combout ),
	.datab(\cpu|dp|reg_file|rf[8][0][1]~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][2][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][2][1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][2][1]~0 .lut_mask = 16'hDD88;
defparam \cpu|dp|reg_file|rf[0][2][1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N21
dffeas \cpu|dp|reg_file|rf[0][2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[0][2][1]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[2][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~36_combout ),
	.ena(\cpu|dp|reg_file|rf[0][2][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][2][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y42_N1
dffeas \cpu|dp|reg_file|rf[8][2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[8][2][1]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[2][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~20_combout ),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][2][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~180 (
// Equation(s):
// \cpu|dp|reg_file|rf~180_combout  = (\cpu|dp|reg_file|rf~18_combout  & ((\cpu|dp|reg_file|rf[8][2][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~18_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][1]~q ))

	.dataa(\cpu|dp|reg_file|rf~18_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[2][1]~q ),
	.datad(\cpu|dp|reg_file|rf[8][2][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~180_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~180 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N23
dffeas \cpu|dp|reg_file|rf[12][2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~180_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][2][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[2][1]~76 (
// Equation(s):
// \cpu|dp|reg_file|RD2[2][1]~76_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[12][2][1]~q ))) # (!\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[8][2][1]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|ra2mux|y[2]~0_combout ),
	.datac(\cpu|dp|reg_file|rf[8][2][1]~q ),
	.datad(\cpu|dp|reg_file|rf[12][2][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[2][1]~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[2][1]~76 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|RD2[2][1]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~183 (
// Equation(s):
// \cpu|dp|reg_file|rf~183_combout  = (\cpu|dp|reg_file|rf~25_combout  & (\cpu|dp|reg_file|rf[8][2][1]~0_combout )) # (!\cpu|dp|reg_file|rf~25_combout  & ((\cpu|dp|seg_mem_wb|WD1W[2][1]~q )))

	.dataa(\cpu|dp|reg_file|rf~25_combout ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[8][2][1]~0_combout ),
	.datad(\cpu|dp|seg_mem_wb|WD1W[2][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~183_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~183 .lut_mask = 16'hF5A0;
defparam \cpu|dp|reg_file|rf~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N13
dffeas \cpu|dp|reg_file|rf[6][2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~183_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][2][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~181 (
// Equation(s):
// \cpu|dp|reg_file|rf~181_combout  = (\cpu|dp|reg_file|rf~21_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][1]~q )) # (!\cpu|dp|reg_file|rf~21_combout  & ((\cpu|dp|reg_file|rf[8][2][1]~0_combout )))

	.dataa(\cpu|dp|reg_file|rf~21_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[2][1]~q ),
	.datad(\cpu|dp|reg_file|rf[8][2][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~181_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~181 .lut_mask = 16'hF5A0;
defparam \cpu|dp|reg_file|rf~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N31
dffeas \cpu|dp|reg_file|rf[4][2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~181_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][2][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[2][1]~77 (
// Equation(s):
// \cpu|dp|reg_file|RD2[2][1]~77_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ) # (\cpu|dp|reg_file|rf[4][2][1]~q )))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (\cpu|dp|reg_file|rf[2][2][1]~q  & 
// (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datab(\cpu|dp|reg_file|rf[2][2][1]~q ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datad(\cpu|dp|reg_file|rf[4][2][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[2][1]~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[2][1]~77 .lut_mask = 16'hAEA4;
defparam \cpu|dp|reg_file|RD2[2][1]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[2][1]~78 (
// Equation(s):
// \cpu|dp|reg_file|RD2[2][1]~78_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & ((\cpu|dp|reg_file|RD2[2][1]~77_combout  & ((\cpu|dp|reg_file|rf[6][2][1]~q ))) # (!\cpu|dp|reg_file|RD2[2][1]~77_combout  & (\cpu|dp|reg_file|RD2[2][1]~76_combout )))) # 
// (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (((\cpu|dp|reg_file|RD2[2][1]~77_combout ))))

	.dataa(\cpu|dp|reg_file|RD2[2][1]~76_combout ),
	.datab(\cpu|dp|reg_file|rf[6][2][1]~q ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datad(\cpu|dp|reg_file|RD2[2][1]~77_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[2][1]~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[2][1]~78 .lut_mask = 16'hCFA0;
defparam \cpu|dp|reg_file|RD2[2][1]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[2][1]~79 (
// Equation(s):
// \cpu|dp|reg_file|RD2[2][1]~79_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|rf[0][2][1]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|RD2[2][1]~78_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf[0][2][1]~q ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.datad(\cpu|dp|reg_file|RD2[2][1]~78_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[2][1]~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[2][1]~79 .lut_mask = 16'hCFC0;
defparam \cpu|dp|reg_file|RD2[2][1]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N27
dffeas \cpu|dp|seg_id_ex|RD2E[2][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[2][1]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[2][1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N8
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_3|y[1]~8 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_3|y[1]~8_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~q  & ((\cpu|dp|seg_id_ex|VSIFlagE [1]) # (!\cpu|dp|seg_id_ex|VSIFlagE [0])))

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datab(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|RD2E[2][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_3|y[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_3|y[1]~8 .lut_mask = 16'hDD00;
defparam \cpu|dp|alu_lanes|mux3_3|y[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N20
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_3|y[1]~9 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_3|y[1]~9_combout  = (\cpu|dp|seg_id_ex|VSIFlagE [1] & (\cpu|dp|seg_id_ex|ImmE [1])) # (!\cpu|dp|seg_id_ex|VSIFlagE [1] & (((\cpu|dp|alu_lanes|mux3_3|y[1]~8_combout ) # (\cpu|dp|alu_lanes|mux3_1|y[1]~27_combout ))))

	.dataa(\cpu|dp|seg_id_ex|ImmE [1]),
	.datab(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datac(\cpu|dp|alu_lanes|mux3_3|y[1]~8_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[1]~27_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_3|y[1]~9 .lut_mask = 16'hBBB8;
defparam \cpu|dp|alu_lanes|mux3_3|y[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y41_N28
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Add0~6 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Add0~6_combout  = \cpu|dp|alu_lanes|mux3_3|y[1]~9_combout  $ (\cpu|dp|seg_id_ex|ALUControlE [2])

	.dataa(gnd),
	.datab(\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout ),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Add0~6 .lut_mask = 16'h33CC;
defparam \cpu|dp|alu_lanes|alu3|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N30
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|ShiftRight0~7 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|ShiftRight0~7_combout  = (\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[2][3]~q )) # (!\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout  & ((\cpu|dp|seg_id_ex|RD1E[2][2]~q )))

	.dataa(gnd),
	.datab(\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[2][3]~q ),
	.datad(\cpu|dp|seg_id_ex|RD1E[2][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|ShiftRight0~7 .lut_mask = 16'hF3C0;
defparam \cpu|dp|alu_lanes|alu3|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N4
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux6~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux6~3_combout  = (!\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~115_combout  & (!\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~114_combout  & (!\cpu|dp|alu_lanes|mux3_3|y[3]~15_combout  & \cpu|dp|alu_lanes|alu3|Mux6~2_combout )))

	.dataa(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~115_combout ),
	.datab(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~114_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_3|y[3]~15_combout ),
	.datad(\cpu|dp|alu_lanes|alu3|Mux6~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux6~3 .lut_mask = 16'h0100;
defparam \cpu|dp|alu_lanes|alu3|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N24
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux6~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux6~4_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[2][3]~130_combout  & (((\cpu|dp|alu_lanes|alu3|ShiftLeft0~6_combout  & \cpu|dp|seg_ex_mem|ALUOutputM[2][3]~129_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[2][3]~130_combout  & 
// ((\cpu|dp|alu_lanes|alu3|Mux6~3_combout ) # ((!\cpu|dp|seg_ex_mem|ALUOutputM[2][3]~129_combout ))))

	.dataa(\cpu|dp|seg_ex_mem|ALUOutputM[2][3]~130_combout ),
	.datab(\cpu|dp|alu_lanes|alu3|Mux6~3_combout ),
	.datac(\cpu|dp|alu_lanes|alu3|ShiftLeft0~6_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[2][3]~129_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux6~4 .lut_mask = 16'hE455;
defparam \cpu|dp|alu_lanes|alu3|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N10
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux6~5 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux6~5_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[2][3]~128_combout  & (((\cpu|dp|alu_lanes|alu3|Mux6~4_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[2][3]~128_combout  & ((\cpu|dp|alu_lanes|alu3|Mux6~4_combout  & 
// (\cpu|dp|alu_lanes|alu3|ShiftRight0~7_combout )) # (!\cpu|dp|alu_lanes|alu3|Mux6~4_combout  & ((\cpu|dp|alu_lanes|alu3|ShiftRight0~4_combout )))))

	.dataa(\cpu|dp|alu_lanes|alu3|ShiftRight0~7_combout ),
	.datab(\cpu|dp|alu_lanes|alu3|ShiftRight0~4_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[2][3]~128_combout ),
	.datad(\cpu|dp|alu_lanes|alu3|Mux6~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux6~5 .lut_mask = 16'hFA0C;
defparam \cpu|dp|alu_lanes|alu3|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N16
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux6~7 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux6~7_combout  = (\cpu|dp|seg_id_ex|ALUControlE [1] & ((\cpu|dp|seg_id_ex|ALUControlE [2] & ((\cpu|dp|alu_lanes|alu3|Mux6~5_combout ))) # (!\cpu|dp|seg_id_ex|ALUControlE [2] & (\cpu|dp|seg_id_ex|RD1E[2][2]~q )))) # 
// (!\cpu|dp|seg_id_ex|ALUControlE [1] & (((\cpu|dp|alu_lanes|alu3|Mux6~5_combout ))))

	.dataa(\cpu|dp|seg_id_ex|ALUControlE [1]),
	.datab(\cpu|dp|seg_id_ex|RD1E[2][2]~q ),
	.datac(\cpu|dp|alu_lanes|alu3|Mux6~5_combout ),
	.datad(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux6~7 .lut_mask = 16'hF0D8;
defparam \cpu|dp|alu_lanes|alu3|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N2
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux6~6 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux6~6_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & ((\cpu|dp|alu_lanes|alu3|Mux6~7_combout ) # ((\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & \cpu|dp|alu_lanes|mux3_3|y[2]~16_combout )))) # 
// (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & (\cpu|dp|alu_lanes|mux3_3|y[2]~16_combout  $ (((\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & \cpu|dp|alu_lanes|alu3|Mux6~7_combout )))))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_3|y[2]~16_combout ),
	.datad(\cpu|dp|alu_lanes|alu3|Mux6~7_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux6~6 .lut_mask = 16'hDEB0;
defparam \cpu|dp|alu_lanes|alu3|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y41_N7
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[2][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|ALUOutputM[2][2]~102_combout ),
	.asdata(\cpu|dp|alu_lanes|alu3|Mux6~6_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][2] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N20
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|ALUOutputW[2][2]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|ALUOutputW[2][2]~feeder_combout  = \cpu|dp|seg_ex_mem|ALUOutputM[2][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[2][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|ALUOutputW[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[2][2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|ALUOutputW[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N21
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[2][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|ALUOutputW[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[2][2] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N2
cycloneiv_lcell_comb \data_mem|RAM~18 (
// Equation(s):
// \data_mem|RAM~18_combout  = (\data_mem|RAM_rtl_0|auto_generated|ram_block1a18  & \data_mem|RAM~0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_mem|RAM_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\data_mem|RAM~0_q ),
	.cin(gnd),
	.combout(\data_mem|RAM~18_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~18 .lut_mask = 16'hF000;
defparam \data_mem|RAM~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[4][2][2]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[4][2][2]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~18_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[2][2]~q ))

	.dataa(\cpu|dp|seg_mem_wb|ALUOutputW[2][2]~q ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datac(gnd),
	.datad(\data_mem|RAM~18_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[4][2][2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][2][2]~0 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf[4][2][2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][2][2]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][2][2]~0_combout  = (\cpu|dp|reg_file|always0~0_combout  & (\cpu|dp|reg_file|rf[4][0][2]~0_combout )) # (!\cpu|dp|reg_file|always0~0_combout  & ((\cpu|dp|reg_file|rf[4][2][2]~0_combout )))

	.dataa(\cpu|dp|reg_file|rf[4][0][2]~0_combout ),
	.datab(\cpu|dp|reg_file|always0~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[4][2][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][2][2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][2][2]~0 .lut_mask = 16'hBB88;
defparam \cpu|dp|reg_file|rf[0][2][2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N3
dffeas \cpu|dp|reg_file|rf[0][2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[0][2][2]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[2][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~36_combout ),
	.ena(\cpu|dp|reg_file|rf[0][2][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][2][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~160 (
// Equation(s):
// \cpu|dp|reg_file|rf~160_combout  = (\cpu|dp|reg_file|rf~23_combout  & ((\cpu|dp|reg_file|rf[4][2][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~23_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][2]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][2]~q ),
	.datac(\cpu|dp|reg_file|rf~23_combout ),
	.datad(\cpu|dp|reg_file|rf[4][2][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~160_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~160 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N29
dffeas \cpu|dp|reg_file|rf[2][2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~160_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][2][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~159 (
// Equation(s):
// \cpu|dp|reg_file|rf~159_combout  = (\cpu|dp|reg_file|rf~20_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][2]~q )) # (!\cpu|dp|reg_file|rf~20_combout  & ((\cpu|dp|reg_file|rf[4][2][2]~0_combout )))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[2][2]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~20_combout ),
	.datad(\cpu|dp|reg_file|rf[4][2][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~159_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~159 .lut_mask = 16'hAFA0;
defparam \cpu|dp|reg_file|rf~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N19
dffeas \cpu|dp|reg_file|rf[8][2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~159_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][2][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~158 (
// Equation(s):
// \cpu|dp|reg_file|rf~158_combout  = (\cpu|dp|reg_file|rf~18_combout  & ((\cpu|dp|reg_file|rf[4][2][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~18_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][2]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[2][2]~q ),
	.datab(\cpu|dp|reg_file|rf~18_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[4][2][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~158_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~158 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N29
dffeas \cpu|dp|reg_file|rf[12][2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~158_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][2][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[2][2]~64 (
// Equation(s):
// \cpu|dp|reg_file|RD2[2][2]~64_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[12][2][2]~q ))) # (!\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[8][2][2]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf[8][2][2]~q ),
	.datac(\cpu|dp|ra2mux|y[2]~0_combout ),
	.datad(\cpu|dp|reg_file|rf[12][2][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[2][2]~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[2][2]~64 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|RD2[2][2]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[2][2]~65 (
// Equation(s):
// \cpu|dp|reg_file|RD2[2][2]~65_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout )))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & 
// ((\cpu|dp|reg_file|RD2[2][2]~64_combout ))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (\cpu|dp|reg_file|rf[2][2][2]~q ))))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datab(\cpu|dp|reg_file|rf[2][2][2]~q ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datad(\cpu|dp|reg_file|RD2[2][2]~64_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[2][2]~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[2][2]~65 .lut_mask = 16'hF4A4;
defparam \cpu|dp|reg_file|RD2[2][2]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y41_N1
dffeas \cpu|dp|reg_file|rf[4][2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[4][2][2]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[2][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~21_combout ),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][2][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~161 (
// Equation(s):
// \cpu|dp|reg_file|rf~161_combout  = (\cpu|dp|reg_file|rf~25_combout  & ((\cpu|dp|reg_file|rf[4][2][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~25_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][2]~q ))

	.dataa(\cpu|dp|reg_file|rf~25_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][2]~q ),
	.datac(\cpu|dp|reg_file|rf[4][2][2]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~161_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~161 .lut_mask = 16'hE4E4;
defparam \cpu|dp|reg_file|rf~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N7
dffeas \cpu|dp|reg_file|rf[6][2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~161_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][2][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[2][2]~66 (
// Equation(s):
// \cpu|dp|reg_file|RD2[2][2]~66_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|reg_file|RD2[2][2]~65_combout  & ((\cpu|dp|reg_file|rf[6][2][2]~q ))) # (!\cpu|dp|reg_file|RD2[2][2]~65_combout  & (\cpu|dp|reg_file|rf[4][2][2]~q )))) # 
// (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (\cpu|dp|reg_file|RD2[2][2]~65_combout ))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datab(\cpu|dp|reg_file|RD2[2][2]~65_combout ),
	.datac(\cpu|dp|reg_file|rf[4][2][2]~q ),
	.datad(\cpu|dp|reg_file|rf[6][2][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[2][2]~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[2][2]~66 .lut_mask = 16'hEC64;
defparam \cpu|dp|reg_file|RD2[2][2]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[2][2]~67 (
// Equation(s):
// \cpu|dp|reg_file|RD2[2][2]~67_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|rf[0][2][2]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|RD2[2][2]~66_combout )))

	.dataa(\cpu|dp|reg_file|rf[0][2][2]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|RD2[2][2]~66_combout ),
	.datad(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[2][2]~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[2][2]~67 .lut_mask = 16'hAAF0;
defparam \cpu|dp|reg_file|RD2[2][2]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y41_N5
dffeas \cpu|dp|seg_id_ex|RD2E[2][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[2][2]~67_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[2][2] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y41_N30
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[2]~23 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[2]~23_combout  = (\cpu|dp|alu_lanes|mux3_1|y[7]~6_combout  & ((\cpu|dp|seg_id_ex|RA2E [1] & ((\cpu|dp|seg_id_ex|RD2E[2][2]~q ))) # (!\cpu|dp|seg_id_ex|RA2E [1] & (\cpu|dp|seg_id_ex|RD2E[0][2]~q ))))

	.dataa(\cpu|dp|seg_id_ex|RA2E [1]),
	.datab(\cpu|dp|seg_id_ex|RD2E[0][2]~q ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][2]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[7]~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[2]~23 .lut_mask = 16'hE400;
defparam \cpu|dp|alu_lanes|mux3_1|y[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y41_N2
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[2]~24 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[2]~24_combout  = (\cpu|dp|seg_id_ex|VSIFlagE [1] & (!\cpu|dp|seg_id_ex|ImmE [2])) # (!\cpu|dp|seg_id_ex|VSIFlagE [1] & (((!\cpu|dp|alu_lanes|mux3_1|y[2]~22_combout  & !\cpu|dp|alu_lanes|mux3_1|y[2]~23_combout ))))

	.dataa(\cpu|dp|seg_id_ex|ImmE [2]),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[2]~22_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[2]~23_combout ),
	.datad(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[2]~24 .lut_mask = 16'h5503;
defparam \cpu|dp|alu_lanes|mux3_1|y[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y41_N18
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Add0~5 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Add0~5_combout  = \cpu|dp|seg_id_ex|ALUControlE [2] $ (((\cpu|dp|alu_lanes|mux3_1|y[2]~25_combout ) # (!\cpu|dp|alu_lanes|mux3_1|y[2]~24_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[2]~25_combout ),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[2]~24_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Add0~5 .lut_mask = 16'h3C0F;
defparam \cpu|dp|alu_lanes|alu1|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N2
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux5~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux5~1_combout  = (!\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout  & (!\cpu|dp|seg_id_ex|ALUControlE [0] & \cpu|dp|alu_lanes|alu1|ShiftLeft0~4_combout ))

	.dataa(gnd),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout ),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.datad(\cpu|dp|alu_lanes|alu1|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux5~1 .lut_mask = 16'h0300;
defparam \cpu|dp|alu_lanes|alu1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N24
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|ShiftRight0~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|ShiftRight0~4_combout  = (\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout  & ((\cpu|dp|seg_id_ex|RD1E[0][3]~q ))) # (!\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout  & (\cpu|dp|seg_id_ex|RD1E[0][2]~q ))

	.dataa(\cpu|dp|seg_id_ex|RD1E[0][2]~q ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|RD1E[0][3]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|ShiftRight0~4 .lut_mask = 16'hF0AA;
defparam \cpu|dp|alu_lanes|alu1|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N0
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux5~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux5~3_combout  = \cpu|dp|seg_id_ex|ALUControlE [0] $ (((\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout ) # (!\cpu|dp|alu_lanes|alu1|ShiftLeft0~4_combout )))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.datad(\cpu|dp|alu_lanes|alu1|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux5~3 .lut_mask = 16'h5A0F;
defparam \cpu|dp|alu_lanes|alu1|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N14
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux6~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux6~0_combout  = (\cpu|dp|alu_lanes|alu1|ShiftRight0~5_combout  & (!\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout  & \cpu|dp|alu_lanes|alu1|ShiftLeft0~4_combout ))

	.dataa(\cpu|dp|alu_lanes|alu1|ShiftRight0~5_combout ),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux6~0 .lut_mask = 16'h0A00;
defparam \cpu|dp|alu_lanes|alu1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N10
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux5~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux5~4_combout  = (\cpu|dp|seg_id_ex|ALUControlE [0]) # ((!\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout  & (\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout  & \cpu|dp|alu_lanes|alu1|ShiftLeft0~4_combout )))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout ),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.datad(\cpu|dp|alu_lanes|alu1|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux5~4 .lut_mask = 16'hF4F0;
defparam \cpu|dp|alu_lanes|alu1|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N28
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux6~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux6~1_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~3_combout  & ((\cpu|dp|alu_lanes|alu1|Mux5~4_combout  & (\cpu|dp|alu_lanes|alu1|ShiftLeft0~6_combout )) # (!\cpu|dp|alu_lanes|alu1|Mux5~4_combout  & 
// ((\cpu|dp|alu_lanes|alu1|Mux6~0_combout ))))) # (!\cpu|dp|alu_lanes|alu1|Mux5~3_combout  & (((!\cpu|dp|alu_lanes|alu1|Mux5~4_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu1|ShiftLeft0~6_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~3_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux6~0_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Mux5~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux6~1 .lut_mask = 16'h88F3;
defparam \cpu|dp|alu_lanes|alu1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N26
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|ShiftRight0~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|ShiftRight0~3_combout  = (\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout  & ((\cpu|dp|seg_id_ex|RD1E[0][5]~q ))) # (!\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout  & (\cpu|dp|seg_id_ex|RD1E[0][4]~q ))

	.dataa(\cpu|dp|seg_id_ex|RD1E[0][4]~q ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|RD1E[0][5]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|ShiftRight0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|ShiftRight0~3 .lut_mask = 16'hF0AA;
defparam \cpu|dp|alu_lanes|alu1|ShiftRight0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N18
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux6~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux6~2_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~1_combout  & ((\cpu|dp|alu_lanes|alu1|Mux6~1_combout  & (\cpu|dp|alu_lanes|alu1|ShiftRight0~4_combout )) # (!\cpu|dp|alu_lanes|alu1|Mux6~1_combout  & 
// ((\cpu|dp|alu_lanes|alu1|ShiftRight0~3_combout ))))) # (!\cpu|dp|alu_lanes|alu1|Mux5~1_combout  & (((\cpu|dp|alu_lanes|alu1|Mux6~1_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux5~1_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|ShiftRight0~4_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux6~1_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|ShiftRight0~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux6~2 .lut_mask = 16'hDAD0;
defparam \cpu|dp|alu_lanes|alu1|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N0
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux6~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux6~3_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & ((\cpu|dp|alu_lanes|alu1|Mux5~8_combout ) # ((\cpu|dp|alu_lanes|alu1|Mux6~2_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & 
// (!\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & (\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout )))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Mux6~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux6~3 .lut_mask = 16'hBA98;
defparam \cpu|dp|alu_lanes|alu1|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N14
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux6~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux6~4_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & ((\cpu|dp|seg_id_ex|RD1E[0][2]~q  & ((\cpu|dp|alu_lanes|alu1|Mux6~3_combout ) # (!\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout ))) # (!\cpu|dp|seg_id_ex|RD1E[0][2]~q  & 
// (\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & (((\cpu|dp|alu_lanes|alu1|Mux6~3_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[0][2]~q ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Mux6~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux6~4 .lut_mask = 16'hFB48;
defparam \cpu|dp|alu_lanes|alu1|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N26
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux6~5 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux6~5_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~11_combout  & ((\cpu|dp|alu_lanes|alu1|Mux6~4_combout ))) # (!\cpu|dp|alu_lanes|alu1|Mux5~11_combout  & (\cpu|dp|alu_lanes|alu1|Add0~14_combout ))

	.dataa(\cpu|dp|alu_lanes|alu1|Add0~14_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.datac(gnd),
	.datad(\cpu|dp|alu_lanes|alu1|Mux6~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux6~5 .lut_mask = 16'hEE22;
defparam \cpu|dp|alu_lanes|alu1|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N27
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[0][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|alu_lanes|alu1|Mux6~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[0][2] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N15
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[0][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_ex_mem|ALUOutputM[0][2]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[0][2] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N20
cycloneiv_lcell_comb \data_mem|RAM~17 (
// Equation(s):
// \data_mem|RAM~17_combout  = (\data_mem|RAM~0_q  & \data_mem|RAM_rtl_0|auto_generated|ram_block1a2 )

	.dataa(\data_mem|RAM~0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_mem|RAM_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\data_mem|RAM~17_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~17 .lut_mask = 16'hAA00;
defparam \data_mem|RAM~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[4][0][2]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[4][0][2]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~17_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[0][2]~q ))

	.dataa(\cpu|dp|seg_mem_wb|ALUOutputW[0][2]~q ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datac(gnd),
	.datad(\data_mem|RAM~17_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[4][0][2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][0][2]~0 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf[4][0][2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y38_N1
dffeas \cpu|dp|reg_file|rf[0][4][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[0][4][2]~0_combout ),
	.asdata(\cpu|dp|reg_file|rf[4][0][2]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|dp|reg_file|rf~28_combout ),
	.sload(\cpu|dp|reg_file|always0~0_combout ),
	.ena(\cpu|dp|reg_file|rf[0][4][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][4][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux13~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux13~0_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|seg_if_id|InstrD [20])) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|reg_file|rf[1][4][2]~q )) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// ((\cpu|dp|reg_file|rf[0][4][2]~q )))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[1][4][2]~q ),
	.datad(\cpu|dp|reg_file|rf[0][4][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux13~0 .lut_mask = 16'hD9C8;
defparam \cpu|dp|reg_file|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux13~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux13~1_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux13~0_combout  & (\cpu|dp|reg_file|rf[3][4][2]~q )) # (!\cpu|dp|reg_file|Mux13~0_combout  & ((\cpu|dp|reg_file|rf[2][4][2]~q ))))) # (!\cpu|dp|seg_if_id|InstrD [18] 
// & (((\cpu|dp|reg_file|Mux13~0_combout ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|reg_file|rf[3][4][2]~q ),
	.datac(\cpu|dp|reg_file|rf[2][4][2]~q ),
	.datad(\cpu|dp|reg_file|Mux13~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux13~1 .lut_mask = 16'hDDA0;
defparam \cpu|dp|reg_file|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N28
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[4][2]~33 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[4][2]~33_combout  = (\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux13~3_combout )) # (!\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux13~1_combout )))

	.dataa(\cpu|dp|reg_file|Mux13~3_combout ),
	.datab(\cpu|dp|seg_if_id|InstrD [19]),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Mux13~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[4][2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[4][2]~33 .lut_mask = 16'hBB88;
defparam \cpu|dp|seg_id_ex|RD1E[4][2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~286 (
// Equation(s):
// \cpu|dp|reg_file|rf~286_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (\cpu|dp|reg_file|rf~236_combout  & 
// \cpu|dp|reg_file|rf[0][4][2]~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datac(\cpu|dp|reg_file|rf~236_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~286_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~286 .lut_mask = 16'h8000;
defparam \cpu|dp|reg_file|rf~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N5
dffeas \cpu|dp|reg_file|rf[13][4][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~286_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][4][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~154 (
// Equation(s):
// \cpu|dp|reg_file|rf~154_combout  = (\cpu|dp|reg_file|rf~18_combout  & \cpu|dp|reg_file|rf[0][4][2]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~18_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~154_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~154 .lut_mask = 16'hF000;
defparam \cpu|dp|reg_file|rf~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N19
dffeas \cpu|dp|reg_file|rf[12][4][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~154_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][4][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~289 (
// Equation(s):
// \cpu|dp|reg_file|rf~289_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (\cpu|dp|reg_file|rf~52_combout  & 
// \cpu|dp|reg_file|rf[0][4][2]~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datac(\cpu|dp|reg_file|rf~52_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~289_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~289 .lut_mask = 16'h2000;
defparam \cpu|dp|reg_file|rf~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N23
dffeas \cpu|dp|reg_file|rf[11][4][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~289_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][4][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~287 (
// Equation(s):
// \cpu|dp|reg_file|rf~287_combout  = (\cpu|dp|reg_file|rf~56_combout  & \cpu|dp|reg_file|rf[0][4][2]~0_combout )

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~56_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[0][4][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~287_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~287 .lut_mask = 16'hCC00;
defparam \cpu|dp|reg_file|rf~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N1
dffeas \cpu|dp|reg_file|rf[10][4][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~287_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][4][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~155 (
// Equation(s):
// \cpu|dp|reg_file|rf~155_combout  = (!\cpu|dp|reg_file|rf~20_combout  & \cpu|dp|reg_file|rf[0][4][2]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~20_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~155_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~155 .lut_mask = 16'h0F00;
defparam \cpu|dp|reg_file|rf~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N5
dffeas \cpu|dp|reg_file|rf[8][4][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~155_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][4][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~288 (
// Equation(s):
// \cpu|dp|reg_file|rf~288_combout  = (\cpu|dp|reg_file|rf~236_combout  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & 
// \cpu|dp|reg_file|rf[0][4][2]~0_combout )))

	.dataa(\cpu|dp|reg_file|rf~236_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datad(\cpu|dp|reg_file|rf[0][4][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~288_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~288 .lut_mask = 16'h0800;
defparam \cpu|dp|reg_file|rf~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N1
dffeas \cpu|dp|reg_file|rf[9][4][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~288_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][4][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux13~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux13~4_combout  = (\cpu|dp|seg_if_id|InstrD [20] & (((\cpu|dp|seg_if_id|InstrD [18]) # (\cpu|dp|reg_file|rf[9][4][2]~q )))) # (!\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|reg_file|rf[8][4][2]~q  & (!\cpu|dp|seg_if_id|InstrD [18])))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|reg_file|rf[8][4][2]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [18]),
	.datad(\cpu|dp|reg_file|rf[9][4][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux13~4 .lut_mask = 16'hAEA4;
defparam \cpu|dp|reg_file|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux13~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux13~5_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux13~4_combout  & (\cpu|dp|reg_file|rf[11][4][2]~q )) # (!\cpu|dp|reg_file|Mux13~4_combout  & ((\cpu|dp|reg_file|rf[10][4][2]~q ))))) # (!\cpu|dp|seg_if_id|InstrD 
// [18] & (((\cpu|dp|reg_file|Mux13~4_combout ))))

	.dataa(\cpu|dp|reg_file|rf[11][4][2]~q ),
	.datab(\cpu|dp|reg_file|rf[10][4][2]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [18]),
	.datad(\cpu|dp|reg_file|Mux13~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux13~5 .lut_mask = 16'hAFC0;
defparam \cpu|dp|reg_file|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux13~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux13~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (((\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ) # (\cpu|dp|reg_file|Mux13~5_combout )))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (\cpu|dp|reg_file|rf[12][4][2]~q  & 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datab(\cpu|dp|reg_file|rf[12][4][2]~q ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datad(\cpu|dp|reg_file|Mux13~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux13~6 .lut_mask = 16'hAEA4;
defparam \cpu|dp|reg_file|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~290 (
// Equation(s):
// \cpu|dp|reg_file|rf~290_combout  = (\cpu|dp|reg_file|rf~63_combout  & \cpu|dp|reg_file|rf[0][4][2]~0_combout )

	.dataa(\cpu|dp|reg_file|rf~63_combout ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[0][4][2]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~290_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~290 .lut_mask = 16'hA0A0;
defparam \cpu|dp|reg_file|rf~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N1
dffeas \cpu|dp|reg_file|rf[14][4][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~290_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][4][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux13~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux13~7_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|reg_file|Mux13~6_combout  & ((\cpu|dp|reg_file|rf[14][4][2]~q ))) # (!\cpu|dp|reg_file|Mux13~6_combout  & (\cpu|dp|reg_file|rf[13][4][2]~q )))) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((\cpu|dp|reg_file|Mux13~6_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datab(\cpu|dp|reg_file|rf[13][4][2]~q ),
	.datac(\cpu|dp|reg_file|Mux13~6_combout ),
	.datad(\cpu|dp|reg_file|rf[14][4][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux13~7 .lut_mask = 16'hF858;
defparam \cpu|dp|reg_file|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N29
dffeas \cpu|dp|seg_id_ex|RD1E[4][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[4][2]~33_combout ),
	.asdata(\cpu|dp|reg_file|Mux13~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[4][2] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N4
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~77 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~77_combout  = ((\cpu|dp|seg_id_ex|RD1E[4][1]~q  $ (\cpu|dp|alu_lanes|alu5|Add0~6_combout  $ (!\cpu|dp|seg_ex_mem|ALUOutputM[4][0]~76 )))) # (GND)
// \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~78  = CARRY((\cpu|dp|seg_id_ex|RD1E[4][1]~q  & ((\cpu|dp|alu_lanes|alu5|Add0~6_combout ) # (!\cpu|dp|seg_ex_mem|ALUOutputM[4][0]~76 ))) # (!\cpu|dp|seg_id_ex|RD1E[4][1]~q  & (\cpu|dp|alu_lanes|alu5|Add0~6_combout  & 
// !\cpu|dp|seg_ex_mem|ALUOutputM[4][0]~76 )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[4][1]~q ),
	.datab(\cpu|dp|alu_lanes|alu5|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|ALUOutputM[4][0]~76 ),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~77_combout ),
	.cout(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~78 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~77 .lut_mask = 16'h698E;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N6
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[4][2]~79 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[4][2]~79_combout  = (\cpu|dp|alu_lanes|alu5|Add0~5_combout  & ((\cpu|dp|seg_id_ex|RD1E[4][2]~q  & (\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~78  & VCC)) # (!\cpu|dp|seg_id_ex|RD1E[4][2]~q  & (!\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~78 
// )))) # (!\cpu|dp|alu_lanes|alu5|Add0~5_combout  & ((\cpu|dp|seg_id_ex|RD1E[4][2]~q  & (!\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~78 )) # (!\cpu|dp|seg_id_ex|RD1E[4][2]~q  & ((\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~78 ) # (GND)))))
// \cpu|dp|seg_ex_mem|ALUOutputM[4][2]~80  = CARRY((\cpu|dp|alu_lanes|alu5|Add0~5_combout  & (!\cpu|dp|seg_id_ex|RD1E[4][2]~q  & !\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~78 )) # (!\cpu|dp|alu_lanes|alu5|Add0~5_combout  & ((!\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~78 
// ) # (!\cpu|dp|seg_id_ex|RD1E[4][2]~q ))))

	.dataa(\cpu|dp|alu_lanes|alu5|Add0~5_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[4][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~78 ),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[4][2]~79_combout ),
	.cout(\cpu|dp|seg_ex_mem|ALUOutputM[4][2]~80 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][2]~79 .lut_mask = 16'h9617;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][2]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X78_Y42_N4
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|ShiftRight0~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|ShiftRight0~4_combout  = (\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout  & ((\cpu|dp|seg_id_ex|RD1E[4][5]~q ))) # (!\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[4][4]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|RD1E[4][4]~q ),
	.datac(\cpu|dp|seg_id_ex|RD1E[4][5]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|ShiftRight0~4 .lut_mask = 16'hF0CC;
defparam \cpu|dp|alu_lanes|alu5|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N22
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|ShiftRight0~7 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|ShiftRight0~7_combout  = (\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[4][3]~q )) # (!\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout  & ((\cpu|dp|seg_id_ex|RD1E[4][2]~q )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[4][3]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[4][2]~q ),
	.datac(gnd),
	.datad(\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|ShiftRight0~7 .lut_mask = 16'hAACC;
defparam \cpu|dp|alu_lanes|alu5|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N8
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[4][2]~125 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[4][2]~125_combout  = (\cpu|dp|seg_id_ex|ALUControlE [0]) # (!\cpu|dp|alu_lanes|alu5|Mux4~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|alu5|Mux4~2_combout ),
	.datad(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[4][2]~125_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][2]~125 .lut_mask = 16'hFF0F;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][2]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N26
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux6~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux6~2_combout  = (!\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout  & ((\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[4][7]~q )) # (!\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout  & ((\cpu|dp|seg_id_ex|RD1E[4][6]~q )))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[4][7]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[4][6]~q ),
	.datac(\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux6~2 .lut_mask = 16'h00AC;
defparam \cpu|dp|alu_lanes|alu5|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N30
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux6~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux6~3_combout  = (!\cpu|dp|alu_lanes|mux3_5|y[3]~15_combout  & (!\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~91_combout  & (!\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~92_combout  & \cpu|dp|alu_lanes|alu5|Mux6~2_combout )))

	.dataa(\cpu|dp|alu_lanes|mux3_5|y[3]~15_combout ),
	.datab(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~91_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~92_combout ),
	.datad(\cpu|dp|alu_lanes|alu5|Mux6~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux6~3 .lut_mask = 16'h0100;
defparam \cpu|dp|alu_lanes|alu5|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N24
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|ShiftLeft0~5 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|ShiftLeft0~5_combout  = (\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[4][1]~q )) # (!\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout  & ((\cpu|dp|seg_id_ex|RD1E[4][2]~q )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[4][1]~q ),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout ),
	.datad(\cpu|dp|seg_id_ex|RD1E[4][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|ShiftLeft0~5 .lut_mask = 16'hAFA0;
defparam \cpu|dp|alu_lanes|alu5|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N22
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|ShiftLeft0~6 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|ShiftLeft0~6_combout  = (\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout  & (((!\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout  & \cpu|dp|seg_id_ex|RD1E[4][0]~q )))) # (!\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout  & 
// (\cpu|dp|alu_lanes|alu5|ShiftLeft0~5_combout ))

	.dataa(\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout ),
	.datab(\cpu|dp|alu_lanes|alu5|ShiftLeft0~5_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout ),
	.datad(\cpu|dp|seg_id_ex|RD1E[4][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|ShiftLeft0~6 .lut_mask = 16'h4E44;
defparam \cpu|dp|alu_lanes|alu5|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N14
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[4][2]~127 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[4][2]~127_combout  = (\cpu|dp|seg_id_ex|ALUControlE [0]) # ((\cpu|dp|alu_lanes|alu5|Mux4~2_combout  & \cpu|dp|alu_lanes|mux3_5|y[1]~9_combout ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.datac(\cpu|dp|alu_lanes|alu5|Mux4~2_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[4][2]~127_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][2]~127 .lut_mask = 16'hFCCC;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][2]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N20
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[4][2]~126 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[4][2]~126_combout  = \cpu|dp|alu_lanes|alu5|Mux4~2_combout  $ (!\cpu|dp|seg_id_ex|ALUControlE [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|alu5|Mux4~2_combout ),
	.datad(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[4][2]~126_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][2]~126 .lut_mask = 16'hF00F;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][2]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N22
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux6~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux6~4_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[4][2]~127_combout  & (((\cpu|dp|alu_lanes|alu5|ShiftLeft0~6_combout  & \cpu|dp|seg_ex_mem|ALUOutputM[4][2]~126_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[4][2]~127_combout  & 
// ((\cpu|dp|alu_lanes|alu5|Mux6~3_combout ) # ((!\cpu|dp|seg_ex_mem|ALUOutputM[4][2]~126_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu5|Mux6~3_combout ),
	.datab(\cpu|dp|alu_lanes|alu5|ShiftLeft0~6_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[4][2]~127_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[4][2]~126_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux6~4 .lut_mask = 16'hCA0F;
defparam \cpu|dp|alu_lanes|alu5|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y42_N0
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux6~5 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux6~5_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[4][2]~125_combout  & (((\cpu|dp|alu_lanes|alu5|Mux6~4_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[4][2]~125_combout  & ((\cpu|dp|alu_lanes|alu5|Mux6~4_combout  & 
// ((\cpu|dp|alu_lanes|alu5|ShiftRight0~7_combout ))) # (!\cpu|dp|alu_lanes|alu5|Mux6~4_combout  & (\cpu|dp|alu_lanes|alu5|ShiftRight0~4_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu5|ShiftRight0~4_combout ),
	.datab(\cpu|dp|alu_lanes|alu5|ShiftRight0~7_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[4][2]~125_combout ),
	.datad(\cpu|dp|alu_lanes|alu5|Mux6~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux6~5 .lut_mask = 16'hFC0A;
defparam \cpu|dp|alu_lanes|alu5|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N6
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux6~7 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux6~7_combout  = (\cpu|dp|seg_id_ex|ALUControlE [1] & ((\cpu|dp|seg_id_ex|ALUControlE [2] & (\cpu|dp|alu_lanes|alu5|Mux6~5_combout )) # (!\cpu|dp|seg_id_ex|ALUControlE [2] & ((\cpu|dp|seg_id_ex|RD1E[4][2]~q ))))) # 
// (!\cpu|dp|seg_id_ex|ALUControlE [1] & (\cpu|dp|alu_lanes|alu5|Mux6~5_combout ))

	.dataa(\cpu|dp|alu_lanes|alu5|Mux6~5_combout ),
	.datab(\cpu|dp|seg_id_ex|ALUControlE [1]),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datad(\cpu|dp|seg_id_ex|RD1E[4][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux6~7 .lut_mask = 16'hAEA2;
defparam \cpu|dp|alu_lanes|alu5|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N30
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux6~6 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux6~6_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & ((\cpu|dp|alu_lanes|alu5|Mux6~7_combout ) # ((\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & \cpu|dp|alu_lanes|mux3_5|y[2]~16_combout )))) # 
// (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & (\cpu|dp|alu_lanes|mux3_5|y[2]~16_combout  $ (((\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & \cpu|dp|alu_lanes|alu5|Mux6~7_combout )))))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_5|y[2]~16_combout ),
	.datad(\cpu|dp|alu_lanes|alu5|Mux6~7_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux6~6 .lut_mask = 16'hDEB0;
defparam \cpu|dp|alu_lanes|alu5|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y42_N7
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[4][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|ALUOutputM[4][2]~79_combout ),
	.asdata(\cpu|dp|alu_lanes|alu5|Mux6~6_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][2] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N0
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|ALUOutputW[4][2]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|ALUOutputW[4][2]~feeder_combout  = \cpu|dp|seg_ex_mem|ALUOutputM[4][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[4][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|ALUOutputW[4][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[4][2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|ALUOutputW[4][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y41_N1
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[4][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|ALUOutputW[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[4][2] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y38_N2
cycloneiv_lcell_comb \data_mem|RAM~16 (
// Equation(s):
// \data_mem|RAM~16_combout  = (\data_mem|RAM~0_q  & \data_mem|RAM_rtl_0|auto_generated|ram_block1a34 )

	.dataa(gnd),
	.datab(\data_mem|RAM~0_q ),
	.datac(gnd),
	.datad(\data_mem|RAM_rtl_0|auto_generated|ram_block1a34 ),
	.cin(gnd),
	.combout(\data_mem|RAM~16_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~16 .lut_mask = 16'hCC00;
defparam \data_mem|RAM~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y38_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][4][2]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][4][2]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~16_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[4][2]~q ))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datab(\cpu|dp|seg_mem_wb|ALUOutputW[4][2]~q ),
	.datac(gnd),
	.datad(\data_mem|RAM~16_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][4][2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][4][2]~0 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf[0][4][2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~156 (
// Equation(s):
// \cpu|dp|reg_file|rf~156_combout  = (\cpu|dp|reg_file|rf~23_combout  & \cpu|dp|reg_file|rf[0][4][2]~0_combout )

	.dataa(\cpu|dp|reg_file|rf~23_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[0][4][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~156_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~156 .lut_mask = 16'hAA00;
defparam \cpu|dp|reg_file|rf~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N13
dffeas \cpu|dp|reg_file|rf[2][4][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~156_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][4][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[4][2]~60 (
// Equation(s):
// \cpu|dp|reg_file|RD2[4][2]~60_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[12][4][2]~q ))) # (!\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[8][4][2]~q ))

	.dataa(\cpu|dp|ra2mux|y[2]~0_combout ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[8][4][2]~q ),
	.datad(\cpu|dp|reg_file|rf[12][4][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[4][2]~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[4][2]~60 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|RD2[4][2]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[4][2]~61 (
// Equation(s):
// \cpu|dp|reg_file|RD2[4][2]~61_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout )))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & 
// ((\cpu|dp|reg_file|RD2[4][2]~60_combout ))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (\cpu|dp|reg_file|rf[2][4][2]~q ))))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datab(\cpu|dp|reg_file|rf[2][4][2]~q ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datad(\cpu|dp|reg_file|RD2[4][2]~60_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[4][2]~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[4][2]~61 .lut_mask = 16'hF4A4;
defparam \cpu|dp|reg_file|RD2[4][2]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[4][2]~62 (
// Equation(s):
// \cpu|dp|reg_file|RD2[4][2]~62_combout  = (\cpu|dp|reg_file|RD2[4][2]~61_combout  & (((\cpu|dp|reg_file|rf[6][4][2]~q ) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout )))) # (!\cpu|dp|reg_file|RD2[4][2]~61_combout  & (\cpu|dp|reg_file|rf[4][4][2]~q  & 
// ((\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ))))

	.dataa(\cpu|dp|reg_file|RD2[4][2]~61_combout ),
	.datab(\cpu|dp|reg_file|rf[4][4][2]~q ),
	.datac(\cpu|dp|reg_file|rf[6][4][2]~q ),
	.datad(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[4][2]~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[4][2]~62 .lut_mask = 16'hE4AA;
defparam \cpu|dp|reg_file|RD2[4][2]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y42_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[4][2]~63 (
// Equation(s):
// \cpu|dp|reg_file|RD2[4][2]~63_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|rf[0][4][2]~q ))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|RD2[4][2]~62_combout ))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|RD2[4][2]~62_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[4][2]~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[4][2]~63 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|RD2[4][2]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y42_N5
dffeas \cpu|dp|seg_id_ex|RD2E[4][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[4][2]~63_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[4][2] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y41_N26
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_5|y[2]~16 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_5|y[2]~16_combout  = ((\cpu|dp|seg_id_ex|RD2E[4][2]~q  & (!\cpu|dp|seg_id_ex|VSIFlagE [1] & !\cpu|dp|seg_id_ex|VSIFlagE [0]))) # (!\cpu|dp|alu_lanes|mux3_1|y[2]~24_combout )

	.dataa(\cpu|dp|seg_id_ex|RD2E[4][2]~q ),
	.datab(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datac(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[2]~24_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_5|y[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_5|y[2]~16 .lut_mask = 16'h02FF;
defparam \cpu|dp|alu_lanes|mux3_5|y[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N12
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux4~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux4~2_combout  = (!\cpu|dp|alu_lanes|mux3_5|y[2]~16_combout  & (!\cpu|dp|alu_lanes|mux3_5|y[3]~15_combout  & (!\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~92_combout  & !\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~91_combout )))

	.dataa(\cpu|dp|alu_lanes|mux3_5|y[2]~16_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_5|y[3]~15_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~92_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~91_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux4~2 .lut_mask = 16'h0001;
defparam \cpu|dp|alu_lanes|alu5|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N8
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux8~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux8~0_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~94_combout  & (((\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~93_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~94_combout  & ((\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~93_combout  & 
// (\cpu|dp|seg_id_ex|RD1E[4][1]~q )) # (!\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~93_combout  & ((\cpu|dp|seg_id_ex|RD1E[4][0]~q )))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[4][1]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[4][0]~q ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~94_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~93_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux8~0 .lut_mask = 16'hFA0C;
defparam \cpu|dp|alu_lanes|alu5|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y42_N14
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|ShiftRight0~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|ShiftRight0~3_combout  = (\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout  & ((\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout  & ((\cpu|dp|seg_id_ex|RD1E[4][7]~q ))) # (!\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[4][6]~q 
// ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[4][6]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[4][7]~q ),
	.datac(\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|ShiftRight0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|ShiftRight0~3 .lut_mask = 16'hC0A0;
defparam \cpu|dp|alu_lanes|alu5|ShiftRight0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y42_N2
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|ShiftRight0~5 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|ShiftRight0~5_combout  = (\cpu|dp|alu_lanes|alu5|ShiftRight0~3_combout ) # ((!\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout  & \cpu|dp|alu_lanes|alu5|ShiftRight0~4_combout ))

	.dataa(\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout ),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|alu5|ShiftRight0~3_combout ),
	.datad(\cpu|dp|alu_lanes|alu5|ShiftRight0~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|ShiftRight0~5 .lut_mask = 16'hF5F0;
defparam \cpu|dp|alu_lanes|alu5|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N18
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux8~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux8~1_combout  = (\cpu|dp|alu_lanes|alu5|Mux8~0_combout  & (((\cpu|dp|alu_lanes|alu5|ShiftRight0~5_combout ) # (!\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~94_combout )))) # (!\cpu|dp|alu_lanes|alu5|Mux8~0_combout  & 
// (\cpu|dp|alu_lanes|alu5|ShiftRight0~7_combout  & (\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~94_combout )))

	.dataa(\cpu|dp|alu_lanes|alu5|ShiftRight0~7_combout ),
	.datab(\cpu|dp|alu_lanes|alu5|Mux8~0_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~94_combout ),
	.datad(\cpu|dp|alu_lanes|alu5|ShiftRight0~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux8~1 .lut_mask = 16'hEC2C;
defparam \cpu|dp|alu_lanes|alu5|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y42_N18
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~191 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~191_combout  = (\cpu|dp|seg_id_ex|ALUControlE [2] & ((!\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~95_combout ))) # (!\cpu|dp|seg_id_ex|ALUControlE [2] & (!\cpu|dp|seg_id_ex|ALUControlE [1]))

	.dataa(\cpu|dp|seg_id_ex|ALUControlE [1]),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~95_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~191_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~191 .lut_mask = 16'h05F5;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N24
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux8~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux8~2_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & (((\cpu|dp|alu_lanes|alu5|Mux8~1_combout  & \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~191_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & 
// ((\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout ) # ((!\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~191_combout ))))

	.dataa(\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout ),
	.datab(\cpu|dp|alu_lanes|alu5|Mux8~1_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~191_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux8~2 .lut_mask = 16'hCA0F;
defparam \cpu|dp|alu_lanes|alu5|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N26
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux8~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux8~3_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & ((\cpu|dp|seg_id_ex|RD1E[4][0]~q  & ((!\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout ) # (!\cpu|dp|alu_lanes|alu5|Mux8~2_combout ))) # (!\cpu|dp|seg_id_ex|RD1E[4][0]~q  & 
// ((\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout ))))) # (!\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & (\cpu|dp|alu_lanes|alu5|Mux8~2_combout ))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datab(\cpu|dp|alu_lanes|alu5|Mux8~2_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[4][0]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux8~3 .lut_mask = 16'h6EE4;
defparam \cpu|dp|alu_lanes|alu5|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N6
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|ShiftLeft0~8 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|ShiftLeft0~8_combout  = (\cpu|dp|seg_id_ex|RD1E[4][0]~q  & (!\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout  & !\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout ))

	.dataa(\cpu|dp|seg_id_ex|RD1E[4][0]~q ),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|ShiftLeft0~8 .lut_mask = 16'h000A;
defparam \cpu|dp|alu_lanes|alu5|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N10
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux8~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux8~4_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout  & (\cpu|dp|alu_lanes|alu5|Mux4~2_combout  & ((\cpu|dp|alu_lanes|alu5|ShiftLeft0~8_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout  & 
// (((\cpu|dp|alu_lanes|alu5|Mux8~3_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu5|Mux4~2_combout ),
	.datab(\cpu|dp|alu_lanes|alu5|Mux8~3_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout ),
	.datad(\cpu|dp|alu_lanes|alu5|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux8~4 .lut_mask = 16'hAC0C;
defparam \cpu|dp|alu_lanes|alu5|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y42_N3
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[4][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|ALUOutputM[4][0]~75_combout ),
	.asdata(\cpu|dp|alu_lanes|alu5|Mux8~4_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y42_N24
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|ALUOutputW[4][0]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|ALUOutputW[4][0]~feeder_combout  = \cpu|dp|seg_ex_mem|ALUOutputM[4][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[4][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|ALUOutputW[4][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[4][0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|ALUOutputW[4][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y42_N25
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[4][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|ALUOutputW[4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[4][0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N12
cycloneiv_lcell_comb \data_mem|RAM~24 (
// Equation(s):
// \data_mem|RAM~24_combout  = (\data_mem|RAM_rtl_0|auto_generated|ram_block1a32  & \data_mem|RAM~0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_mem|RAM_rtl_0|auto_generated|ram_block1a32 ),
	.datad(\data_mem|RAM~0_q ),
	.cin(gnd),
	.combout(\data_mem|RAM~24_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~24 .lut_mask = 16'hF000;
defparam \data_mem|RAM~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[4][4][0]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[4][4][0]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~24_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[4][0]~q ))

	.dataa(\cpu|dp|seg_mem_wb|ALUOutputW[4][0]~q ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datac(gnd),
	.datad(\data_mem|RAM~24_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[4][4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][4][0]~0 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf[4][4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~300 (
// Equation(s):
// \cpu|dp|reg_file|rf~300_combout  = (\cpu|dp|reg_file|rf~42_combout  & ((\cpu|dp|reg_file|rf[4][4][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~42_combout  & (\cpu|dp|seg_mem_wb|WD1W[4][0]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[4][0]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~42_combout ),
	.datad(\cpu|dp|reg_file|rf[4][4][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~300_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~300 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N19
dffeas \cpu|dp|reg_file|rf[1][4][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~300_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][4][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux15~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux15~0_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|seg_if_id|InstrD [20])) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[1][4][0]~q ))) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// (\cpu|dp|reg_file|rf[0][4][0]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[0][4][0]~q ),
	.datad(\cpu|dp|reg_file|rf[1][4][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux15~0 .lut_mask = 16'hDC98;
defparam \cpu|dp|reg_file|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~210 (
// Equation(s):
// \cpu|dp|reg_file|rf~210_combout  = (\cpu|dp|reg_file|rf~23_combout  & ((\cpu|dp|reg_file|rf[4][4][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~23_combout  & (\cpu|dp|seg_mem_wb|WD1W[4][0]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[4][0]~q ),
	.datac(\cpu|dp|reg_file|rf~23_combout ),
	.datad(\cpu|dp|reg_file|rf[4][4][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~210_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~210 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N19
dffeas \cpu|dp|reg_file|rf[2][4][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~210_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][4][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~301 (
// Equation(s):
// \cpu|dp|reg_file|rf~301_combout  = (\cpu|dp|reg_file|rf~44_combout  & ((\cpu|dp|reg_file|rf[4][4][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~44_combout  & (\cpu|dp|seg_mem_wb|WD1W[4][0]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~44_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[4][0]~q ),
	.datad(\cpu|dp|reg_file|rf[4][4][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~301_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~301 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N3
dffeas \cpu|dp|reg_file|rf[3][4][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~301_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][4][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux15~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux15~1_combout  = (\cpu|dp|reg_file|Mux15~0_combout  & (((\cpu|dp|reg_file|rf[3][4][0]~q ) # (!\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|reg_file|Mux15~0_combout  & (\cpu|dp|reg_file|rf[2][4][0]~q  & (\cpu|dp|seg_if_id|InstrD [18])))

	.dataa(\cpu|dp|reg_file|Mux15~0_combout ),
	.datab(\cpu|dp|reg_file|rf[2][4][0]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [18]),
	.datad(\cpu|dp|reg_file|rf[3][4][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux15~1 .lut_mask = 16'hEA4A;
defparam \cpu|dp|reg_file|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~302 (
// Equation(s):
// \cpu|dp|reg_file|rf~302_combout  = (\cpu|dp|reg_file|rf~47_combout  & ((\cpu|dp|reg_file|rf[4][4][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~47_combout  & (\cpu|dp|seg_mem_wb|WD1W[4][0]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~47_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[4][0]~q ),
	.datad(\cpu|dp|reg_file|rf[4][4][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~302_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~302 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N23
dffeas \cpu|dp|reg_file|rf[5][4][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~302_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][4][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~211 (
// Equation(s):
// \cpu|dp|reg_file|rf~211_combout  = (\cpu|dp|reg_file|rf~25_combout  & ((\cpu|dp|reg_file|rf[4][4][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~25_combout  & (\cpu|dp|seg_mem_wb|WD1W[4][0]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[4][0]~q ),
	.datac(\cpu|dp|reg_file|rf~25_combout ),
	.datad(\cpu|dp|reg_file|rf[4][4][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~211_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~211 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y43_N7
dffeas \cpu|dp|reg_file|rf[6][4][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~211_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][4][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y42_N21
dffeas \cpu|dp|reg_file|rf[4][4][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[4][4][0]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[4][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~21_combout ),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][4][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux15~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux15~2_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20]) # ((\cpu|dp|reg_file|rf[6][4][0]~q )))) # (!\cpu|dp|seg_if_id|InstrD [18] & (!\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[4][4][0]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[6][4][0]~q ),
	.datad(\cpu|dp|reg_file|rf[4][4][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux15~2 .lut_mask = 16'hB9A8;
defparam \cpu|dp|reg_file|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~303 (
// Equation(s):
// \cpu|dp|reg_file|rf~303_combout  = (\cpu|dp|reg_file|rf~50_combout  & ((\cpu|dp|reg_file|rf[4][4][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~50_combout  & (\cpu|dp|seg_mem_wb|WD1W[4][0]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[4][0]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~50_combout ),
	.datad(\cpu|dp|reg_file|rf[4][4][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~303_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~303 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N15
dffeas \cpu|dp|reg_file|rf[7][4][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~303_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][4][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux15~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux15~3_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|Mux15~2_combout  & ((\cpu|dp|reg_file|rf[7][4][0]~q ))) # (!\cpu|dp|reg_file|Mux15~2_combout  & (\cpu|dp|reg_file|rf[5][4][0]~q )))) # (!\cpu|dp|seg_if_id|InstrD [20] 
// & (((\cpu|dp|reg_file|Mux15~2_combout ))))

	.dataa(\cpu|dp|reg_file|rf[5][4][0]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|Mux15~2_combout ),
	.datad(\cpu|dp|reg_file|rf[7][4][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux15~3 .lut_mask = 16'hF838;
defparam \cpu|dp|reg_file|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N16
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[4][0]~32 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[4][0]~32_combout  = (\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux15~3_combout ))) # (!\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux15~1_combout ))

	.dataa(\cpu|dp|reg_file|Mux15~1_combout ),
	.datab(\cpu|dp|seg_if_id|InstrD [19]),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Mux15~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[4][0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[4][0]~32 .lut_mask = 16'hEE22;
defparam \cpu|dp|seg_id_ex|RD1E[4][0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~308 (
// Equation(s):
// \cpu|dp|reg_file|rf~308_combout  = (\cpu|dp|reg_file|rf~63_combout  & ((\cpu|dp|reg_file|rf[4][4][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~63_combout  & (\cpu|dp|seg_mem_wb|WD1W[4][0]~q ))

	.dataa(\cpu|dp|reg_file|rf~63_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[4][0]~q ),
	.datad(\cpu|dp|reg_file|rf[4][4][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~308_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~308 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N7
dffeas \cpu|dp|reg_file|rf[14][4][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~308_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][4][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~305 (
// Equation(s):
// \cpu|dp|reg_file|rf~305_combout  = (\cpu|dp|reg_file|rf~56_combout  & ((\cpu|dp|reg_file|rf[4][4][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~56_combout  & (\cpu|dp|seg_mem_wb|WD1W[4][0]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~56_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[4][0]~q ),
	.datad(\cpu|dp|reg_file|rf[4][4][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~305_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~305 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N27
dffeas \cpu|dp|reg_file|rf[10][4][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~305_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][4][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~209 (
// Equation(s):
// \cpu|dp|reg_file|rf~209_combout  = (\cpu|dp|reg_file|rf~20_combout  & (\cpu|dp|seg_mem_wb|WD1W[4][0]~q )) # (!\cpu|dp|reg_file|rf~20_combout  & ((\cpu|dp|reg_file|rf[4][4][0]~0_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[4][0]~q ),
	.datac(\cpu|dp|reg_file|rf~20_combout ),
	.datad(\cpu|dp|reg_file|rf[4][4][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~209_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~209 .lut_mask = 16'hCFC0;
defparam \cpu|dp|reg_file|rf~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N31
dffeas \cpu|dp|reg_file|rf[8][4][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~209_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][4][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~306 (
// Equation(s):
// \cpu|dp|reg_file|rf~306_combout  = (\cpu|dp|reg_file|rf~59_combout  & ((\cpu|dp|reg_file|rf[4][4][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~59_combout  & (\cpu|dp|seg_mem_wb|WD1W[4][0]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[4][0]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~59_combout ),
	.datad(\cpu|dp|reg_file|rf[4][4][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~306_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~306 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N9
dffeas \cpu|dp|reg_file|rf[9][4][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~306_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][4][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux15~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux15~4_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18]) # ((\cpu|dp|reg_file|rf[9][4][0]~q )))) # (!\cpu|dp|seg_if_id|InstrD [20] & (!\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|reg_file|rf[8][4][0]~q )))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[8][4][0]~q ),
	.datad(\cpu|dp|reg_file|rf[9][4][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux15~4 .lut_mask = 16'hBA98;
defparam \cpu|dp|reg_file|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~307 (
// Equation(s):
// \cpu|dp|reg_file|rf~307_combout  = (\cpu|dp|reg_file|rf~61_combout  & ((\cpu|dp|reg_file|rf[4][4][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~61_combout  & (\cpu|dp|seg_mem_wb|WD1W[4][0]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[4][0]~q ),
	.datac(\cpu|dp|reg_file|rf~61_combout ),
	.datad(\cpu|dp|reg_file|rf[4][4][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~307_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~307 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N25
dffeas \cpu|dp|reg_file|rf[11][4][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~307_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][4][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux15~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux15~5_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux15~4_combout  & ((\cpu|dp|reg_file|rf[11][4][0]~q ))) # (!\cpu|dp|reg_file|Mux15~4_combout  & (\cpu|dp|reg_file|rf[10][4][0]~q )))) # (!\cpu|dp|seg_if_id|InstrD 
// [18] & (((\cpu|dp|reg_file|Mux15~4_combout ))))

	.dataa(\cpu|dp|reg_file|rf[10][4][0]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|Mux15~4_combout ),
	.datad(\cpu|dp|reg_file|rf[11][4][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux15~5 .lut_mask = 16'hF838;
defparam \cpu|dp|reg_file|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~208 (
// Equation(s):
// \cpu|dp|reg_file|rf~208_combout  = (\cpu|dp|reg_file|rf~18_combout  & ((\cpu|dp|reg_file|rf[4][4][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~18_combout  & (\cpu|dp|seg_mem_wb|WD1W[4][0]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[4][0]~q ),
	.datac(\cpu|dp|reg_file|rf~18_combout ),
	.datad(\cpu|dp|reg_file|rf[4][4][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~208_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~208 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N13
dffeas \cpu|dp|reg_file|rf[12][4][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~208_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][4][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux15~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux15~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ) # ((\cpu|dp|reg_file|Mux15~5_combout )))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  
// & ((\cpu|dp|reg_file|rf[12][4][0]~q ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datac(\cpu|dp|reg_file|Mux15~5_combout ),
	.datad(\cpu|dp|reg_file|rf[12][4][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux15~6 .lut_mask = 16'hB9A8;
defparam \cpu|dp|reg_file|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~304 (
// Equation(s):
// \cpu|dp|reg_file|rf~304_combout  = (\cpu|dp|reg_file|rf~54_combout  & ((\cpu|dp|reg_file|rf[4][4][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~54_combout  & (\cpu|dp|seg_mem_wb|WD1W[4][0]~q ))

	.dataa(\cpu|dp|reg_file|rf~54_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[4][0]~q ),
	.datad(\cpu|dp|reg_file|rf[4][4][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~304_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~304 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N15
dffeas \cpu|dp|reg_file|rf[13][4][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~304_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][4][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux15~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux15~7_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|reg_file|Mux15~6_combout  & (\cpu|dp|reg_file|rf[14][4][0]~q )) # (!\cpu|dp|reg_file|Mux15~6_combout  & ((\cpu|dp|reg_file|rf[13][4][0]~q ))))) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((\cpu|dp|reg_file|Mux15~6_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datab(\cpu|dp|reg_file|rf[14][4][0]~q ),
	.datac(\cpu|dp|reg_file|Mux15~6_combout ),
	.datad(\cpu|dp|reg_file|rf[13][4][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux15~7 .lut_mask = 16'hDAD0;
defparam \cpu|dp|reg_file|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y42_N17
dffeas \cpu|dp|seg_id_ex|RD1E[4][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[4][0]~32_combout ),
	.asdata(\cpu|dp|reg_file|Mux15~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[4][0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N0
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|ShiftLeft0~7 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|ShiftLeft0~7_combout  = (!\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout  & ((\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout  & ((\cpu|dp|seg_id_ex|RD1E[4][0]~q ))) # (!\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[4][1]~q 
// ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[4][1]~q ),
	.datab(\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout ),
	.datad(\cpu|dp|seg_id_ex|RD1E[4][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|ShiftLeft0~7 .lut_mask = 16'h3202;
defparam \cpu|dp|alu_lanes|alu5|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y42_N28
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|ShiftRight0~6 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|ShiftRight0~6_combout  = (\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout  & ((\cpu|dp|seg_id_ex|RD1E[4][4]~q ))) # (!\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[4][3]~q ))

	.dataa(\cpu|dp|seg_id_ex|RD1E[4][3]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[4][4]~q ),
	.datac(gnd),
	.datad(\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|ShiftRight0~6 .lut_mask = 16'hCCAA;
defparam \cpu|dp|alu_lanes|alu5|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N4
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux7~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux7~0_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~93_combout  & (((\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~94_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~93_combout  & ((\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~94_combout  & 
// ((\cpu|dp|alu_lanes|alu5|ShiftRight0~6_combout ))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~94_combout  & (\cpu|dp|seg_id_ex|RD1E[4][1]~q ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[4][1]~q ),
	.datab(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~93_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~94_combout ),
	.datad(\cpu|dp|alu_lanes|alu5|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux7~0 .lut_mask = 16'hF2C2;
defparam \cpu|dp|alu_lanes|alu5|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y42_N24
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|ShiftRight0~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|ShiftRight0~1_combout  = (\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[4][6]~q )) # (!\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout  & ((\cpu|dp|seg_id_ex|RD1E[4][5]~q )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[4][6]~q ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|RD1E[4][5]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|ShiftRight0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|ShiftRight0~1 .lut_mask = 16'hAAF0;
defparam \cpu|dp|alu_lanes|alu5|ShiftRight0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N16
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|ShiftRight0~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|ShiftRight0~2_combout  = (\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout  & (!\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[4][7]~q ))) # (!\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout  & 
// (((\cpu|dp|alu_lanes|alu5|ShiftRight0~1_combout ))))

	.dataa(\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[4][7]~q ),
	.datad(\cpu|dp|alu_lanes|alu5|ShiftRight0~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|ShiftRight0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|ShiftRight0~2 .lut_mask = 16'h7340;
defparam \cpu|dp|alu_lanes|alu5|ShiftRight0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N10
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux7~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux7~1_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~93_combout  & ((\cpu|dp|alu_lanes|alu5|Mux7~0_combout  & ((\cpu|dp|alu_lanes|alu5|ShiftRight0~2_combout ))) # (!\cpu|dp|alu_lanes|alu5|Mux7~0_combout  & 
// (\cpu|dp|seg_id_ex|RD1E[4][2]~q )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~93_combout  & (((\cpu|dp|alu_lanes|alu5|Mux7~0_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[4][2]~q ),
	.datab(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~93_combout ),
	.datac(\cpu|dp|alu_lanes|alu5|Mux7~0_combout ),
	.datad(\cpu|dp|alu_lanes|alu5|ShiftRight0~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux7~1 .lut_mask = 16'hF838;
defparam \cpu|dp|alu_lanes|alu5|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N20
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux7~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux7~2_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & (\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~191_combout  & ((\cpu|dp|alu_lanes|alu5|Mux7~1_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & 
// (((\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout )) # (!\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~191_combout )))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.datab(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~191_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout ),
	.datad(\cpu|dp|alu_lanes|alu5|Mux7~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux7~2 .lut_mask = 16'hD951;
defparam \cpu|dp|alu_lanes|alu5|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N6
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux7~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux7~3_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & ((\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout  & ((!\cpu|dp|alu_lanes|alu5|Mux7~2_combout ) # (!\cpu|dp|seg_id_ex|RD1E[4][1]~q ))) # (!\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout  
// & (\cpu|dp|seg_id_ex|RD1E[4][1]~q )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & (((\cpu|dp|alu_lanes|alu5|Mux7~2_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[4][1]~q ),
	.datad(\cpu|dp|alu_lanes|alu5|Mux7~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux7~3 .lut_mask = 16'h7DA8;
defparam \cpu|dp|alu_lanes|alu5|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N8
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux7~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux7~4_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout  & (\cpu|dp|alu_lanes|alu5|Mux4~2_combout  & (\cpu|dp|alu_lanes|alu5|ShiftLeft0~7_combout ))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout  & 
// (((\cpu|dp|alu_lanes|alu5|Mux7~3_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu5|Mux4~2_combout ),
	.datab(\cpu|dp|alu_lanes|alu5|ShiftLeft0~7_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout ),
	.datad(\cpu|dp|alu_lanes|alu5|Mux7~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux7~4 .lut_mask = 16'h8F80;
defparam \cpu|dp|alu_lanes|alu5|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y42_N5
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[4][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~77_combout ),
	.asdata(\cpu|dp|alu_lanes|alu5|Mux7~4_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N18
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|ALUOutputW[4][1]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|ALUOutputW[4][1]~feeder_combout  = \cpu|dp|seg_ex_mem|ALUOutputM[4][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|ALUOutputW[4][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[4][1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|ALUOutputW[4][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N19
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[4][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|ALUOutputW[4][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[4][1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y38_N16
cycloneiv_lcell_comb \data_mem|RAM~19 (
// Equation(s):
// \data_mem|RAM~19_combout  = (\data_mem|RAM~0_q  & \data_mem|RAM_rtl_0|auto_generated|ram_block1a33 )

	.dataa(gnd),
	.datab(\data_mem|RAM~0_q ),
	.datac(gnd),
	.datad(\data_mem|RAM_rtl_0|auto_generated|ram_block1a33 ),
	.cin(gnd),
	.combout(\data_mem|RAM~19_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~19 .lut_mask = 16'hCC00;
defparam \data_mem|RAM~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y38_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][4][1]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][4][1]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~19_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[4][1]~q ))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datab(\cpu|dp|seg_mem_wb|ALUOutputW[4][1]~q ),
	.datac(gnd),
	.datad(\data_mem|RAM~19_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][4][1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][4][1]~0 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf[0][4][1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~177 (
// Equation(s):
// \cpu|dp|reg_file|rf~177_combout  = (!\cpu|dp|reg_file|rf~21_combout  & \cpu|dp|reg_file|rf[0][4][1]~0_combout )

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~21_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[0][4][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~177_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~177 .lut_mask = 16'h3300;
defparam \cpu|dp|reg_file|rf~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N27
dffeas \cpu|dp|reg_file|rf[4][4][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~177_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][4][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[4][1]~73 (
// Equation(s):
// \cpu|dp|reg_file|RD2[4][1]~73_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ) # ((\cpu|dp|reg_file|rf[4][4][1]~q )))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  
// & ((\cpu|dp|reg_file|rf[2][4][1]~q ))))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datac(\cpu|dp|reg_file|rf[4][4][1]~q ),
	.datad(\cpu|dp|reg_file|rf[2][4][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[4][1]~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[4][1]~73 .lut_mask = 16'hB9A8;
defparam \cpu|dp|reg_file|RD2[4][1]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[4][1]~72 (
// Equation(s):
// \cpu|dp|reg_file|RD2[4][1]~72_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[12][4][1]~q )) # (!\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[8][4][1]~q )))

	.dataa(\cpu|dp|reg_file|rf[12][4][1]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[8][4][1]~q ),
	.datad(\cpu|dp|ra2mux|y[2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[4][1]~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[4][1]~72 .lut_mask = 16'hAAF0;
defparam \cpu|dp|reg_file|RD2[4][1]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[4][1]~74 (
// Equation(s):
// \cpu|dp|reg_file|RD2[4][1]~74_combout  = (\cpu|dp|reg_file|RD2[4][1]~73_combout  & (((\cpu|dp|reg_file|rf[6][4][1]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ))) # (!\cpu|dp|reg_file|RD2[4][1]~73_combout  & (\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & 
// ((\cpu|dp|reg_file|RD2[4][1]~72_combout ))))

	.dataa(\cpu|dp|reg_file|RD2[4][1]~73_combout ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datac(\cpu|dp|reg_file|rf[6][4][1]~q ),
	.datad(\cpu|dp|reg_file|RD2[4][1]~72_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[4][1]~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[4][1]~74 .lut_mask = 16'hE6A2;
defparam \cpu|dp|reg_file|RD2[4][1]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[4][1]~75 (
// Equation(s):
// \cpu|dp|reg_file|RD2[4][1]~75_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|rf[0][4][1]~q ))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|RD2[4][1]~74_combout ))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|RD2[4][1]~74_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[4][1]~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[4][1]~75 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|RD2[4][1]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N9
dffeas \cpu|dp|seg_id_ex|RD2E[4][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[4][1]~75_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[4][1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N14
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[1]~26 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[1]~26_combout  = (\cpu|dp|seg_id_ex|RA2E [1] & ((\cpu|dp|seg_id_ex|RD2E[2][1]~q ))) # (!\cpu|dp|seg_id_ex|RA2E [1] & (\cpu|dp|seg_id_ex|RD2E[0][1]~q ))

	.dataa(\cpu|dp|seg_id_ex|RA2E [1]),
	.datab(\cpu|dp|seg_id_ex|RD2E[0][1]~q ),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|RD2E[2][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[1]~26 .lut_mask = 16'hEE44;
defparam \cpu|dp|alu_lanes|mux3_1|y[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N16
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[1]~27 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[1]~27_combout  = (\cpu|dp|seg_id_ex|RD2E[4][1]~q  & ((\cpu|dp|alu_lanes|mux3_1|y[7]~4_combout ) # ((\cpu|dp|alu_lanes|mux3_1|y[1]~26_combout  & \cpu|dp|alu_lanes|mux3_1|y[7]~6_combout )))) # (!\cpu|dp|seg_id_ex|RD2E[4][1]~q  & 
// (((\cpu|dp|alu_lanes|mux3_1|y[1]~26_combout  & \cpu|dp|alu_lanes|mux3_1|y[7]~6_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD2E[4][1]~q ),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[7]~4_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[1]~26_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[7]~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[1]~27 .lut_mask = 16'hF888;
defparam \cpu|dp|alu_lanes|mux3_1|y[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y41_N20
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Add0~6 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Add0~6_combout  = \cpu|dp|seg_id_ex|ALUControlE [2] $ (((\cpu|dp|alu_lanes|mux3_1|y[1]~28_combout ) # ((!\cpu|dp|seg_id_ex|VSIFlagE [1] & \cpu|dp|alu_lanes|mux3_1|y[1]~27_combout ))))

	.dataa(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datab(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[1]~27_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[1]~28_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Add0~6 .lut_mask = 16'h559A;
defparam \cpu|dp|alu_lanes|alu1|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N12
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux7~6 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux7~6_combout  = (\cpu|dp|seg_id_ex|ALUControlE [1] & (((\cpu|dp|seg_id_ex|ALUControlE [0])))) # (!\cpu|dp|seg_id_ex|ALUControlE [1] & ((\cpu|dp|seg_id_ex|ALUControlE [0] & ((\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout ))) # 
// (!\cpu|dp|seg_id_ex|ALUControlE [0] & (\cpu|dp|alu_lanes|alu1|Add0~12_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu1|Add0~12_combout ),
	.datab(\cpu|dp|seg_id_ex|ALUControlE [1]),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux7~6 .lut_mask = 16'hF2C2;
defparam \cpu|dp|alu_lanes|alu1|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N10
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux7~7 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux7~7_combout  = (\cpu|dp|seg_id_ex|ALUControlE [1] & ((\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout  & ((\cpu|dp|alu_lanes|alu1|Mux7~6_combout ) # (!\cpu|dp|seg_id_ex|RD1E[0][1]~q ))) # (!\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout  & 
// ((\cpu|dp|seg_id_ex|RD1E[0][1]~q ))))) # (!\cpu|dp|seg_id_ex|ALUControlE [1] & (\cpu|dp|alu_lanes|alu1|Mux7~6_combout ))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux7~6_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout ),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [1]),
	.datad(\cpu|dp|seg_id_ex|RD1E[0][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux7~7 .lut_mask = 16'hBACA;
defparam \cpu|dp|alu_lanes|alu1|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N20
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|ShiftLeft0~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|ShiftLeft0~1_combout  = (\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout  & (\cpu|dp|seg_id_ex|RD1E[0][0]~q )) # (!\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout  & ((\cpu|dp|seg_id_ex|RD1E[0][1]~q )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[0][0]~q ),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout ),
	.datad(\cpu|dp|seg_id_ex|RD1E[0][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|ShiftLeft0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|ShiftLeft0~1 .lut_mask = 16'hAFA0;
defparam \cpu|dp|alu_lanes|alu1|ShiftLeft0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N4
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux7~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux7~0_combout  = (\cpu|dp|seg_id_ex|ALUControlE [0] & (!\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout  & (\cpu|dp|alu_lanes|alu1|Mux4~1_combout  & \cpu|dp|alu_lanes|alu1|ShiftLeft0~1_combout )))

	.dataa(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux4~1_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux7~0 .lut_mask = 16'h2000;
defparam \cpu|dp|alu_lanes|alu1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N26
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux5~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux5~0_combout  = (!\cpu|dp|alu_lanes|mux3_1|y[0]~31_combout  & (\cpu|dp|seg_id_ex|RD1E[0][7]~q  & ((\cpu|dp|seg_id_ex|VSIFlagE [1]) # (!\cpu|dp|alu_lanes|mux3_1|y[0]~30_combout ))))

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[0]~31_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[0][7]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[0]~30_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux5~0 .lut_mask = 16'h2030;
defparam \cpu|dp|alu_lanes|alu1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N16
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|ShiftRight0~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|ShiftRight0~2_combout  = (\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout  & (\cpu|dp|seg_id_ex|RD1E[0][4]~q )) # (!\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout  & ((\cpu|dp|seg_id_ex|RD1E[0][3]~q )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[0][4]~q ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|RD1E[0][3]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|ShiftRight0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|ShiftRight0~2 .lut_mask = 16'hAAF0;
defparam \cpu|dp|alu_lanes|alu1|ShiftRight0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N20
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux7~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux7~3_combout  = (\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout  & ((\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout  & (\cpu|dp|alu_lanes|alu1|Mux5~0_combout )) # (!\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout  & 
// ((\cpu|dp|alu_lanes|alu1|ShiftRight0~2_combout )))))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux5~0_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|ShiftRight0~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux7~3 .lut_mask = 16'h8C80;
defparam \cpu|dp|alu_lanes|alu1|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N16
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|ShiftRight0~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|ShiftRight0~1_combout  = (\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout  & (\cpu|dp|seg_id_ex|RD1E[0][6]~q )) # (!\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout  & ((\cpu|dp|seg_id_ex|RD1E[0][5]~q )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[0][6]~q ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|RD1E[0][5]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|ShiftRight0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|ShiftRight0~1 .lut_mask = 16'hAAF0;
defparam \cpu|dp|alu_lanes|alu1|ShiftRight0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N8
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux7~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux7~1_combout  = (\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout  & (\cpu|dp|seg_id_ex|RD1E[0][2]~q )) # (!\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout  & ((\cpu|dp|seg_id_ex|RD1E[0][1]~q )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[0][2]~q ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|RD1E[0][1]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux7~1 .lut_mask = 16'hAAF0;
defparam \cpu|dp|alu_lanes|alu1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N26
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux7~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux7~2_combout  = (!\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout  & ((\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout  & (\cpu|dp|alu_lanes|alu1|ShiftRight0~1_combout )) # (!\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout  & 
// ((\cpu|dp|alu_lanes|alu1|Mux7~1_combout )))))

	.dataa(\cpu|dp|alu_lanes|alu1|ShiftRight0~1_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux7~1_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux7~2 .lut_mask = 16'h00B8;
defparam \cpu|dp|alu_lanes|alu1|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N30
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux7~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux7~4_combout  = (!\cpu|dp|seg_id_ex|ALUControlE [0] & (\cpu|dp|alu_lanes|alu1|ShiftLeft0~4_combout  & ((\cpu|dp|alu_lanes|alu1|Mux7~3_combout ) # (\cpu|dp|alu_lanes|alu1|Mux7~2_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux7~3_combout ),
	.datab(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.datac(\cpu|dp|alu_lanes|alu1|Mux7~2_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux7~4 .lut_mask = 16'h3200;
defparam \cpu|dp|alu_lanes|alu1|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N18
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux7~5 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux7~5_combout  = (\cpu|dp|seg_id_ex|ALUControlE [1] & (\cpu|dp|alu_lanes|alu1|Add0~12_combout )) # (!\cpu|dp|seg_id_ex|ALUControlE [1] & (((\cpu|dp|alu_lanes|alu1|Mux7~0_combout ) # (\cpu|dp|alu_lanes|alu1|Mux7~4_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu1|Add0~12_combout ),
	.datab(\cpu|dp|seg_id_ex|ALUControlE [1]),
	.datac(\cpu|dp|alu_lanes|alu1|Mux7~0_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Mux7~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux7~5 .lut_mask = 16'hBBB8;
defparam \cpu|dp|alu_lanes|alu1|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N10
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux7~8 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux7~8_combout  = (\cpu|dp|seg_id_ex|ALUControlE [2] & ((\cpu|dp|alu_lanes|alu1|Mux7~5_combout ))) # (!\cpu|dp|seg_id_ex|ALUControlE [2] & (\cpu|dp|alu_lanes|alu1|Mux7~7_combout ))

	.dataa(gnd),
	.datab(\cpu|dp|alu_lanes|alu1|Mux7~7_combout ),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datad(\cpu|dp|alu_lanes|alu1|Mux7~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux7~8 .lut_mask = 16'hFC0C;
defparam \cpu|dp|alu_lanes|alu1|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N11
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[0][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|alu_lanes|alu1|Mux7~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[0][1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y40_N13
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[0][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_ex_mem|ALUOutputM[0][1]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[0][1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y40_N2
cycloneiv_lcell_comb \data_mem|RAM~20 (
// Equation(s):
// \data_mem|RAM~20_combout  = (\data_mem|RAM~0_q  & \data_mem|RAM_rtl_0|auto_generated|ram_block1a1 )

	.dataa(gnd),
	.datab(\data_mem|RAM~0_q ),
	.datac(gnd),
	.datad(\data_mem|RAM_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\data_mem|RAM~20_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~20 .lut_mask = 16'hCC00;
defparam \data_mem|RAM~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y40_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[8][0][1]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[8][0][1]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~20_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[0][1]~q ))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datab(\cpu|dp|seg_mem_wb|ALUOutputW[0][1]~q ),
	.datac(gnd),
	.datad(\data_mem|RAM~20_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[8][0][1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][0][1]~0 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf[8][0][1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~191 (
// Equation(s):
// \cpu|dp|reg_file|rf~191_combout  = (\cpu|dp|reg_file|rf~50_combout  & ((\cpu|dp|reg_file|rf[8][0][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~50_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][1]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[0][1]~q ),
	.datac(\cpu|dp|reg_file|rf~50_combout ),
	.datad(\cpu|dp|reg_file|rf[8][0][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~191_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~191 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N31
dffeas \cpu|dp|reg_file|rf[7][0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~191_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][0][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~190 (
// Equation(s):
// \cpu|dp|reg_file|rf~190_combout  = (\cpu|dp|reg_file|rf~47_combout  & ((\cpu|dp|reg_file|rf[8][0][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~47_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][1]~q ))

	.dataa(\cpu|dp|reg_file|rf~47_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[0][1]~q ),
	.datac(\cpu|dp|reg_file|rf[8][0][1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~190_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~190 .lut_mask = 16'hE4E4;
defparam \cpu|dp|reg_file|rf~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N15
dffeas \cpu|dp|reg_file|rf[5][0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~190_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][0][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux46~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux46~2_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20]) # ((\cpu|dp|reg_file|rf[6][0][1]~q )))) # (!\cpu|dp|seg_if_id|InstrD [18] & (!\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[4][0][1]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[6][0][1]~q ),
	.datad(\cpu|dp|reg_file|rf[4][0][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux46~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux46~2 .lut_mask = 16'hB9A8;
defparam \cpu|dp|reg_file|Mux46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux46~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux46~3_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|Mux46~2_combout  & (\cpu|dp|reg_file|rf[7][0][1]~q )) # (!\cpu|dp|reg_file|Mux46~2_combout  & ((\cpu|dp|reg_file|rf[5][0][1]~q ))))) # (!\cpu|dp|seg_if_id|InstrD [20] 
// & (((\cpu|dp|reg_file|Mux46~2_combout ))))

	.dataa(\cpu|dp|reg_file|rf[7][0][1]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[5][0][1]~q ),
	.datad(\cpu|dp|reg_file|Mux46~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux46~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux46~3 .lut_mask = 16'hBBC0;
defparam \cpu|dp|reg_file|Mux46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~189 (
// Equation(s):
// \cpu|dp|reg_file|rf~189_combout  = (\cpu|dp|reg_file|rf~44_combout  & ((\cpu|dp|reg_file|rf[8][0][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~44_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][1]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][1]~q ),
	.datab(\cpu|dp|reg_file|rf~44_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][0][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~189_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~189 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N13
dffeas \cpu|dp|reg_file|rf[3][0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~189_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][0][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~188 (
// Equation(s):
// \cpu|dp|reg_file|rf~188_combout  = (\cpu|dp|reg_file|rf~42_combout  & ((\cpu|dp|reg_file|rf[8][0][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~42_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][1]~q ))

	.dataa(\cpu|dp|reg_file|rf~42_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[0][1]~q ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][0][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~188_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~188 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N17
dffeas \cpu|dp|reg_file|rf[1][0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~188_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][0][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux46~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux46~0_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|seg_if_id|InstrD [20])) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[1][0][1]~q ))) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// (\cpu|dp|reg_file|rf[0][0][1]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[0][0][1]~q ),
	.datad(\cpu|dp|reg_file|rf[1][0][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux46~0 .lut_mask = 16'hDC98;
defparam \cpu|dp|reg_file|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux46~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux46~1_combout  = (\cpu|dp|reg_file|Mux46~0_combout  & ((\cpu|dp|reg_file|rf[3][0][1]~q ) # ((!\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|reg_file|Mux46~0_combout  & (((\cpu|dp|reg_file|rf[2][0][1]~q  & \cpu|dp|seg_if_id|InstrD 
// [18]))))

	.dataa(\cpu|dp|reg_file|rf[3][0][1]~q ),
	.datab(\cpu|dp|reg_file|rf[2][0][1]~q ),
	.datac(\cpu|dp|reg_file|Mux46~0_combout ),
	.datad(\cpu|dp|seg_if_id|InstrD [18]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux46~1 .lut_mask = 16'hACF0;
defparam \cpu|dp|reg_file|Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N0
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[0][1]~7 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[0][1]~7_combout  = (\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux46~3_combout )) # (!\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux46~1_combout )))

	.dataa(\cpu|dp|seg_if_id|InstrD [19]),
	.datab(\cpu|dp|reg_file|Mux46~3_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Mux46~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[0][1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[0][1]~7 .lut_mask = 16'hDD88;
defparam \cpu|dp|seg_id_ex|RD1E[0][1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~193 (
// Equation(s):
// \cpu|dp|reg_file|rf~193_combout  = (\cpu|dp|reg_file|rf~56_combout  & ((\cpu|dp|reg_file|rf[8][0][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~56_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][1]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[0][1]~q ),
	.datac(\cpu|dp|reg_file|rf~56_combout ),
	.datad(\cpu|dp|reg_file|rf[8][0][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~193_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~193 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N25
dffeas \cpu|dp|reg_file|rf[10][0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~193_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][0][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~195 (
// Equation(s):
// \cpu|dp|reg_file|rf~195_combout  = (\cpu|dp|reg_file|rf~61_combout  & ((\cpu|dp|reg_file|rf[8][0][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~61_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][1]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[0][1]~q ),
	.datac(\cpu|dp|reg_file|rf~61_combout ),
	.datad(\cpu|dp|reg_file|rf[8][0][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~195_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~195 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N11
dffeas \cpu|dp|reg_file|rf[11][0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~195_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][0][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~194 (
// Equation(s):
// \cpu|dp|reg_file|rf~194_combout  = (\cpu|dp|reg_file|rf~59_combout  & ((\cpu|dp|reg_file|rf[8][0][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~59_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][1]~q ))

	.dataa(\cpu|dp|reg_file|rf~59_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[0][1]~q ),
	.datac(\cpu|dp|reg_file|rf[8][0][1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~194_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~194 .lut_mask = 16'hE4E4;
defparam \cpu|dp|reg_file|rf~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N5
dffeas \cpu|dp|reg_file|rf[9][0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~194_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][0][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux46~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux46~4_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|seg_if_id|InstrD [20])) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|reg_file|rf[9][0][1]~q )) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// ((\cpu|dp|reg_file|rf[8][0][1]~q )))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[9][0][1]~q ),
	.datad(\cpu|dp|reg_file|rf[8][0][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux46~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux46~4 .lut_mask = 16'hD9C8;
defparam \cpu|dp|reg_file|Mux46~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux46~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux46~5_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux46~4_combout  & ((\cpu|dp|reg_file|rf[11][0][1]~q ))) # (!\cpu|dp|reg_file|Mux46~4_combout  & (\cpu|dp|reg_file|rf[10][0][1]~q )))) # (!\cpu|dp|seg_if_id|InstrD 
// [18] & (((\cpu|dp|reg_file|Mux46~4_combout ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|reg_file|rf[10][0][1]~q ),
	.datac(\cpu|dp|reg_file|rf[11][0][1]~q ),
	.datad(\cpu|dp|reg_file|Mux46~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux46~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux46~5 .lut_mask = 16'hF588;
defparam \cpu|dp|reg_file|Mux46~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux46~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux46~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout )))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|reg_file|Mux46~5_combout 
// ))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (\cpu|dp|reg_file|rf[12][0][1]~q ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datab(\cpu|dp|reg_file|rf[12][0][1]~q ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datad(\cpu|dp|reg_file|Mux46~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux46~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux46~6 .lut_mask = 16'hF4A4;
defparam \cpu|dp|reg_file|Mux46~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~196 (
// Equation(s):
// \cpu|dp|reg_file|rf~196_combout  = (\cpu|dp|reg_file|rf~63_combout  & ((\cpu|dp|reg_file|rf[8][0][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~63_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][1]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~63_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[0][1]~q ),
	.datad(\cpu|dp|reg_file|rf[8][0][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~196_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~196 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N31
dffeas \cpu|dp|reg_file|rf[14][0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~196_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][0][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~192 (
// Equation(s):
// \cpu|dp|reg_file|rf~192_combout  = (\cpu|dp|reg_file|rf~54_combout  & ((\cpu|dp|reg_file|rf[8][0][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~54_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][1]~q ))

	.dataa(\cpu|dp|reg_file|rf~54_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[0][1]~q ),
	.datad(\cpu|dp|reg_file|rf[8][0][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~192_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~192 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N21
dffeas \cpu|dp|reg_file|rf[13][0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~192_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][0][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux46~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux46~7_combout  = (\cpu|dp|reg_file|Mux46~6_combout  & ((\cpu|dp|reg_file|rf[14][0][1]~q ) # ((!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout )))) # (!\cpu|dp|reg_file|Mux46~6_combout  & (((\cpu|dp|reg_file|rf[13][0][1]~q  & 
// \cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ))))

	.dataa(\cpu|dp|reg_file|Mux46~6_combout ),
	.datab(\cpu|dp|reg_file|rf[14][0][1]~q ),
	.datac(\cpu|dp|reg_file|rf[13][0][1]~q ),
	.datad(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux46~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux46~7 .lut_mask = 16'hD8AA;
defparam \cpu|dp|reg_file|Mux46~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N1
dffeas \cpu|dp|seg_id_ex|RD1E[0][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[0][1]~7_combout ),
	.asdata(\cpu|dp|reg_file|Mux46~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[0][1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N4
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WD1M[0][2]~36 (
// Equation(s):
// \cpu|dp|seg_ex_mem|WD1M[0][2]~36_combout  = ((\cpu|dp|seg_id_ex|RD1E[0][2]~q  $ (\cpu|dp|seg_id_ex|ImmE [2] $ (!\cpu|dp|seg_ex_mem|WD1M[0][1]~35 )))) # (GND)
// \cpu|dp|seg_ex_mem|WD1M[0][2]~37  = CARRY((\cpu|dp|seg_id_ex|RD1E[0][2]~q  & ((\cpu|dp|seg_id_ex|ImmE [2]) # (!\cpu|dp|seg_ex_mem|WD1M[0][1]~35 ))) # (!\cpu|dp|seg_id_ex|RD1E[0][2]~q  & (\cpu|dp|seg_id_ex|ImmE [2] & !\cpu|dp|seg_ex_mem|WD1M[0][1]~35 )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[0][2]~q ),
	.datab(\cpu|dp|seg_id_ex|ImmE [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|WD1M[0][1]~35 ),
	.combout(\cpu|dp|seg_ex_mem|WD1M[0][2]~36_combout ),
	.cout(\cpu|dp|seg_ex_mem|WD1M[0][2]~37 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[0][2]~36 .lut_mask = 16'h698E;
defparam \cpu|dp|seg_ex_mem|WD1M[0][2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y44_N5
dffeas \cpu|dp|seg_ex_mem|WD1M[0][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WD1M[0][2]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WD1M[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[0][2] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WD1M[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N20
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|WD1W[0][2]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|WD1W[0][2]~feeder_combout  = \cpu|dp|seg_ex_mem|WD1M[0][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|WD1M[0][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|WD1W[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[0][2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|WD1W[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N21
dffeas \cpu|dp|seg_mem_wb|WD1W[0][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|WD1W[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|WD1W[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[0][2] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|WD1W[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~168 (
// Equation(s):
// \cpu|dp|reg_file|rf~168_combout  = (\cpu|dp|reg_file|rf~47_combout  & ((\cpu|dp|reg_file|rf[4][0][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~47_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][2]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[0][2]~q ),
	.datac(\cpu|dp|reg_file|rf~47_combout ),
	.datad(\cpu|dp|reg_file|rf[4][0][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~168_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~168 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N27
dffeas \cpu|dp|reg_file|rf[5][0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~168_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][0][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~169 (
// Equation(s):
// \cpu|dp|reg_file|rf~169_combout  = (\cpu|dp|reg_file|rf~50_combout  & ((\cpu|dp|reg_file|rf[4][0][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~50_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][2]~q ))

	.dataa(\cpu|dp|reg_file|rf~50_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[0][2]~q ),
	.datac(\cpu|dp|reg_file|rf[4][0][2]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~169_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~169 .lut_mask = 16'hE4E4;
defparam \cpu|dp|reg_file|rf~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N29
dffeas \cpu|dp|reg_file|rf[7][0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~169_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][0][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux45~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux45~2_combout  = (\cpu|dp|seg_if_id|InstrD [20] & (((\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|reg_file|rf[6][0][2]~q )) # (!\cpu|dp|seg_if_id|InstrD [18] & 
// ((\cpu|dp|reg_file|rf[4][0][2]~q )))))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|reg_file|rf[6][0][2]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [18]),
	.datad(\cpu|dp|reg_file|rf[4][0][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux45~2 .lut_mask = 16'hE5E0;
defparam \cpu|dp|reg_file|Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux45~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux45~3_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|Mux45~2_combout  & ((\cpu|dp|reg_file|rf[7][0][2]~q ))) # (!\cpu|dp|reg_file|Mux45~2_combout  & (\cpu|dp|reg_file|rf[5][0][2]~q )))) # (!\cpu|dp|seg_if_id|InstrD [20] 
// & (((\cpu|dp|reg_file|Mux45~2_combout ))))

	.dataa(\cpu|dp|reg_file|rf[5][0][2]~q ),
	.datab(\cpu|dp|reg_file|rf[7][0][2]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|reg_file|Mux45~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux45~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux45~3 .lut_mask = 16'hCFA0;
defparam \cpu|dp|reg_file|Mux45~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~166 (
// Equation(s):
// \cpu|dp|reg_file|rf~166_combout  = (\cpu|dp|reg_file|rf~42_combout  & ((\cpu|dp|reg_file|rf[4][0][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~42_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][2]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][2]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~42_combout ),
	.datad(\cpu|dp|reg_file|rf[4][0][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~166_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~166 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N3
dffeas \cpu|dp|reg_file|rf[1][0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~166_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][0][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux45~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux45~0_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[1][0][2]~q ) # ((\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|seg_if_id|InstrD [20] & (((!\cpu|dp|seg_if_id|InstrD [18] & \cpu|dp|reg_file|rf[0][0][2]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|reg_file|rf[1][0][2]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [18]),
	.datad(\cpu|dp|reg_file|rf[0][0][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux45~0 .lut_mask = 16'hADA8;
defparam \cpu|dp|reg_file|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~167 (
// Equation(s):
// \cpu|dp|reg_file|rf~167_combout  = (\cpu|dp|reg_file|rf~44_combout  & ((\cpu|dp|reg_file|rf[4][0][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~44_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][2]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[0][2]~q ),
	.datac(\cpu|dp|reg_file|rf~44_combout ),
	.datad(\cpu|dp|reg_file|rf[4][0][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~167_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~167 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N17
dffeas \cpu|dp|reg_file|rf[3][0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~167_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][0][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux45~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux45~1_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux45~0_combout  & ((\cpu|dp|reg_file|rf[3][0][2]~q ))) # (!\cpu|dp|reg_file|Mux45~0_combout  & (\cpu|dp|reg_file|rf[2][0][2]~q )))) # (!\cpu|dp|seg_if_id|InstrD [18] 
// & (((\cpu|dp|reg_file|Mux45~0_combout ))))

	.dataa(\cpu|dp|reg_file|rf[2][0][2]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|Mux45~0_combout ),
	.datad(\cpu|dp|reg_file|rf[3][0][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux45~1 .lut_mask = 16'hF838;
defparam \cpu|dp|reg_file|Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N8
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[0][2]~0 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[0][2]~0_combout  = (\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux45~3_combout )) # (!\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux45~1_combout )))

	.dataa(\cpu|dp|reg_file|Mux45~3_combout ),
	.datab(\cpu|dp|seg_if_id|InstrD [19]),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Mux45~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[0][2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[0][2]~0 .lut_mask = 16'hBB88;
defparam \cpu|dp|seg_id_ex|RD1E[0][2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~174 (
// Equation(s):
// \cpu|dp|reg_file|rf~174_combout  = (\cpu|dp|reg_file|rf~63_combout  & ((\cpu|dp|reg_file|rf[4][0][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~63_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][2]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][2]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~63_combout ),
	.datad(\cpu|dp|reg_file|rf[4][0][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~174_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~174 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N17
dffeas \cpu|dp|reg_file|rf[14][0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~174_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][0][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~173 (
// Equation(s):
// \cpu|dp|reg_file|rf~173_combout  = (\cpu|dp|reg_file|rf~54_combout  & ((\cpu|dp|reg_file|rf[4][0][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~54_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][2]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~54_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[0][2]~q ),
	.datad(\cpu|dp|reg_file|rf[4][0][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~173_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~173 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N25
dffeas \cpu|dp|reg_file|rf[13][0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~173_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][0][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux45~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux45~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((\cpu|dp|reg_file|rf[13][0][2]~q ) # (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout )))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (\cpu|dp|reg_file|rf[12][0][2]~q  & 
// ((!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ))))

	.dataa(\cpu|dp|reg_file|rf[12][0][2]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datac(\cpu|dp|reg_file|rf[13][0][2]~q ),
	.datad(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux45~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux45~6 .lut_mask = 16'hCCE2;
defparam \cpu|dp|reg_file|Mux45~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~172 (
// Equation(s):
// \cpu|dp|reg_file|rf~172_combout  = (\cpu|dp|reg_file|rf~61_combout  & ((\cpu|dp|reg_file|rf[4][0][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~61_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][2]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[0][2]~q ),
	.datac(\cpu|dp|reg_file|rf~61_combout ),
	.datad(\cpu|dp|reg_file|rf[4][0][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~172_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~172 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N9
dffeas \cpu|dp|reg_file|rf[11][0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~172_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][0][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~170 (
// Equation(s):
// \cpu|dp|reg_file|rf~170_combout  = (\cpu|dp|reg_file|rf~56_combout  & ((\cpu|dp|reg_file|rf[4][0][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~56_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][2]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][2]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~56_combout ),
	.datad(\cpu|dp|reg_file|rf[4][0][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~170_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~170 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y37_N19
dffeas \cpu|dp|reg_file|rf[10][0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~170_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][0][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~171 (
// Equation(s):
// \cpu|dp|reg_file|rf~171_combout  = (\cpu|dp|reg_file|rf~59_combout  & ((\cpu|dp|reg_file|rf[4][0][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~59_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][2]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[0][2]~q ),
	.datac(\cpu|dp|reg_file|rf~59_combout ),
	.datad(\cpu|dp|reg_file|rf[4][0][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~171_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~171 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N7
dffeas \cpu|dp|reg_file|rf[9][0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~171_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][0][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux45~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux45~4_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[9][0][2]~q ) # ((\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|seg_if_id|InstrD [20] & (((!\cpu|dp|seg_if_id|InstrD [18] & \cpu|dp|reg_file|rf[8][0][2]~q ))))

	.dataa(\cpu|dp|reg_file|rf[9][0][2]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|seg_if_id|InstrD [18]),
	.datad(\cpu|dp|reg_file|rf[8][0][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux45~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux45~4 .lut_mask = 16'hCBC8;
defparam \cpu|dp|reg_file|Mux45~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux45~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux45~5_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux45~4_combout  & (\cpu|dp|reg_file|rf[11][0][2]~q )) # (!\cpu|dp|reg_file|Mux45~4_combout  & ((\cpu|dp|reg_file|rf[10][0][2]~q ))))) # (!\cpu|dp|seg_if_id|InstrD 
// [18] & (((\cpu|dp|reg_file|Mux45~4_combout ))))

	.dataa(\cpu|dp|reg_file|rf[11][0][2]~q ),
	.datab(\cpu|dp|reg_file|rf[10][0][2]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [18]),
	.datad(\cpu|dp|reg_file|Mux45~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux45~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux45~5 .lut_mask = 16'hAFC0;
defparam \cpu|dp|reg_file|Mux45~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux45~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux45~7_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|reg_file|Mux45~6_combout  & (\cpu|dp|reg_file|rf[14][0][2]~q )) # (!\cpu|dp|reg_file|Mux45~6_combout  & ((\cpu|dp|reg_file|Mux45~5_combout ))))) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (((\cpu|dp|reg_file|Mux45~6_combout ))))

	.dataa(\cpu|dp|reg_file|rf[14][0][2]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datac(\cpu|dp|reg_file|Mux45~6_combout ),
	.datad(\cpu|dp|reg_file|Mux45~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux45~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux45~7 .lut_mask = 16'hBCB0;
defparam \cpu|dp|reg_file|Mux45~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N9
dffeas \cpu|dp|seg_id_ex|RD1E[0][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[0][2]~0_combout ),
	.asdata(\cpu|dp|reg_file|Mux45~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[0][2] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y44_N7
dffeas \cpu|dp|seg_ex_mem|WD1M[0][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WD1M[0][3]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WD1M[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[0][3] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WD1M[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N2
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|WD1W[0][3]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|WD1W[0][3]~feeder_combout  = \cpu|dp|seg_ex_mem|WD1M[0][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|WD1M[0][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|WD1W[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[0][3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|WD1W[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N3
dffeas \cpu|dp|seg_mem_wb|WD1W[0][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|WD1W[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|WD1W[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[0][3] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|WD1W[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~145 (
// Equation(s):
// \cpu|dp|reg_file|rf~145_combout  = (\cpu|dp|reg_file|rf~44_combout  & ((\cpu|dp|reg_file|rf[8][0][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~44_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][3]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][3]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~44_combout ),
	.datad(\cpu|dp|reg_file|rf[8][0][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~145_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~145 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N13
dffeas \cpu|dp|reg_file|rf[3][0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~145_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][0][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~144 (
// Equation(s):
// \cpu|dp|reg_file|rf~144_combout  = (\cpu|dp|reg_file|rf~42_combout  & ((\cpu|dp|reg_file|rf[8][0][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~42_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][3]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[0][3]~q ),
	.datac(\cpu|dp|reg_file|rf~42_combout ),
	.datad(\cpu|dp|reg_file|rf[8][0][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~144_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~144 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N9
dffeas \cpu|dp|reg_file|rf[1][0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~144_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][0][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux44~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux44~0_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[1][0][3]~q ) # ((\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|seg_if_id|InstrD [20] & (((!\cpu|dp|seg_if_id|InstrD [18] & \cpu|dp|reg_file|rf[0][0][3]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|reg_file|rf[1][0][3]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [18]),
	.datad(\cpu|dp|reg_file|rf[0][0][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux44~0 .lut_mask = 16'hADA8;
defparam \cpu|dp|reg_file|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux44~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux44~1_combout  = (\cpu|dp|reg_file|Mux44~0_combout  & ((\cpu|dp|reg_file|rf[3][0][3]~q ) # ((!\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|reg_file|Mux44~0_combout  & (((\cpu|dp|seg_if_id|InstrD [18] & \cpu|dp|reg_file|rf[2][0][3]~q 
// ))))

	.dataa(\cpu|dp|reg_file|rf[3][0][3]~q ),
	.datab(\cpu|dp|reg_file|Mux44~0_combout ),
	.datac(\cpu|dp|seg_if_id|InstrD [18]),
	.datad(\cpu|dp|reg_file|rf[2][0][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux44~1 .lut_mask = 16'hBC8C;
defparam \cpu|dp|reg_file|Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~147 (
// Equation(s):
// \cpu|dp|reg_file|rf~147_combout  = (\cpu|dp|reg_file|rf~50_combout  & ((\cpu|dp|reg_file|rf[8][0][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~50_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][3]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][3]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~50_combout ),
	.datad(\cpu|dp|reg_file|rf[8][0][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~147_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~147 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N23
dffeas \cpu|dp|reg_file|rf[7][0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~147_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][0][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux44~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux44~2_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|rf[6][0][3]~q ) # ((\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|seg_if_id|InstrD [18] & (((!\cpu|dp|seg_if_id|InstrD [20] & \cpu|dp|reg_file|rf[4][0][3]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|reg_file|rf[6][0][3]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|reg_file|rf[4][0][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux44~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux44~2 .lut_mask = 16'hADA8;
defparam \cpu|dp|reg_file|Mux44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~146 (
// Equation(s):
// \cpu|dp|reg_file|rf~146_combout  = (\cpu|dp|reg_file|rf~47_combout  & ((\cpu|dp|reg_file|rf[8][0][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~47_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][3]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][3]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~47_combout ),
	.datad(\cpu|dp|reg_file|rf[8][0][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~146_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~146 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N1
dffeas \cpu|dp|reg_file|rf[5][0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~146_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][0][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux44~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux44~3_combout  = (\cpu|dp|reg_file|Mux44~2_combout  & ((\cpu|dp|reg_file|rf[7][0][3]~q ) # ((!\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|reg_file|Mux44~2_combout  & (((\cpu|dp|seg_if_id|InstrD [20] & \cpu|dp|reg_file|rf[5][0][3]~q 
// ))))

	.dataa(\cpu|dp|reg_file|rf[7][0][3]~q ),
	.datab(\cpu|dp|reg_file|Mux44~2_combout ),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|reg_file|rf[5][0][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux44~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux44~3 .lut_mask = 16'hBC8C;
defparam \cpu|dp|reg_file|Mux44~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N10
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[0][3]~1 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[0][3]~1_combout  = (\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux44~3_combout ))) # (!\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux44~1_combout ))

	.dataa(\cpu|dp|reg_file|Mux44~1_combout ),
	.datab(\cpu|dp|seg_if_id|InstrD [19]),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Mux44~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[0][3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[0][3]~1 .lut_mask = 16'hEE22;
defparam \cpu|dp|seg_id_ex|RD1E[0][3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~148 (
// Equation(s):
// \cpu|dp|reg_file|rf~148_combout  = (\cpu|dp|reg_file|rf~54_combout  & ((\cpu|dp|reg_file|rf[8][0][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~54_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][3]~q ))

	.dataa(\cpu|dp|reg_file|rf~54_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[0][3]~q ),
	.datac(\cpu|dp|reg_file|rf[8][0][3]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~148_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~148 .lut_mask = 16'hE4E4;
defparam \cpu|dp|reg_file|rf~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N29
dffeas \cpu|dp|reg_file|rf[13][0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~148_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][0][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~152 (
// Equation(s):
// \cpu|dp|reg_file|rf~152_combout  = (\cpu|dp|reg_file|rf~63_combout  & ((\cpu|dp|reg_file|rf[8][0][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~63_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][3]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][3]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~63_combout ),
	.datad(\cpu|dp|reg_file|rf[8][0][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~152_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~152 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N11
dffeas \cpu|dp|reg_file|rf[14][0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~152_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][0][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~151 (
// Equation(s):
// \cpu|dp|reg_file|rf~151_combout  = (\cpu|dp|reg_file|rf~61_combout  & ((\cpu|dp|reg_file|rf[8][0][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~61_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][3]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][3]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[8][0][3]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~61_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~151_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~151 .lut_mask = 16'hF0AA;
defparam \cpu|dp|reg_file|rf~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N13
dffeas \cpu|dp|reg_file|rf[11][0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~151_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][0][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~149 (
// Equation(s):
// \cpu|dp|reg_file|rf~149_combout  = (\cpu|dp|reg_file|rf~56_combout  & ((\cpu|dp|reg_file|rf[8][0][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~56_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][3]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][3]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~56_combout ),
	.datad(\cpu|dp|reg_file|rf[8][0][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~149_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~149 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N11
dffeas \cpu|dp|reg_file|rf[10][0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~149_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][0][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~150 (
// Equation(s):
// \cpu|dp|reg_file|rf~150_combout  = (\cpu|dp|reg_file|rf~59_combout  & ((\cpu|dp|reg_file|rf[8][0][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~59_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][3]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][3]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~59_combout ),
	.datad(\cpu|dp|reg_file|rf[8][0][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~150_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~150 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N19
dffeas \cpu|dp|reg_file|rf[9][0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~150_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][0][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux44~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux44~4_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18]) # ((\cpu|dp|reg_file|rf[9][0][3]~q )))) # (!\cpu|dp|seg_if_id|InstrD [20] & (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|rf[8][0][3]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[9][0][3]~q ),
	.datad(\cpu|dp|reg_file|rf[8][0][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux44~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux44~4 .lut_mask = 16'hB9A8;
defparam \cpu|dp|reg_file|Mux44~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux44~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux44~5_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux44~4_combout  & (\cpu|dp|reg_file|rf[11][0][3]~q )) # (!\cpu|dp|reg_file|Mux44~4_combout  & ((\cpu|dp|reg_file|rf[10][0][3]~q ))))) # (!\cpu|dp|seg_if_id|InstrD 
// [18] & (((\cpu|dp|reg_file|Mux44~4_combout ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|reg_file|rf[11][0][3]~q ),
	.datac(\cpu|dp|reg_file|rf[10][0][3]~q ),
	.datad(\cpu|dp|reg_file|Mux44~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux44~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux44~5 .lut_mask = 16'hDDA0;
defparam \cpu|dp|reg_file|Mux44~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux44~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux44~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout )))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|reg_file|Mux44~5_combout 
// ))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (\cpu|dp|reg_file|rf[12][0][3]~q ))))

	.dataa(\cpu|dp|reg_file|rf[12][0][3]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datad(\cpu|dp|reg_file|Mux44~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux44~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux44~6 .lut_mask = 16'hF2C2;
defparam \cpu|dp|reg_file|Mux44~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux44~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux44~7_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|reg_file|Mux44~6_combout  & ((\cpu|dp|reg_file|rf[14][0][3]~q ))) # (!\cpu|dp|reg_file|Mux44~6_combout  & (\cpu|dp|reg_file|rf[13][0][3]~q )))) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((\cpu|dp|reg_file|Mux44~6_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datab(\cpu|dp|reg_file|rf[13][0][3]~q ),
	.datac(\cpu|dp|reg_file|rf[14][0][3]~q ),
	.datad(\cpu|dp|reg_file|Mux44~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux44~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux44~7 .lut_mask = 16'hF588;
defparam \cpu|dp|reg_file|Mux44~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N11
dffeas \cpu|dp|seg_id_ex|RD1E[0][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[0][3]~1_combout ),
	.asdata(\cpu|dp|reg_file|Mux44~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[0][3] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N6
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux5~9 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux5~9_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & (\cpu|dp|alu_lanes|alu1|Mux5~8_combout )) # (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & (\cpu|dp|alu_lanes|mux3_1|y[3]~44_combout  $ (((\cpu|dp|alu_lanes|alu1|Mux5~8_combout 
//  & \cpu|dp|seg_id_ex|RD1E[0][3]~q )))))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[0][3]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[3]~44_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux5~9 .lut_mask = 16'h9DC8;
defparam \cpu|dp|alu_lanes|alu1|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N4
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|result_r~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|result_r~0_combout  = (\cpu|dp|alu_lanes|mux3_1|y[3]~21_combout ) # ((\cpu|dp|seg_id_ex|RD1E[0][3]~q ) # (!\cpu|dp|alu_lanes|mux3_1|y[3]~20_combout ))

	.dataa(gnd),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[3]~21_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[0][3]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[3]~20_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|result_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|result_r~0 .lut_mask = 16'hFCFF;
defparam \cpu|dp|alu_lanes|alu1|result_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N10
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|ShiftLeft0~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|ShiftLeft0~2_combout  = (\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout  & (\cpu|dp|seg_id_ex|RD1E[0][2]~q )) # (!\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout  & ((\cpu|dp|seg_id_ex|RD1E[0][3]~q )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[0][2]~q ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|RD1E[0][3]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|ShiftLeft0~2 .lut_mask = 16'hAAF0;
defparam \cpu|dp|alu_lanes|alu1|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N18
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|ShiftLeft0~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|ShiftLeft0~3_combout  = (\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout  & ((\cpu|dp|alu_lanes|alu1|ShiftLeft0~1_combout ))) # (!\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout  & (\cpu|dp|alu_lanes|alu1|ShiftLeft0~2_combout ))

	.dataa(\cpu|dp|alu_lanes|alu1|ShiftLeft0~2_combout ),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|ShiftLeft0~3 .lut_mask = 16'hFA0A;
defparam \cpu|dp|alu_lanes|alu1|ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N26
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux5~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux5~2_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~0_combout  & (!\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout  & \cpu|dp|alu_lanes|alu1|ShiftLeft0~4_combout ))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux5~0_combout ),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux5~2 .lut_mask = 16'h0A00;
defparam \cpu|dp|alu_lanes|alu1|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N20
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux5~5 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux5~5_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~4_combout  & (\cpu|dp|alu_lanes|alu1|ShiftLeft0~3_combout  & ((\cpu|dp|alu_lanes|alu1|Mux5~3_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~4_combout  & 
// (((\cpu|dp|alu_lanes|alu1|Mux5~2_combout ) # (!\cpu|dp|alu_lanes|alu1|Mux5~3_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux5~4_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|ShiftLeft0~3_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux5~2_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Mux5~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux5~5 .lut_mask = 16'hD855;
defparam \cpu|dp|alu_lanes|alu1|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N28
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux5~6 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux5~6_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~1_combout  & ((\cpu|dp|alu_lanes|alu1|Mux5~5_combout  & ((\cpu|dp|alu_lanes|alu1|ShiftRight0~2_combout ))) # (!\cpu|dp|alu_lanes|alu1|Mux5~5_combout  & 
// (\cpu|dp|alu_lanes|alu1|ShiftRight0~1_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~1_combout  & (((\cpu|dp|alu_lanes|alu1|Mux5~5_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu1|ShiftRight0~1_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|ShiftRight0~2_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux5~1_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Mux5~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux5~6 .lut_mask = 16'hCFA0;
defparam \cpu|dp|alu_lanes|alu1|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y39_N22
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux5~10 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux5~10_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~9_combout  & ((\cpu|dp|alu_lanes|alu1|result_r~0_combout ) # ((!\cpu|dp|alu_lanes|alu1|Mux5~7_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~9_combout  & 
// (((\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & \cpu|dp|alu_lanes|alu1|Mux5~6_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux5~9_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|result_r~0_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Mux5~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux5~10 .lut_mask = 16'hDA8A;
defparam \cpu|dp|alu_lanes|alu1|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N8
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux5~12 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux5~12_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~11_combout  & (\cpu|dp|alu_lanes|alu1|Mux5~10_combout )) # (!\cpu|dp|alu_lanes|alu1|Mux5~11_combout  & ((\cpu|dp|alu_lanes|alu1|Add0~16_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux5~10_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Add0~16_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux5~12 .lut_mask = 16'hF3C0;
defparam \cpu|dp|alu_lanes|alu1|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N9
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[0][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|alu_lanes|alu1|Mux5~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[0][3] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N20
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|ALUOutputW[0][3]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|ALUOutputW[0][3]~feeder_combout  = \cpu|dp|seg_ex_mem|ALUOutputM[0][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[0][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|ALUOutputW[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[0][3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|ALUOutputW[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N21
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[0][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|ALUOutputW[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[0][3] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N24
cycloneiv_lcell_comb \data_mem|RAM~14 (
// Equation(s):
// \data_mem|RAM~14_combout  = (\data_mem|RAM~0_q  & \data_mem|RAM_rtl_0|auto_generated|ram_block1a3 )

	.dataa(gnd),
	.datab(\data_mem|RAM~0_q ),
	.datac(gnd),
	.datad(\data_mem|RAM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\data_mem|RAM~14_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~14 .lut_mask = 16'hCC00;
defparam \data_mem|RAM~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[8][0][3]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[8][0][3]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~14_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[0][3]~q ))

	.dataa(\cpu|dp|seg_mem_wb|ALUOutputW[0][3]~q ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datac(gnd),
	.datad(\data_mem|RAM~14_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[8][0][3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][0][3]~0 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf[8][0][3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N5
dffeas \cpu|dp|reg_file|rf[0][4][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[0][4][3]~0_combout ),
	.asdata(\cpu|dp|reg_file|rf[8][0][3]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|dp|reg_file|rf~28_combout ),
	.sload(\cpu|dp|reg_file|always0~0_combout ),
	.ena(\cpu|dp|reg_file|rf[0][4][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][4][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[4][3]~51 (
// Equation(s):
// \cpu|dp|reg_file|RD2[4][3]~51_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|rf[0][4][3]~q ))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|RD2[4][3]~50_combout ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|RD2[4][3]~50_combout ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[4][3]~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[4][3]~51 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|RD2[4][3]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N23
dffeas \cpu|dp|seg_id_ex|RD2E[4][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[4][3]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[4][3] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N0
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_5|y[3]~15 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_5|y[3]~15_combout  = ((!\cpu|dp|seg_id_ex|VSIFlagE [0] & (\cpu|dp|seg_id_ex|RD2E[4][3]~q  & !\cpu|dp|seg_id_ex|VSIFlagE [1]))) # (!\cpu|dp|alu_lanes|mux3_1|y[3]~20_combout )

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datab(\cpu|dp|seg_id_ex|RD2E[4][3]~q ),
	.datac(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[3]~20_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_5|y[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_5|y[3]~15 .lut_mask = 16'h04FF;
defparam \cpu|dp|alu_lanes|mux3_5|y[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N14
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Add0~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Add0~4_combout  = \cpu|dp|seg_id_ex|ALUControlE [2] $ (\cpu|dp|alu_lanes|mux3_5|y[3]~15_combout )

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datac(\cpu|dp|alu_lanes|mux3_5|y[3]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Add0~4 .lut_mask = 16'h3C3C;
defparam \cpu|dp|alu_lanes|alu5|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N8
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[4][3]~81 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[4][3]~81_combout  = ((\cpu|dp|seg_id_ex|RD1E[4][3]~q  $ (\cpu|dp|alu_lanes|alu5|Add0~4_combout  $ (!\cpu|dp|seg_ex_mem|ALUOutputM[4][2]~80 )))) # (GND)
// \cpu|dp|seg_ex_mem|ALUOutputM[4][3]~82  = CARRY((\cpu|dp|seg_id_ex|RD1E[4][3]~q  & ((\cpu|dp|alu_lanes|alu5|Add0~4_combout ) # (!\cpu|dp|seg_ex_mem|ALUOutputM[4][2]~80 ))) # (!\cpu|dp|seg_id_ex|RD1E[4][3]~q  & (\cpu|dp|alu_lanes|alu5|Add0~4_combout  & 
// !\cpu|dp|seg_ex_mem|ALUOutputM[4][2]~80 )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[4][3]~q ),
	.datab(\cpu|dp|alu_lanes|alu5|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|ALUOutputM[4][2]~80 ),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[4][3]~81_combout ),
	.cout(\cpu|dp|seg_ex_mem|ALUOutputM[4][3]~82 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][3]~81 .lut_mask = 16'h698E;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][3]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N18
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux5~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux5~0_combout  = (!\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout  & (!\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout  & (!\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~95_combout  & \cpu|dp|seg_id_ex|RD1E[4][7]~q )))

	.dataa(\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~95_combout ),
	.datad(\cpu|dp|seg_id_ex|RD1E[4][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux5~0 .lut_mask = 16'h0100;
defparam \cpu|dp|alu_lanes|alu5|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N16
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux5~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux5~1_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[4][2]~126_combout  & ((\cpu|dp|seg_ex_mem|ALUOutputM[4][2]~127_combout  & (\cpu|dp|alu_lanes|alu5|ShiftLeft0~3_combout )) # (!\cpu|dp|seg_ex_mem|ALUOutputM[4][2]~127_combout  & 
// ((\cpu|dp|alu_lanes|alu5|Mux5~0_combout ))))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[4][2]~126_combout  & (((!\cpu|dp|seg_ex_mem|ALUOutputM[4][2]~127_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu5|ShiftLeft0~3_combout ),
	.datab(\cpu|dp|seg_ex_mem|ALUOutputM[4][2]~126_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[4][2]~127_combout ),
	.datad(\cpu|dp|alu_lanes|alu5|Mux5~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux5~1 .lut_mask = 16'h8F83;
defparam \cpu|dp|alu_lanes|alu5|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y42_N10
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux5~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux5~2_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[4][2]~125_combout  & (((\cpu|dp|alu_lanes|alu5|Mux5~1_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[4][2]~125_combout  & ((\cpu|dp|alu_lanes|alu5|Mux5~1_combout  & 
// ((\cpu|dp|alu_lanes|alu5|ShiftRight0~6_combout ))) # (!\cpu|dp|alu_lanes|alu5|Mux5~1_combout  & (\cpu|dp|alu_lanes|alu5|ShiftRight0~1_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu5|ShiftRight0~1_combout ),
	.datab(\cpu|dp|alu_lanes|alu5|ShiftRight0~6_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[4][2]~125_combout ),
	.datad(\cpu|dp|alu_lanes|alu5|Mux5~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux5~2 .lut_mask = 16'hFC0A;
defparam \cpu|dp|alu_lanes|alu5|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N24
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux5~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux5~3_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & ((\cpu|dp|alu_lanes|alu5|Mux5~2_combout ) # ((\cpu|dp|alu_lanes|alu1|Mux5~8_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & 
// (((!\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & \cpu|dp|alu_lanes|mux3_5|y[3]~15_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu5|Mux5~2_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_5|y[3]~15_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux5~3 .lut_mask = 16'hCBC8;
defparam \cpu|dp|alu_lanes|alu5|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N22
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux5~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux5~4_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & ((\cpu|dp|seg_id_ex|RD1E[4][3]~q  & ((\cpu|dp|alu_lanes|alu5|Mux5~3_combout ) # (!\cpu|dp|alu_lanes|mux3_5|y[3]~15_combout ))) # (!\cpu|dp|seg_id_ex|RD1E[4][3]~q  & 
// (\cpu|dp|alu_lanes|mux3_5|y[3]~15_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & (((\cpu|dp|alu_lanes|alu5|Mux5~3_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[4][3]~q ),
	.datab(\cpu|dp|alu_lanes|mux3_5|y[3]~15_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datad(\cpu|dp|alu_lanes|alu5|Mux5~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux5~4 .lut_mask = 16'hEF60;
defparam \cpu|dp|alu_lanes|alu5|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y42_N9
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[4][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|ALUOutputM[4][3]~81_combout ),
	.asdata(\cpu|dp|alu_lanes|alu5|Mux5~4_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][3] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N20
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|ALUOutputW[4][3]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|ALUOutputW[4][3]~feeder_combout  = \cpu|dp|seg_ex_mem|ALUOutputM[4][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[4][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|ALUOutputW[4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[4][3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|ALUOutputW[4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y42_N21
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[4][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|ALUOutputW[4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[4][3] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N10
cycloneiv_lcell_comb \data_mem|RAM~13 (
// Equation(s):
// \data_mem|RAM~13_combout  = (\data_mem|RAM~0_q  & \data_mem|RAM_rtl_0|auto_generated|ram_block1a35 )

	.dataa(\data_mem|RAM~0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_mem|RAM_rtl_0|auto_generated|ram_block1a35 ),
	.cin(gnd),
	.combout(\data_mem|RAM~13_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~13 .lut_mask = 16'hAA00;
defparam \data_mem|RAM~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][4][3]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][4][3]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~13_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[4][3]~q ))

	.dataa(\cpu|dp|seg_mem_wb|ALUOutputW[4][3]~q ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datac(gnd),
	.datad(\data_mem|RAM~13_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][4][3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][4][3]~0 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf[0][4][3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~134 (
// Equation(s):
// \cpu|dp|reg_file|rf~134_combout  = (\cpu|dp|reg_file|rf~23_combout  & \cpu|dp|reg_file|rf[0][4][3]~0_combout )

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~23_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[0][4][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~134_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~134 .lut_mask = 16'hCC00;
defparam \cpu|dp|reg_file|rf~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N15
dffeas \cpu|dp|reg_file|rf[2][4][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~134_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][4][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~274 (
// Equation(s):
// \cpu|dp|reg_file|rf~274_combout  = (\cpu|dp|reg_file|rf~52_combout  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (\cpu|dp|reg_file|rf[0][4][3]~0_combout  & 
// !\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 )))

	.dataa(\cpu|dp|reg_file|rf~52_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datac(\cpu|dp|reg_file|rf[0][4][3]~0_combout ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~274_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~274 .lut_mask = 16'h0020;
defparam \cpu|dp|reg_file|rf~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N3
dffeas \cpu|dp|reg_file|rf[3][4][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~274_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][4][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~273 (
// Equation(s):
// \cpu|dp|reg_file|rf~273_combout  = (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (\cpu|dp|reg_file|rf~236_combout  & 
// \cpu|dp|reg_file|rf[0][4][3]~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datac(\cpu|dp|reg_file|rf~236_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~273_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~273 .lut_mask = 16'h1000;
defparam \cpu|dp|reg_file|rf~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N3
dffeas \cpu|dp|reg_file|rf[1][4][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~273_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][4][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux12~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux12~0_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[1][4][3]~q ) # ((\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|seg_if_id|InstrD [20] & (((\cpu|dp|reg_file|rf[0][4][3]~q  & !\cpu|dp|seg_if_id|InstrD [18]))))

	.dataa(\cpu|dp|reg_file|rf[1][4][3]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[0][4][3]~q ),
	.datad(\cpu|dp|seg_if_id|InstrD [18]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux12~0 .lut_mask = 16'hCCB8;
defparam \cpu|dp|reg_file|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux12~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux12~1_combout  = (\cpu|dp|reg_file|Mux12~0_combout  & (((\cpu|dp|reg_file|rf[3][4][3]~q ) # (!\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|reg_file|Mux12~0_combout  & (\cpu|dp|reg_file|rf[2][4][3]~q  & ((\cpu|dp|seg_if_id|InstrD 
// [18]))))

	.dataa(\cpu|dp|reg_file|rf[2][4][3]~q ),
	.datab(\cpu|dp|reg_file|rf[3][4][3]~q ),
	.datac(\cpu|dp|reg_file|Mux12~0_combout ),
	.datad(\cpu|dp|seg_if_id|InstrD [18]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux12~1 .lut_mask = 16'hCAF0;
defparam \cpu|dp|reg_file|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~275 (
// Equation(s):
// \cpu|dp|reg_file|rf~275_combout  = (\cpu|dp|reg_file|rf~236_combout  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (\cpu|dp|reg_file|rf[0][4][3]~0_combout  & 
// !\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 )))

	.dataa(\cpu|dp|reg_file|rf~236_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datac(\cpu|dp|reg_file|rf[0][4][3]~0_combout ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~275_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~275 .lut_mask = 16'h0080;
defparam \cpu|dp|reg_file|rf~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N3
dffeas \cpu|dp|reg_file|rf[5][4][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~275_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][4][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~276 (
// Equation(s):
// \cpu|dp|reg_file|rf~276_combout  = (\cpu|dp|reg_file|rf~52_combout  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (\cpu|dp|reg_file|rf[0][4][3]~0_combout  & 
// !\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 )))

	.dataa(\cpu|dp|reg_file|rf~52_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datac(\cpu|dp|reg_file|rf[0][4][3]~0_combout ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~276_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~276 .lut_mask = 16'h0080;
defparam \cpu|dp|reg_file|rf~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N25
dffeas \cpu|dp|reg_file|rf[7][4][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~276_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][4][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux12~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux12~2_combout  = (\cpu|dp|seg_if_id|InstrD [20] & (((\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|rf[6][4][3]~q ))) # (!\cpu|dp|seg_if_id|InstrD [18] & 
// (\cpu|dp|reg_file|rf[4][4][3]~q ))))

	.dataa(\cpu|dp|reg_file|rf[4][4][3]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[6][4][3]~q ),
	.datad(\cpu|dp|seg_if_id|InstrD [18]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux12~2 .lut_mask = 16'hFC22;
defparam \cpu|dp|reg_file|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux12~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux12~3_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|Mux12~2_combout  & ((\cpu|dp|reg_file|rf[7][4][3]~q ))) # (!\cpu|dp|reg_file|Mux12~2_combout  & (\cpu|dp|reg_file|rf[5][4][3]~q )))) # (!\cpu|dp|seg_if_id|InstrD [20] 
// & (((\cpu|dp|reg_file|Mux12~2_combout ))))

	.dataa(\cpu|dp|reg_file|rf[5][4][3]~q ),
	.datab(\cpu|dp|reg_file|rf[7][4][3]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|reg_file|Mux12~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux12~3 .lut_mask = 16'hCFA0;
defparam \cpu|dp|reg_file|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N20
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[4][3]~34 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[4][3]~34_combout  = (\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux12~3_combout ))) # (!\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux12~1_combout ))

	.dataa(\cpu|dp|reg_file|Mux12~1_combout ),
	.datab(\cpu|dp|seg_if_id|InstrD [19]),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Mux12~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[4][3]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[4][3]~34 .lut_mask = 16'hEE22;
defparam \cpu|dp|seg_id_ex|RD1E[4][3]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~281 (
// Equation(s):
// \cpu|dp|reg_file|rf~281_combout  = (\cpu|dp|reg_file|rf~63_combout  & \cpu|dp|reg_file|rf[0][4][3]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~63_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~281_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~281 .lut_mask = 16'hF000;
defparam \cpu|dp|reg_file|rf~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N11
dffeas \cpu|dp|reg_file|rf[14][4][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~281_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][4][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~280 (
// Equation(s):
// \cpu|dp|reg_file|rf~280_combout  = (\cpu|dp|reg_file|rf~236_combout  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (\cpu|dp|reg_file|rf[0][4][3]~0_combout  & 
// \cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 )))

	.dataa(\cpu|dp|reg_file|rf~236_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datac(\cpu|dp|reg_file|rf[0][4][3]~0_combout ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~280_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~280 .lut_mask = 16'h8000;
defparam \cpu|dp|reg_file|rf~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N3
dffeas \cpu|dp|reg_file|rf[13][4][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~280_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][4][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux12~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux12~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (((\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout )))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (\cpu|dp|reg_file|rf[13][4][3]~q )) 
// # (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|reg_file|rf[12][4][3]~q )))))

	.dataa(\cpu|dp|reg_file|rf[13][4][3]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datad(\cpu|dp|reg_file|rf[12][4][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux12~6 .lut_mask = 16'hE3E0;
defparam \cpu|dp|reg_file|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~279 (
// Equation(s):
// \cpu|dp|reg_file|rf~279_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (\cpu|dp|reg_file|rf[0][4][3]~0_combout  & (\cpu|dp|reg_file|rf~52_combout  & 
// !\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datab(\cpu|dp|reg_file|rf[0][4][3]~0_combout ),
	.datac(\cpu|dp|reg_file|rf~52_combout ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~279_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~279 .lut_mask = 16'h0080;
defparam \cpu|dp|reg_file|rf~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N17
dffeas \cpu|dp|reg_file|rf[11][4][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~279_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][4][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~277 (
// Equation(s):
// \cpu|dp|reg_file|rf~277_combout  = (\cpu|dp|reg_file|rf~56_combout  & \cpu|dp|reg_file|rf[0][4][3]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~56_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~277_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~277 .lut_mask = 16'hF000;
defparam \cpu|dp|reg_file|rf~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N5
dffeas \cpu|dp|reg_file|rf[10][4][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~277_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][4][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~278 (
// Equation(s):
// \cpu|dp|reg_file|rf~278_combout  = (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (\cpu|dp|reg_file|rf~236_combout  & 
// \cpu|dp|reg_file|rf[0][4][3]~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datac(\cpu|dp|reg_file|rf~236_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~278_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~278 .lut_mask = 16'h4000;
defparam \cpu|dp|reg_file|rf~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N29
dffeas \cpu|dp|reg_file|rf[9][4][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~278_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][4][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux12~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux12~4_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18]) # ((\cpu|dp|reg_file|rf[9][4][3]~q )))) # (!\cpu|dp|seg_if_id|InstrD [20] & (!\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|reg_file|rf[8][4][3]~q )))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[8][4][3]~q ),
	.datad(\cpu|dp|reg_file|rf[9][4][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux12~4 .lut_mask = 16'hBA98;
defparam \cpu|dp|reg_file|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux12~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux12~5_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux12~4_combout  & (\cpu|dp|reg_file|rf[11][4][3]~q )) # (!\cpu|dp|reg_file|Mux12~4_combout  & ((\cpu|dp|reg_file|rf[10][4][3]~q ))))) # (!\cpu|dp|seg_if_id|InstrD 
// [18] & (((\cpu|dp|reg_file|Mux12~4_combout ))))

	.dataa(\cpu|dp|reg_file|rf[11][4][3]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[10][4][3]~q ),
	.datad(\cpu|dp|reg_file|Mux12~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux12~5 .lut_mask = 16'hBBC0;
defparam \cpu|dp|reg_file|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux12~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux12~7_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|reg_file|Mux12~6_combout  & (\cpu|dp|reg_file|rf[14][4][3]~q )) # (!\cpu|dp|reg_file|Mux12~6_combout  & ((\cpu|dp|reg_file|Mux12~5_combout ))))) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (((\cpu|dp|reg_file|Mux12~6_combout ))))

	.dataa(\cpu|dp|reg_file|rf[14][4][3]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datac(\cpu|dp|reg_file|Mux12~6_combout ),
	.datad(\cpu|dp|reg_file|Mux12~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux12~7 .lut_mask = 16'hBCB0;
defparam \cpu|dp|reg_file|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y42_N21
dffeas \cpu|dp|seg_id_ex|RD1E[4][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[4][3]~34_combout ),
	.asdata(\cpu|dp|reg_file|Mux12~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[4][3] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N10
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[4][4]~83 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[4][4]~83_combout  = (\cpu|dp|alu_lanes|alu5|Add0~3_combout  & ((\cpu|dp|seg_id_ex|RD1E[4][4]~q  & (\cpu|dp|seg_ex_mem|ALUOutputM[4][3]~82  & VCC)) # (!\cpu|dp|seg_id_ex|RD1E[4][4]~q  & (!\cpu|dp|seg_ex_mem|ALUOutputM[4][3]~82 
// )))) # (!\cpu|dp|alu_lanes|alu5|Add0~3_combout  & ((\cpu|dp|seg_id_ex|RD1E[4][4]~q  & (!\cpu|dp|seg_ex_mem|ALUOutputM[4][3]~82 )) # (!\cpu|dp|seg_id_ex|RD1E[4][4]~q  & ((\cpu|dp|seg_ex_mem|ALUOutputM[4][3]~82 ) # (GND)))))
// \cpu|dp|seg_ex_mem|ALUOutputM[4][4]~84  = CARRY((\cpu|dp|alu_lanes|alu5|Add0~3_combout  & (!\cpu|dp|seg_id_ex|RD1E[4][4]~q  & !\cpu|dp|seg_ex_mem|ALUOutputM[4][3]~82 )) # (!\cpu|dp|alu_lanes|alu5|Add0~3_combout  & ((!\cpu|dp|seg_ex_mem|ALUOutputM[4][3]~82 
// ) # (!\cpu|dp|seg_id_ex|RD1E[4][4]~q ))))

	.dataa(\cpu|dp|alu_lanes|alu5|Add0~3_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[4][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|ALUOutputM[4][3]~82 ),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[4][4]~83_combout ),
	.cout(\cpu|dp|seg_ex_mem|ALUOutputM[4][4]~84 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][4]~83 .lut_mask = 16'h9617;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][4]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N30
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|result_r~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|result_r~0_combout  = (\cpu|dp|seg_id_ex|RD1E[4][4]~q ) # ((\cpu|dp|alu_lanes|mux3_1|y[4]~17_combout ) # ((\cpu|dp|seg_id_ex|RD2E[4][4]~q  & !\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[4][4]~q ),
	.datab(\cpu|dp|seg_id_ex|RD2E[4][4]~q ),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[4]~17_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|result_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|result_r~0 .lut_mask = 16'hFAFE;
defparam \cpu|dp|alu_lanes|alu5|result_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N16
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux4~5 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux4~5_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & (((\cpu|dp|alu_lanes|alu1|Mux5~8_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & (\cpu|dp|alu_lanes|mux3_5|y[4]~12_combout  $ (((\cpu|dp|seg_id_ex|RD1E[4][4]~q  & 
// \cpu|dp|alu_lanes|alu1|Mux5~8_combout )))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[4][4]~q ),
	.datab(\cpu|dp|alu_lanes|mux3_5|y[4]~12_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux4~5 .lut_mask = 16'hF06C;
defparam \cpu|dp|alu_lanes|alu5|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N30
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|ShiftLeft0~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|ShiftLeft0~4_combout  = (\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout  & (\cpu|dp|seg_id_ex|RD1E[4][3]~q )) # (!\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout  & ((\cpu|dp|seg_id_ex|RD1E[4][4]~q )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[4][3]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[4][4]~q ),
	.datac(gnd),
	.datad(\cpu|dp|alu_lanes|mux3_5|y[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|ShiftLeft0~4 .lut_mask = 16'hAACC;
defparam \cpu|dp|alu_lanes|alu5|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N14
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[4][4]~122 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[4][4]~122_combout  = (\cpu|dp|alu_lanes|mux3_5|y[2]~16_combout ) # ((\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~95_combout ) # (!\cpu|dp|seg_id_ex|ALUControlE [0]))

	.dataa(\cpu|dp|alu_lanes|mux3_5|y[2]~16_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~95_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[4][4]~122_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][4]~122 .lut_mask = 16'hFFAF;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][4]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N16
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[4][4]~123 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[4][4]~123_combout  = ((\cpu|dp|alu_lanes|mux3_5|y[2]~16_combout  & !\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~95_combout )) # (!\cpu|dp|seg_id_ex|ALUControlE [0])

	.dataa(\cpu|dp|alu_lanes|mux3_5|y[2]~16_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~95_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[4][4]~123_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][4]~123 .lut_mask = 16'h0FAF;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][4]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N26
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[4][4]~124 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[4][4]~124_combout  = (\cpu|dp|seg_id_ex|ALUControlE [0] & ((\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout ) # (!\cpu|dp|alu_lanes|alu5|Mux4~2_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.datac(\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout ),
	.datad(\cpu|dp|alu_lanes|alu5|Mux4~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[4][4]~124_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][4]~124 .lut_mask = 16'hC0CC;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][4]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N28
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux4~7 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux4~7_combout  = (\cpu|dp|alu_lanes|alu5|Mux4~2_combout  & ((\cpu|dp|alu_lanes|alu5|ShiftRight0~3_combout ) # ((\cpu|dp|alu_lanes|alu5|ShiftRight0~4_combout  & !\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu5|ShiftRight0~3_combout ),
	.datab(\cpu|dp|alu_lanes|alu5|ShiftRight0~4_combout ),
	.datac(\cpu|dp|alu_lanes|alu5|Mux4~2_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_5|y[1]~9_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux4~7 .lut_mask = 16'hA0E0;
defparam \cpu|dp|alu_lanes|alu5|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N28
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux4~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux4~3_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[4][4]~123_combout  & ((\cpu|dp|seg_ex_mem|ALUOutputM[4][4]~124_combout  & (\cpu|dp|alu_lanes|alu5|ShiftLeft0~8_combout )) # (!\cpu|dp|seg_ex_mem|ALUOutputM[4][4]~124_combout  & 
// ((\cpu|dp|alu_lanes|alu5|Mux4~7_combout ))))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[4][4]~123_combout  & (((!\cpu|dp|seg_ex_mem|ALUOutputM[4][4]~124_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu5|ShiftLeft0~8_combout ),
	.datab(\cpu|dp|seg_ex_mem|ALUOutputM[4][4]~123_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[4][4]~124_combout ),
	.datad(\cpu|dp|alu_lanes|alu5|Mux4~7_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux4~3 .lut_mask = 16'h8F83;
defparam \cpu|dp|alu_lanes|alu5|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N18
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux4~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux4~4_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[4][4]~122_combout  & (((\cpu|dp|alu_lanes|alu5|Mux4~3_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[4][4]~122_combout  & ((\cpu|dp|alu_lanes|alu5|Mux4~3_combout  & 
// (\cpu|dp|alu_lanes|alu5|ShiftLeft0~4_combout )) # (!\cpu|dp|alu_lanes|alu5|Mux4~3_combout  & ((\cpu|dp|alu_lanes|alu5|ShiftLeft0~5_combout )))))

	.dataa(\cpu|dp|alu_lanes|alu5|ShiftLeft0~4_combout ),
	.datab(\cpu|dp|alu_lanes|alu5|ShiftLeft0~5_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[4][4]~122_combout ),
	.datad(\cpu|dp|alu_lanes|alu5|Mux4~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux4~4 .lut_mask = 16'hFA0C;
defparam \cpu|dp|alu_lanes|alu5|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N28
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux4~6 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux4~6_combout  = (\cpu|dp|alu_lanes|alu5|Mux4~5_combout  & ((\cpu|dp|alu_lanes|alu5|result_r~0_combout ) # ((!\cpu|dp|alu_lanes|alu1|Mux5~7_combout )))) # (!\cpu|dp|alu_lanes|alu5|Mux4~5_combout  & 
// (((\cpu|dp|alu_lanes|alu5|Mux4~4_combout  & \cpu|dp|alu_lanes|alu1|Mux5~7_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu5|result_r~0_combout ),
	.datab(\cpu|dp|alu_lanes|alu5|Mux4~5_combout ),
	.datac(\cpu|dp|alu_lanes|alu5|Mux4~4_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux4~6 .lut_mask = 16'hB8CC;
defparam \cpu|dp|alu_lanes|alu5|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y42_N11
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[4][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|ALUOutputM[4][4]~83_combout ),
	.asdata(\cpu|dp|alu_lanes|alu5|Mux4~6_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][4] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N18
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|ALUOutputW[4][4]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|ALUOutputW[4][4]~feeder_combout  = \cpu|dp|seg_ex_mem|ALUOutputM[4][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[4][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|ALUOutputW[4][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[4][4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|ALUOutputW[4][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y42_N19
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[4][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|ALUOutputW[4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[4][4] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N16
cycloneiv_lcell_comb \data_mem|RAM~12 (
// Equation(s):
// \data_mem|RAM~12_combout  = (\data_mem|RAM_rtl_0|auto_generated|ram_block1a36  & \data_mem|RAM~0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_mem|RAM_rtl_0|auto_generated|ram_block1a36 ),
	.datad(\data_mem|RAM~0_q ),
	.cin(gnd),
	.combout(\data_mem|RAM~12_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~12 .lut_mask = 16'hF000;
defparam \data_mem|RAM~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][4][4]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][4][4]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~12_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[4][4]~q ))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datab(\cpu|dp|seg_mem_wb|ALUOutputW[4][4]~q ),
	.datac(gnd),
	.datad(\data_mem|RAM~12_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][4][4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][4][4]~0 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf[0][4][4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N15
dffeas \cpu|dp|reg_file|rf[0][4][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[0][4][4]~0_combout ),
	.asdata(\cpu|dp|reg_file|rf[4][0][4]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|dp|reg_file|rf~28_combout ),
	.sload(\cpu|dp|reg_file|always0~0_combout ),
	.ena(\cpu|dp|reg_file|rf[0][4][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][4][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[4][4]~44 (
// Equation(s):
// \cpu|dp|reg_file|RD2[4][4]~44_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[12][4][4]~q )) # (!\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[8][4][4]~q )))

	.dataa(gnd),
	.datab(\cpu|dp|ra2mux|y[2]~0_combout ),
	.datac(\cpu|dp|reg_file|rf[12][4][4]~q ),
	.datad(\cpu|dp|reg_file|rf[8][4][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[4][4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[4][4]~44 .lut_mask = 16'hF3C0;
defparam \cpu|dp|reg_file|RD2[4][4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[4][4]~45 (
// Equation(s):
// \cpu|dp|reg_file|RD2[4][4]~45_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & ((\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ) # ((\cpu|dp|reg_file|RD2[4][4]~44_combout )))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & 
// (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|reg_file|rf[2][4][4]~q ))))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datac(\cpu|dp|reg_file|RD2[4][4]~44_combout ),
	.datad(\cpu|dp|reg_file|rf[2][4][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[4][4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[4][4]~45 .lut_mask = 16'hB9A8;
defparam \cpu|dp|reg_file|RD2[4][4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[4][4]~46 (
// Equation(s):
// \cpu|dp|reg_file|RD2[4][4]~46_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|reg_file|RD2[4][4]~45_combout  & ((\cpu|dp|reg_file|rf[6][4][4]~q ))) # (!\cpu|dp|reg_file|RD2[4][4]~45_combout  & (\cpu|dp|reg_file|rf[4][4][4]~q )))) # 
// (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (((\cpu|dp|reg_file|RD2[4][4]~45_combout ))))

	.dataa(\cpu|dp|reg_file|rf[4][4][4]~q ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datac(\cpu|dp|reg_file|rf[6][4][4]~q ),
	.datad(\cpu|dp|reg_file|RD2[4][4]~45_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[4][4]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[4][4]~46 .lut_mask = 16'hF388;
defparam \cpu|dp|reg_file|RD2[4][4]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[4][4]~47 (
// Equation(s):
// \cpu|dp|reg_file|RD2[4][4]~47_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|rf[0][4][4]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|RD2[4][4]~46_combout )))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[0][4][4]~q ),
	.datad(\cpu|dp|reg_file|RD2[4][4]~46_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[4][4]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[4][4]~47 .lut_mask = 16'hF5A0;
defparam \cpu|dp|reg_file|RD2[4][4]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N23
dffeas \cpu|dp|seg_id_ex|RD2E[4][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[4][4]~47_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[4][4] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y42_N20
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[4]~16 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[4]~16_combout  = (\cpu|dp|seg_id_ex|RA2E [1] & (\cpu|dp|seg_id_ex|RD2E[2][4]~q )) # (!\cpu|dp|seg_id_ex|RA2E [1] & ((\cpu|dp|seg_id_ex|RD2E[0][4]~q )))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][4]~q ),
	.datab(\cpu|dp|seg_id_ex|RA2E [1]),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|RD2E[0][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[4]~16 .lut_mask = 16'hBB88;
defparam \cpu|dp|alu_lanes|mux3_1|y[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y42_N22
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[4]~17 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[4]~17_combout  = (\cpu|dp|seg_id_ex|RD2E[4][4]~q  & ((\cpu|dp|alu_lanes|mux3_1|y[7]~4_combout ) # ((\cpu|dp|alu_lanes|mux3_1|y[4]~16_combout  & \cpu|dp|alu_lanes|mux3_1|y[7]~6_combout )))) # (!\cpu|dp|seg_id_ex|RD2E[4][4]~q  & 
// (\cpu|dp|alu_lanes|mux3_1|y[4]~16_combout  & ((\cpu|dp|alu_lanes|mux3_1|y[7]~6_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD2E[4][4]~q ),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[4]~16_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[7]~4_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[7]~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[4]~17 .lut_mask = 16'hECA0;
defparam \cpu|dp|alu_lanes|mux3_1|y[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y41_N30
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[4]~39 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[4]~39_combout  = (\cpu|dp|alu_lanes|mux3_1|y[4]~17_combout ) # ((\cpu|dp|seg_id_ex|RD2E[0][4]~q  & (!\cpu|dp|seg_id_ex|VSIFlagE [1] & !\cpu|dp|seg_id_ex|VSIFlagE [0])))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[4]~17_combout ),
	.datab(\cpu|dp|seg_id_ex|RD2E[0][4]~q ),
	.datac(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datad(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[4]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[4]~39 .lut_mask = 16'hAAAE;
defparam \cpu|dp|alu_lanes|mux3_1|y[4]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N22
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux4~6 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux4~6_combout  = (\cpu|dp|seg_id_ex|ALUControlE [1] & (\cpu|dp|seg_id_ex|ALUControlE [0])) # (!\cpu|dp|seg_id_ex|ALUControlE [1] & ((\cpu|dp|seg_id_ex|ALUControlE [0] & (\cpu|dp|alu_lanes|mux3_1|y[4]~39_combout )) # 
// (!\cpu|dp|seg_id_ex|ALUControlE [0] & ((\cpu|dp|alu_lanes|alu1|Add0~18_combout )))))

	.dataa(\cpu|dp|seg_id_ex|ALUControlE [1]),
	.datab(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[4]~39_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Add0~18_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux4~6 .lut_mask = 16'hD9C8;
defparam \cpu|dp|alu_lanes|alu1|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N8
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux4~7 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux4~7_combout  = (\cpu|dp|seg_id_ex|ALUControlE [1] & ((\cpu|dp|alu_lanes|mux3_1|y[4]~39_combout  & ((\cpu|dp|alu_lanes|alu1|Mux4~6_combout ) # (!\cpu|dp|seg_id_ex|RD1E[0][4]~q ))) # (!\cpu|dp|alu_lanes|mux3_1|y[4]~39_combout  & 
// ((\cpu|dp|seg_id_ex|RD1E[0][4]~q ))))) # (!\cpu|dp|seg_id_ex|ALUControlE [1] & (((\cpu|dp|alu_lanes|alu1|Mux4~6_combout ))))

	.dataa(\cpu|dp|seg_id_ex|ALUControlE [1]),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[4]~39_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux4~6_combout ),
	.datad(\cpu|dp|seg_id_ex|RD1E[0][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux4~7 .lut_mask = 16'hF2D8;
defparam \cpu|dp|alu_lanes|alu1|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N24
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux4~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux4~3_combout  = (!\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout  & (\cpu|dp|seg_id_ex|RD1E[0][0]~q  & !\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout ))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|RD1E[0][0]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux4~3 .lut_mask = 16'h0050;
defparam \cpu|dp|alu_lanes|alu1|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N22
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|ShiftLeft0~12 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|ShiftLeft0~12_combout  = (\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout  & ((\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout  & ((\cpu|dp|seg_id_ex|RD1E[0][1]~q ))) # (!\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout  & (\cpu|dp|seg_id_ex|RD1E[0][2]~q 
// ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[0][2]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[0][1]~q ),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|ShiftLeft0~12 .lut_mask = 16'hCA00;
defparam \cpu|dp|alu_lanes|alu1|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N16
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|ShiftLeft0~13 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|ShiftLeft0~13_combout  = (\cpu|dp|alu_lanes|alu1|ShiftLeft0~12_combout ) # ((!\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout  & \cpu|dp|alu_lanes|alu1|ShiftLeft0~7_combout ))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout ),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|alu1|ShiftLeft0~12_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|ShiftLeft0~13 .lut_mask = 16'hF5F0;
defparam \cpu|dp|alu_lanes|alu1|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N20
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux4~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux4~0_combout  = (!\cpu|dp|alu_lanes|mux3_1|y[3]~44_combout  & (\cpu|dp|seg_id_ex|ALUControlE [0] & (!\cpu|dp|alu_lanes|alu1|ShiftRight0~0_combout  & !\cpu|dp|alu_lanes|mux3_1|y[7]~43_combout )))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[3]~44_combout ),
	.datab(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.datac(\cpu|dp|alu_lanes|alu1|ShiftRight0~0_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[7]~43_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux4~0 .lut_mask = 16'h0004;
defparam \cpu|dp|alu_lanes|alu1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N14
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux4~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux4~4_combout  = (\cpu|dp|alu_lanes|alu1|Mux4~0_combout  & ((\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout  & (\cpu|dp|alu_lanes|alu1|Mux4~3_combout )) # (!\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout  & 
// ((\cpu|dp|alu_lanes|alu1|ShiftLeft0~13_combout )))))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux4~3_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|ShiftLeft0~13_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Mux4~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux4~4 .lut_mask = 16'hAC00;
defparam \cpu|dp|alu_lanes|alu1|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N10
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux4~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux4~2_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~1_combout  & ((\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout  & ((\cpu|dp|alu_lanes|alu1|ShiftRight0~5_combout ))) # (!\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout  & 
// (\cpu|dp|alu_lanes|alu1|ShiftRight0~3_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu1|ShiftRight0~3_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|ShiftRight0~5_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Mux5~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux4~2 .lut_mask = 16'hCA00;
defparam \cpu|dp|alu_lanes|alu1|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N20
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux4~5 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux4~5_combout  = (\cpu|dp|seg_id_ex|ALUControlE [1] & (\cpu|dp|alu_lanes|alu1|Add0~18_combout )) # (!\cpu|dp|seg_id_ex|ALUControlE [1] & (((\cpu|dp|alu_lanes|alu1|Mux4~4_combout ) # (\cpu|dp|alu_lanes|alu1|Mux4~2_combout ))))

	.dataa(\cpu|dp|seg_id_ex|ALUControlE [1]),
	.datab(\cpu|dp|alu_lanes|alu1|Add0~18_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux4~4_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Mux4~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux4~5 .lut_mask = 16'hDDD8;
defparam \cpu|dp|alu_lanes|alu1|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N30
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux4~8 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux4~8_combout  = (\cpu|dp|seg_id_ex|ALUControlE [2] & ((\cpu|dp|alu_lanes|alu1|Mux4~5_combout ))) # (!\cpu|dp|seg_id_ex|ALUControlE [2] & (\cpu|dp|alu_lanes|alu1|Mux4~7_combout ))

	.dataa(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|alu1|Mux4~7_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Mux4~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux4~8 .lut_mask = 16'hFA50;
defparam \cpu|dp|alu_lanes|alu1|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y40_N31
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[0][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|alu_lanes|alu1|Mux4~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[0][4] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y40_N11
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[0][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_ex_mem|ALUOutputM[0][4]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[0][4] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N18
cycloneiv_lcell_comb \data_mem|RAM~10 (
// Equation(s):
// \data_mem|RAM~10_combout  = (\data_mem|RAM~0_q  & \data_mem|RAM_rtl_0|auto_generated|ram_block1a4 )

	.dataa(gnd),
	.datab(\data_mem|RAM~0_q ),
	.datac(gnd),
	.datad(\data_mem|RAM_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\data_mem|RAM~10_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~10 .lut_mask = 16'hCC00;
defparam \data_mem|RAM~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[4][0][4]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[4][0][4]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~10_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[0][4]~q ))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datab(\cpu|dp|seg_mem_wb|ALUOutputW[0][4]~q ),
	.datac(gnd),
	.datad(\data_mem|RAM~10_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[4][0][4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][0][4]~0 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf[4][0][4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N9
dffeas \cpu|dp|reg_file|rf[4][0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[4][0][4]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~21_combout ),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][0][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux43~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux43~2_combout  = (\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|seg_if_id|InstrD [18])) # (!\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|rf[6][0][4]~q ))) # (!\cpu|dp|seg_if_id|InstrD [18] & 
// (\cpu|dp|reg_file|rf[4][0][4]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[4][0][4]~q ),
	.datad(\cpu|dp|reg_file|rf[6][0][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux43~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux43~2 .lut_mask = 16'hDC98;
defparam \cpu|dp|reg_file|Mux43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~125 (
// Equation(s):
// \cpu|dp|reg_file|rf~125_combout  = (\cpu|dp|reg_file|rf~50_combout  & ((\cpu|dp|reg_file|rf[4][0][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~50_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][4]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][4]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~50_combout ),
	.datad(\cpu|dp|reg_file|rf[4][0][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~125_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~125 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N25
dffeas \cpu|dp|reg_file|rf[7][0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~125_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][0][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~124 (
// Equation(s):
// \cpu|dp|reg_file|rf~124_combout  = (\cpu|dp|reg_file|rf~47_combout  & ((\cpu|dp|reg_file|rf[4][0][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~47_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][4]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][4]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~47_combout ),
	.datad(\cpu|dp|reg_file|rf[4][0][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~124_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~124 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N23
dffeas \cpu|dp|reg_file|rf[5][0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~124_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][0][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux43~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux43~3_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|Mux43~2_combout  & (\cpu|dp|reg_file|rf[7][0][4]~q )) # (!\cpu|dp|reg_file|Mux43~2_combout  & ((\cpu|dp|reg_file|rf[5][0][4]~q ))))) # (!\cpu|dp|seg_if_id|InstrD [20] 
// & (\cpu|dp|reg_file|Mux43~2_combout ))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|reg_file|Mux43~2_combout ),
	.datac(\cpu|dp|reg_file|rf[7][0][4]~q ),
	.datad(\cpu|dp|reg_file|rf[5][0][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux43~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux43~3 .lut_mask = 16'hE6C4;
defparam \cpu|dp|reg_file|Mux43~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~123 (
// Equation(s):
// \cpu|dp|reg_file|rf~123_combout  = (\cpu|dp|reg_file|rf~44_combout  & ((\cpu|dp|reg_file|rf[4][0][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~44_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][4]~q ))

	.dataa(\cpu|dp|reg_file|rf~44_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[0][4]~q ),
	.datad(\cpu|dp|reg_file|rf[4][0][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~123_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~123 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N7
dffeas \cpu|dp|reg_file|rf[3][0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~123_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][0][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~122 (
// Equation(s):
// \cpu|dp|reg_file|rf~122_combout  = (\cpu|dp|reg_file|rf~42_combout  & ((\cpu|dp|reg_file|rf[4][0][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~42_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][4]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~42_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[0][4]~q ),
	.datad(\cpu|dp|reg_file|rf[4][0][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~122_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~122 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N17
dffeas \cpu|dp|reg_file|rf[1][0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~122_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][0][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux43~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux43~0_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (((\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[1][0][4]~q ))) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// (\cpu|dp|reg_file|rf[0][0][4]~q ))))

	.dataa(\cpu|dp|reg_file|rf[0][0][4]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|reg_file|rf[1][0][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux43~0 .lut_mask = 16'hF2C2;
defparam \cpu|dp|reg_file|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux43~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux43~1_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux43~0_combout  & (\cpu|dp|reg_file|rf[3][0][4]~q )) # (!\cpu|dp|reg_file|Mux43~0_combout  & ((\cpu|dp|reg_file|rf[2][0][4]~q ))))) # (!\cpu|dp|seg_if_id|InstrD [18] 
// & (((\cpu|dp|reg_file|Mux43~0_combout ))))

	.dataa(\cpu|dp|reg_file|rf[3][0][4]~q ),
	.datab(\cpu|dp|reg_file|rf[2][0][4]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [18]),
	.datad(\cpu|dp|reg_file|Mux43~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux43~1 .lut_mask = 16'hAFC0;
defparam \cpu|dp|reg_file|Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N28
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[0][4]~2 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[0][4]~2_combout  = (\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux43~3_combout )) # (!\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux43~1_combout )))

	.dataa(\cpu|dp|reg_file|Mux43~3_combout ),
	.datab(\cpu|dp|seg_if_id|InstrD [19]),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Mux43~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[0][4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[0][4]~2 .lut_mask = 16'hBB88;
defparam \cpu|dp|seg_id_ex|RD1E[0][4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~129 (
// Equation(s):
// \cpu|dp|reg_file|rf~129_combout  = (\cpu|dp|reg_file|rf~54_combout  & ((\cpu|dp|reg_file|rf[4][0][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~54_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][4]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][4]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~54_combout ),
	.datad(\cpu|dp|reg_file|rf[4][0][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~129_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~129 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N7
dffeas \cpu|dp|reg_file|rf[13][0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~129_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][0][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux43~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux43~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((\cpu|dp|reg_file|rf[13][0][4]~q ) # (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout )))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (\cpu|dp|reg_file|rf[12][0][4]~q  & 
// ((!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ))))

	.dataa(\cpu|dp|reg_file|rf[12][0][4]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datac(\cpu|dp|reg_file|rf[13][0][4]~q ),
	.datad(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux43~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux43~6 .lut_mask = 16'hCCE2;
defparam \cpu|dp|reg_file|Mux43~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~130 (
// Equation(s):
// \cpu|dp|reg_file|rf~130_combout  = (\cpu|dp|reg_file|rf~63_combout  & ((\cpu|dp|reg_file|rf[4][0][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~63_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][4]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~63_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[0][4]~q ),
	.datad(\cpu|dp|reg_file|rf[4][0][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~130_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~130 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N1
dffeas \cpu|dp|reg_file|rf[14][0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~130_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][0][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~128 (
// Equation(s):
// \cpu|dp|reg_file|rf~128_combout  = (\cpu|dp|reg_file|rf~61_combout  & ((\cpu|dp|reg_file|rf[4][0][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~61_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][4]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][4]~q ),
	.datab(\cpu|dp|reg_file|rf~61_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[4][0][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~128_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~128 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N23
dffeas \cpu|dp|reg_file|rf[11][0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~128_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][0][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~126 (
// Equation(s):
// \cpu|dp|reg_file|rf~126_combout  = (\cpu|dp|reg_file|rf~56_combout  & ((\cpu|dp|reg_file|rf[4][0][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~56_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][4]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~56_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[0][4]~q ),
	.datad(\cpu|dp|reg_file|rf[4][0][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~126_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~126 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N1
dffeas \cpu|dp|reg_file|rf[10][0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~126_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][0][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~127 (
// Equation(s):
// \cpu|dp|reg_file|rf~127_combout  = (\cpu|dp|reg_file|rf~59_combout  & ((\cpu|dp|reg_file|rf[4][0][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~59_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][4]~q ))

	.dataa(\cpu|dp|reg_file|rf~59_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[0][4]~q ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[4][0][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~127_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~127 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N17
dffeas \cpu|dp|reg_file|rf[9][0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~127_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][0][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux43~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux43~4_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18]) # ((\cpu|dp|reg_file|rf[9][0][4]~q )))) # (!\cpu|dp|seg_if_id|InstrD [20] & (!\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|reg_file|rf[8][0][4]~q )))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[8][0][4]~q ),
	.datad(\cpu|dp|reg_file|rf[9][0][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux43~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux43~4 .lut_mask = 16'hBA98;
defparam \cpu|dp|reg_file|Mux43~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux43~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux43~5_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux43~4_combout  & (\cpu|dp|reg_file|rf[11][0][4]~q )) # (!\cpu|dp|reg_file|Mux43~4_combout  & ((\cpu|dp|reg_file|rf[10][0][4]~q ))))) # (!\cpu|dp|seg_if_id|InstrD 
// [18] & (((\cpu|dp|reg_file|Mux43~4_combout ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|reg_file|rf[11][0][4]~q ),
	.datac(\cpu|dp|reg_file|rf[10][0][4]~q ),
	.datad(\cpu|dp|reg_file|Mux43~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux43~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux43~5 .lut_mask = 16'hDDA0;
defparam \cpu|dp|reg_file|Mux43~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux43~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux43~7_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|reg_file|Mux43~6_combout  & (\cpu|dp|reg_file|rf[14][0][4]~q )) # (!\cpu|dp|reg_file|Mux43~6_combout  & ((\cpu|dp|reg_file|Mux43~5_combout ))))) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (\cpu|dp|reg_file|Mux43~6_combout ))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datab(\cpu|dp|reg_file|Mux43~6_combout ),
	.datac(\cpu|dp|reg_file|rf[14][0][4]~q ),
	.datad(\cpu|dp|reg_file|Mux43~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux43~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux43~7 .lut_mask = 16'hE6C4;
defparam \cpu|dp|reg_file|Mux43~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y42_N29
dffeas \cpu|dp|seg_id_ex|RD1E[0][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[0][4]~2_combout ),
	.asdata(\cpu|dp|reg_file|Mux43~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[0][4] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y44_N11
dffeas \cpu|dp|seg_ex_mem|WD1M[0][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WD1M[0][5]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WD1M[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[0][5] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WD1M[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y41_N7
dffeas \cpu|dp|seg_mem_wb|WD1W[0][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_ex_mem|WD1M[0][5]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|WD1W[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[0][5] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|WD1W[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~88 (
// Equation(s):
// \cpu|dp|reg_file|rf~88_combout  = (\cpu|dp|reg_file|rf~21_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][5]~q )) # (!\cpu|dp|reg_file|rf~21_combout  & ((\cpu|dp|reg_file|rf[8][0][5]~0_combout )))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][5]~q ),
	.datab(\cpu|dp|reg_file|rf~21_combout ),
	.datac(\cpu|dp|reg_file|rf[8][0][5]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~88_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~88 .lut_mask = 16'hB8B8;
defparam \cpu|dp|reg_file|rf~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N29
dffeas \cpu|dp|reg_file|rf[4][0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][0][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux42~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux42~2_combout  = (\cpu|dp|seg_if_id|InstrD [20] & (((\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|rf[6][0][5]~q ))) # (!\cpu|dp|seg_if_id|InstrD [18] & 
// (\cpu|dp|reg_file|rf[4][0][5]~q ))))

	.dataa(\cpu|dp|reg_file|rf[4][0][5]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[6][0][5]~q ),
	.datad(\cpu|dp|seg_if_id|InstrD [18]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux42~2 .lut_mask = 16'hFC22;
defparam \cpu|dp|reg_file|Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~103 (
// Equation(s):
// \cpu|dp|reg_file|rf~103_combout  = (\cpu|dp|reg_file|rf~50_combout  & (\cpu|dp|reg_file|rf[8][0][5]~0_combout )) # (!\cpu|dp|reg_file|rf~50_combout  & ((\cpu|dp|seg_mem_wb|WD1W[0][5]~q )))

	.dataa(\cpu|dp|reg_file|rf~50_combout ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[8][0][5]~0_combout ),
	.datad(\cpu|dp|seg_mem_wb|WD1W[0][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~103_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~103 .lut_mask = 16'hF5A0;
defparam \cpu|dp|reg_file|rf~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N13
dffeas \cpu|dp|reg_file|rf[7][0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][0][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~102 (
// Equation(s):
// \cpu|dp|reg_file|rf~102_combout  = (\cpu|dp|reg_file|rf~47_combout  & ((\cpu|dp|reg_file|rf[8][0][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~47_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][5]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[0][5]~q ),
	.datac(\cpu|dp|reg_file|rf[8][0][5]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~47_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~102_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~102 .lut_mask = 16'hF0CC;
defparam \cpu|dp|reg_file|rf~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N25
dffeas \cpu|dp|reg_file|rf[5][0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][0][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux42~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux42~3_combout  = (\cpu|dp|reg_file|Mux42~2_combout  & (((\cpu|dp|reg_file|rf[7][0][5]~q )) # (!\cpu|dp|seg_if_id|InstrD [20]))) # (!\cpu|dp|reg_file|Mux42~2_combout  & (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[5][0][5]~q 
// ))))

	.dataa(\cpu|dp|reg_file|Mux42~2_combout ),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[7][0][5]~q ),
	.datad(\cpu|dp|reg_file|rf[5][0][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux42~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux42~3 .lut_mask = 16'hE6A2;
defparam \cpu|dp|reg_file|Mux42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~100 (
// Equation(s):
// \cpu|dp|reg_file|rf~100_combout  = (\cpu|dp|reg_file|rf~42_combout  & ((\cpu|dp|reg_file|rf[8][0][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~42_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][5]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~42_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[0][5]~q ),
	.datad(\cpu|dp|reg_file|rf[8][0][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~100_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~100 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N13
dffeas \cpu|dp|reg_file|rf[1][0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][0][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux42~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux42~0_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (((\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|reg_file|rf[1][0][5]~q )) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// ((\cpu|dp|reg_file|rf[0][0][5]~q )))))

	.dataa(\cpu|dp|reg_file|rf[1][0][5]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[0][0][5]~q ),
	.datad(\cpu|dp|seg_if_id|InstrD [20]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux42~0 .lut_mask = 16'hEE30;
defparam \cpu|dp|reg_file|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~101 (
// Equation(s):
// \cpu|dp|reg_file|rf~101_combout  = (\cpu|dp|reg_file|rf~44_combout  & (\cpu|dp|reg_file|rf[8][0][5]~0_combout )) # (!\cpu|dp|reg_file|rf~44_combout  & ((\cpu|dp|seg_mem_wb|WD1W[0][5]~q )))

	.dataa(\cpu|dp|reg_file|rf~44_combout ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[8][0][5]~0_combout ),
	.datad(\cpu|dp|seg_mem_wb|WD1W[0][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~101_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~101 .lut_mask = 16'hF5A0;
defparam \cpu|dp|reg_file|rf~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N11
dffeas \cpu|dp|reg_file|rf[3][0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][0][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux42~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux42~1_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux42~0_combout  & ((\cpu|dp|reg_file|rf[3][0][5]~q ))) # (!\cpu|dp|reg_file|Mux42~0_combout  & (\cpu|dp|reg_file|rf[2][0][5]~q )))) # (!\cpu|dp|seg_if_id|InstrD [18] 
// & (((\cpu|dp|reg_file|Mux42~0_combout ))))

	.dataa(\cpu|dp|reg_file|rf[2][0][5]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|Mux42~0_combout ),
	.datad(\cpu|dp|reg_file|rf[3][0][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux42~1 .lut_mask = 16'hF838;
defparam \cpu|dp|reg_file|Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N24
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[0][5]~3 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[0][5]~3_combout  = (\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux42~3_combout )) # (!\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux42~1_combout )))

	.dataa(\cpu|dp|seg_if_id|InstrD [19]),
	.datab(\cpu|dp|reg_file|Mux42~3_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Mux42~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[0][5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[0][5]~3 .lut_mask = 16'hDD88;
defparam \cpu|dp|seg_id_ex|RD1E[0][5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~108 (
// Equation(s):
// \cpu|dp|reg_file|rf~108_combout  = (\cpu|dp|reg_file|rf~63_combout  & ((\cpu|dp|reg_file|rf[8][0][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~63_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][5]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[0][5]~q ),
	.datac(\cpu|dp|reg_file|rf~63_combout ),
	.datad(\cpu|dp|reg_file|rf[8][0][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~108_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~108 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N9
dffeas \cpu|dp|reg_file|rf[14][0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][0][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~104 (
// Equation(s):
// \cpu|dp|reg_file|rf~104_combout  = (\cpu|dp|reg_file|rf~54_combout  & ((\cpu|dp|reg_file|rf[8][0][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~54_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][5]~q ))

	.dataa(\cpu|dp|reg_file|rf~54_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[0][5]~q ),
	.datad(\cpu|dp|reg_file|rf[8][0][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~104_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~104 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N1
dffeas \cpu|dp|reg_file|rf[13][0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][0][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~107 (
// Equation(s):
// \cpu|dp|reg_file|rf~107_combout  = (\cpu|dp|reg_file|rf~61_combout  & ((\cpu|dp|reg_file|rf[8][0][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~61_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][5]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][5]~q ),
	.datab(\cpu|dp|reg_file|rf~61_combout ),
	.datac(\cpu|dp|reg_file|rf[8][0][5]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~107_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~107 .lut_mask = 16'hE2E2;
defparam \cpu|dp|reg_file|rf~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N15
dffeas \cpu|dp|reg_file|rf[11][0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][0][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~105 (
// Equation(s):
// \cpu|dp|reg_file|rf~105_combout  = (\cpu|dp|reg_file|rf~56_combout  & ((\cpu|dp|reg_file|rf[8][0][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~56_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][5]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][5]~q ),
	.datab(\cpu|dp|reg_file|rf~56_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][0][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~105_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~105 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N13
dffeas \cpu|dp|reg_file|rf[10][0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][0][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~106 (
// Equation(s):
// \cpu|dp|reg_file|rf~106_combout  = (\cpu|dp|reg_file|rf~59_combout  & ((\cpu|dp|reg_file|rf[8][0][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~59_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][5]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][5]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~59_combout ),
	.datad(\cpu|dp|reg_file|rf[8][0][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~106_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~106 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N19
dffeas \cpu|dp|reg_file|rf[9][0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][0][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux42~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux42~4_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|seg_if_id|InstrD [20])) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[9][0][5]~q ))) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// (\cpu|dp|reg_file|rf[8][0][5]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[8][0][5]~q ),
	.datad(\cpu|dp|reg_file|rf[9][0][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux42~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux42~4 .lut_mask = 16'hDC98;
defparam \cpu|dp|reg_file|Mux42~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux42~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux42~5_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux42~4_combout  & (\cpu|dp|reg_file|rf[11][0][5]~q )) # (!\cpu|dp|reg_file|Mux42~4_combout  & ((\cpu|dp|reg_file|rf[10][0][5]~q ))))) # (!\cpu|dp|seg_if_id|InstrD 
// [18] & (((\cpu|dp|reg_file|Mux42~4_combout ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|reg_file|rf[11][0][5]~q ),
	.datac(\cpu|dp|reg_file|rf[10][0][5]~q ),
	.datad(\cpu|dp|reg_file|Mux42~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux42~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux42~5 .lut_mask = 16'hDDA0;
defparam \cpu|dp|reg_file|Mux42~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux42~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux42~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ) # ((\cpu|dp|reg_file|Mux42~5_combout )))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  
// & (\cpu|dp|reg_file|rf[12][0][5]~q )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datac(\cpu|dp|reg_file|rf[12][0][5]~q ),
	.datad(\cpu|dp|reg_file|Mux42~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux42~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux42~6 .lut_mask = 16'hBA98;
defparam \cpu|dp|reg_file|Mux42~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux42~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux42~7_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|reg_file|Mux42~6_combout  & (\cpu|dp|reg_file|rf[14][0][5]~q )) # (!\cpu|dp|reg_file|Mux42~6_combout  & ((\cpu|dp|reg_file|rf[13][0][5]~q ))))) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((\cpu|dp|reg_file|Mux42~6_combout ))))

	.dataa(\cpu|dp|reg_file|rf[14][0][5]~q ),
	.datab(\cpu|dp|reg_file|rf[13][0][5]~q ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datad(\cpu|dp|reg_file|Mux42~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux42~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux42~7 .lut_mask = 16'hAFC0;
defparam \cpu|dp|reg_file|Mux42~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y46_N25
dffeas \cpu|dp|seg_id_ex|RD1E[0][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[0][5]~3_combout ),
	.asdata(\cpu|dp|reg_file|Mux42~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[0][5] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N14
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|ShiftLeft0~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|ShiftLeft0~0_combout  = (\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout  & (\cpu|dp|seg_id_ex|RD1E[0][4]~q )) # (!\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout  & ((\cpu|dp|seg_id_ex|RD1E[0][5]~q )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[0][4]~q ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|RD1E[0][5]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|ShiftLeft0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|ShiftLeft0~0 .lut_mask = 16'hAAF0;
defparam \cpu|dp|alu_lanes|alu1|ShiftLeft0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N6
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|ShiftLeft0~9 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|ShiftLeft0~9_combout  = (!\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout  & ((\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout  & (\cpu|dp|seg_id_ex|RD1E[0][0]~q )) # (!\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout  & ((\cpu|dp|seg_id_ex|RD1E[0][1]~q 
// )))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[0][0]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[0][1]~q ),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|ShiftLeft0~9 .lut_mask = 16'h00AC;
defparam \cpu|dp|alu_lanes|alu1|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N4
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux3~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux3~0_combout  = (\cpu|dp|alu_lanes|alu1|Mux4~1_combout  & ((\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout  & (\cpu|dp|alu_lanes|alu1|Mux5~0_combout )) # (!\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout  & 
// ((\cpu|dp|alu_lanes|alu1|ShiftRight0~1_combout )))))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux5~0_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|ShiftRight0~1_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Mux4~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux3~0 .lut_mask = 16'hAC00;
defparam \cpu|dp|alu_lanes|alu1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N6
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux3~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux3~1_combout  = (\cpu|dp|alu_lanes|alu1|Mux2~3_combout  & ((\cpu|dp|alu_lanes|alu1|Mux2~4_combout  & (\cpu|dp|alu_lanes|alu1|ShiftLeft0~9_combout )) # (!\cpu|dp|alu_lanes|alu1|Mux2~4_combout  & 
// ((\cpu|dp|alu_lanes|alu1|Mux3~0_combout ))))) # (!\cpu|dp|alu_lanes|alu1|Mux2~3_combout  & (((!\cpu|dp|alu_lanes|alu1|Mux2~4_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu1|ShiftLeft0~9_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux2~3_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux2~4_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Mux3~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux3~1 .lut_mask = 16'h8F83;
defparam \cpu|dp|alu_lanes|alu1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N4
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux3~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux3~2_combout  = (\cpu|dp|alu_lanes|alu1|Mux2~1_combout  & (((\cpu|dp|alu_lanes|alu1|Mux3~1_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux2~1_combout  & ((\cpu|dp|alu_lanes|alu1|Mux3~1_combout  & 
// ((\cpu|dp|alu_lanes|alu1|ShiftLeft0~0_combout ))) # (!\cpu|dp|alu_lanes|alu1|Mux3~1_combout  & (\cpu|dp|alu_lanes|alu1|ShiftLeft0~2_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu1|ShiftLeft0~2_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux2~1_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|ShiftLeft0~0_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Mux3~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux3~2 .lut_mask = 16'hFC22;
defparam \cpu|dp|alu_lanes|alu1|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N0
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux3~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux3~3_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & ((\cpu|dp|alu_lanes|alu1|Mux5~8_combout ) # ((\cpu|dp|alu_lanes|alu1|Mux3~2_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & 
// (!\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & (\cpu|dp|alu_lanes|mux3_1|y[5]~33_combout )))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[5]~33_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Mux3~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux3~3 .lut_mask = 16'hBA98;
defparam \cpu|dp|alu_lanes|alu1|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N26
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux3~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux3~4_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & ((\cpu|dp|seg_id_ex|RD1E[0][5]~q  & ((\cpu|dp|alu_lanes|alu1|Mux3~3_combout ) # (!\cpu|dp|alu_lanes|mux3_1|y[5]~33_combout ))) # (!\cpu|dp|seg_id_ex|RD1E[0][5]~q  & 
// (\cpu|dp|alu_lanes|mux3_1|y[5]~33_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & (((\cpu|dp|alu_lanes|alu1|Mux3~3_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[0][5]~q ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[5]~33_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Mux3~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux3~4 .lut_mask = 16'hFB48;
defparam \cpu|dp|alu_lanes|alu1|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N2
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux3~5 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux3~5_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~11_combout  & ((\cpu|dp|alu_lanes|alu1|Mux3~4_combout ))) # (!\cpu|dp|alu_lanes|alu1|Mux5~11_combout  & (\cpu|dp|alu_lanes|alu1|Add0~20_combout ))

	.dataa(gnd),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Add0~20_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Mux3~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux3~5 .lut_mask = 16'hFC30;
defparam \cpu|dp|alu_lanes|alu1|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N3
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[0][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|alu_lanes|alu1|Mux3~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[0][5] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N12
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|ALUOutputW[0][5]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|ALUOutputW[0][5]~feeder_combout  = \cpu|dp|seg_ex_mem|ALUOutputM[0][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[0][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|ALUOutputW[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[0][5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|ALUOutputW[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N13
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[0][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|ALUOutputW[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[0][5] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N18
cycloneiv_lcell_comb \data_mem|RAM~7 (
// Equation(s):
// \data_mem|RAM~7_combout  = (\data_mem|RAM_rtl_0|auto_generated|ram_block1a5  & \data_mem|RAM~0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_mem|RAM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\data_mem|RAM~0_q ),
	.cin(gnd),
	.combout(\data_mem|RAM~7_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~7 .lut_mask = 16'hF000;
defparam \data_mem|RAM~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[8][0][5]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[8][0][5]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~7_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[0][5]~q ))

	.dataa(\cpu|dp|seg_mem_wb|ALUOutputW[0][5]~q ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datac(gnd),
	.datad(\data_mem|RAM~7_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[8][0][5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][0][5]~0 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf[8][0][5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N25
dffeas \cpu|dp|reg_file|rf[0][4][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[0][4][5]~0_combout ),
	.asdata(\cpu|dp|reg_file|rf[8][0][5]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|dp|reg_file|rf~28_combout ),
	.sload(\cpu|dp|reg_file|always0~0_combout ),
	.ena(\cpu|dp|reg_file|rf[0][4][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][4][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~96 (
// Equation(s):
// \cpu|dp|reg_file|rf~96_combout  = (!\cpu|dp|reg_file|rf~20_combout  & \cpu|dp|reg_file|rf[0][4][5]~0_combout )

	.dataa(\cpu|dp|reg_file|rf~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[0][4][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~96_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~96 .lut_mask = 16'h5500;
defparam \cpu|dp|reg_file|rf~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N31
dffeas \cpu|dp|reg_file|rf[8][4][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][4][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~95 (
// Equation(s):
// \cpu|dp|reg_file|rf~95_combout  = (\cpu|dp|reg_file|rf~18_combout  & \cpu|dp|reg_file|rf[0][4][5]~0_combout )

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~18_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[0][4][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~95_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~95 .lut_mask = 16'hCC00;
defparam \cpu|dp|reg_file|rf~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N23
dffeas \cpu|dp|reg_file|rf[12][4][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][4][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[4][5]~32 (
// Equation(s):
// \cpu|dp|reg_file|RD2[4][5]~32_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[12][4][5]~q ))) # (!\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[8][4][5]~q ))

	.dataa(\cpu|dp|reg_file|rf[8][4][5]~q ),
	.datab(gnd),
	.datac(\cpu|dp|ra2mux|y[2]~0_combout ),
	.datad(\cpu|dp|reg_file|rf[12][4][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[4][5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[4][5]~32 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|RD2[4][5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~99 (
// Equation(s):
// \cpu|dp|reg_file|rf~99_combout  = (\cpu|dp|reg_file|rf~25_combout  & \cpu|dp|reg_file|rf[0][4][5]~0_combout )

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~25_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[0][4][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~99_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~99 .lut_mask = 16'hCC00;
defparam \cpu|dp|reg_file|rf~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N15
dffeas \cpu|dp|reg_file|rf[6][4][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][4][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~98 (
// Equation(s):
// \cpu|dp|reg_file|rf~98_combout  = (\cpu|dp|reg_file|rf~23_combout  & \cpu|dp|reg_file|rf[0][4][5]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~23_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~98_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~98 .lut_mask = 16'hF000;
defparam \cpu|dp|reg_file|rf~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N3
dffeas \cpu|dp|reg_file|rf[2][4][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][4][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~97 (
// Equation(s):
// \cpu|dp|reg_file|rf~97_combout  = (!\cpu|dp|reg_file|rf~21_combout  & \cpu|dp|reg_file|rf[0][4][5]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~21_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~97_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~97 .lut_mask = 16'h0F00;
defparam \cpu|dp|reg_file|rf~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N15
dffeas \cpu|dp|reg_file|rf[4][4][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][4][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[4][5]~33 (
// Equation(s):
// \cpu|dp|reg_file|RD2[4][5]~33_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ) # ((\cpu|dp|reg_file|rf[4][4][5]~q )))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  
// & (\cpu|dp|reg_file|rf[2][4][5]~q )))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datac(\cpu|dp|reg_file|rf[2][4][5]~q ),
	.datad(\cpu|dp|reg_file|rf[4][4][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[4][5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[4][5]~33 .lut_mask = 16'hBA98;
defparam \cpu|dp|reg_file|RD2[4][5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[4][5]~34 (
// Equation(s):
// \cpu|dp|reg_file|RD2[4][5]~34_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & ((\cpu|dp|reg_file|RD2[4][5]~33_combout  & ((\cpu|dp|reg_file|rf[6][4][5]~q ))) # (!\cpu|dp|reg_file|RD2[4][5]~33_combout  & (\cpu|dp|reg_file|RD2[4][5]~32_combout )))) # 
// (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (((\cpu|dp|reg_file|RD2[4][5]~33_combout ))))

	.dataa(\cpu|dp|reg_file|RD2[4][5]~32_combout ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datac(\cpu|dp|reg_file|rf[6][4][5]~q ),
	.datad(\cpu|dp|reg_file|RD2[4][5]~33_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[4][5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[4][5]~34 .lut_mask = 16'hF388;
defparam \cpu|dp|reg_file|RD2[4][5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[4][5]~35 (
// Equation(s):
// \cpu|dp|reg_file|RD2[4][5]~35_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|rf[0][4][5]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|RD2[4][5]~34_combout )))

	.dataa(\cpu|dp|reg_file|rf[0][4][5]~q ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.datad(\cpu|dp|reg_file|RD2[4][5]~34_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[4][5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[4][5]~35 .lut_mask = 16'hAFA0;
defparam \cpu|dp|reg_file|RD2[4][5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y42_N7
dffeas \cpu|dp|seg_id_ex|RD2E[4][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[4][5]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[4][5] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N30
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[5]~15 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[5]~15_combout  = (\cpu|dp|alu_lanes|mux3_1|y[5]~14_combout ) # ((\cpu|dp|seg_id_ex|RD2E[4][5]~q  & \cpu|dp|alu_lanes|mux3_1|y[7]~4_combout ))

	.dataa(\cpu|dp|seg_id_ex|RD2E[4][5]~q ),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[7]~4_combout ),
	.datac(gnd),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[5]~14_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[5]~15 .lut_mask = 16'hFF88;
defparam \cpu|dp|alu_lanes|mux3_1|y[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N14
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Add0~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Add0~2_combout  = \cpu|dp|seg_id_ex|ALUControlE [2] $ (((\cpu|dp|alu_lanes|mux3_1|y[5]~15_combout ) # ((!\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout  & \cpu|dp|seg_id_ex|RD2E[4][5]~q ))))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[5]~15_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout ),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datad(\cpu|dp|seg_id_ex|RD2E[4][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Add0~2 .lut_mask = 16'h4B5A;
defparam \cpu|dp|alu_lanes|alu5|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N12
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[4][5]~85 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[4][5]~85_combout  = ((\cpu|dp|seg_id_ex|RD1E[4][5]~q  $ (\cpu|dp|alu_lanes|alu5|Add0~2_combout  $ (!\cpu|dp|seg_ex_mem|ALUOutputM[4][4]~84 )))) # (GND)
// \cpu|dp|seg_ex_mem|ALUOutputM[4][5]~86  = CARRY((\cpu|dp|seg_id_ex|RD1E[4][5]~q  & ((\cpu|dp|alu_lanes|alu5|Add0~2_combout ) # (!\cpu|dp|seg_ex_mem|ALUOutputM[4][4]~84 ))) # (!\cpu|dp|seg_id_ex|RD1E[4][5]~q  & (\cpu|dp|alu_lanes|alu5|Add0~2_combout  & 
// !\cpu|dp|seg_ex_mem|ALUOutputM[4][4]~84 )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[4][5]~q ),
	.datab(\cpu|dp|alu_lanes|alu5|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|ALUOutputM[4][4]~84 ),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[4][5]~85_combout ),
	.cout(\cpu|dp|seg_ex_mem|ALUOutputM[4][5]~86 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][5]~85 .lut_mask = 16'h698E;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][5]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N24
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_5|y[5]~14 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_5|y[5]~14_combout  = (\cpu|dp|alu_lanes|mux3_1|y[5]~14_combout ) # ((\cpu|dp|seg_id_ex|RD2E[4][5]~q  & ((\cpu|dp|alu_lanes|mux3_1|y[7]~4_combout ) # (!\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD2E[4][5]~q ),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[5]~14_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_1|Equal0~0_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[7]~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_5|y[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_5|y[5]~14 .lut_mask = 16'hEECE;
defparam \cpu|dp|alu_lanes|mux3_5|y[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N2
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux3~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux3~0_combout  = (\cpu|dp|alu_lanes|alu5|Mux4~2_combout  & \cpu|dp|alu_lanes|alu5|ShiftRight0~2_combout )

	.dataa(\cpu|dp|alu_lanes|alu5|Mux4~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|alu_lanes|alu5|ShiftRight0~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux3~0 .lut_mask = 16'hAA00;
defparam \cpu|dp|alu_lanes|alu5|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N4
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux3~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux3~1_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[4][4]~124_combout  & (\cpu|dp|alu_lanes|alu5|ShiftLeft0~7_combout  & (\cpu|dp|seg_ex_mem|ALUOutputM[4][4]~123_combout ))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[4][4]~124_combout  & 
// (((\cpu|dp|alu_lanes|alu5|Mux3~0_combout ) # (!\cpu|dp|seg_ex_mem|ALUOutputM[4][4]~123_combout ))))

	.dataa(\cpu|dp|seg_ex_mem|ALUOutputM[4][4]~124_combout ),
	.datab(\cpu|dp|alu_lanes|alu5|ShiftLeft0~7_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[4][4]~123_combout ),
	.datad(\cpu|dp|alu_lanes|alu5|Mux3~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux3~1 .lut_mask = 16'hD585;
defparam \cpu|dp|alu_lanes|alu5|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y42_N28
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux3~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux3~2_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[4][4]~122_combout  & (((\cpu|dp|alu_lanes|alu5|Mux3~1_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[4][4]~122_combout  & ((\cpu|dp|alu_lanes|alu5|Mux3~1_combout  & 
// (\cpu|dp|alu_lanes|alu5|ShiftLeft0~0_combout )) # (!\cpu|dp|alu_lanes|alu5|Mux3~1_combout  & ((\cpu|dp|alu_lanes|alu5|ShiftLeft0~2_combout )))))

	.dataa(\cpu|dp|alu_lanes|alu5|ShiftLeft0~0_combout ),
	.datab(\cpu|dp|alu_lanes|alu5|ShiftLeft0~2_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[4][4]~122_combout ),
	.datad(\cpu|dp|alu_lanes|alu5|Mux3~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux3~2 .lut_mask = 16'hFA0C;
defparam \cpu|dp|alu_lanes|alu5|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N20
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux3~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux3~3_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & (((\cpu|dp|alu_lanes|alu1|Mux5~8_combout ) # (\cpu|dp|alu_lanes|alu5|Mux3~2_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & 
// (\cpu|dp|alu_lanes|mux3_5|y[5]~14_combout  & (!\cpu|dp|alu_lanes|alu1|Mux5~8_combout )))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_5|y[5]~14_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datad(\cpu|dp|alu_lanes|alu5|Mux3~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux3~3 .lut_mask = 16'hAEA4;
defparam \cpu|dp|alu_lanes|alu5|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y42_N10
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux3~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux3~4_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & ((\cpu|dp|seg_id_ex|RD1E[4][5]~q  & ((\cpu|dp|alu_lanes|alu5|Mux3~3_combout ) # (!\cpu|dp|alu_lanes|mux3_5|y[5]~14_combout ))) # (!\cpu|dp|seg_id_ex|RD1E[4][5]~q  & 
// (\cpu|dp|alu_lanes|mux3_5|y[5]~14_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & (((\cpu|dp|alu_lanes|alu5|Mux3~3_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[4][5]~q ),
	.datab(\cpu|dp|alu_lanes|mux3_5|y[5]~14_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datad(\cpu|dp|alu_lanes|alu5|Mux3~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux3~4 .lut_mask = 16'hEF60;
defparam \cpu|dp|alu_lanes|alu5|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y42_N13
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[4][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|ALUOutputM[4][5]~85_combout ),
	.asdata(\cpu|dp|alu_lanes|alu5|Mux3~4_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][5] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y42_N15
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[4][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_ex_mem|ALUOutputM[4][5]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[4][5] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N18
cycloneiv_lcell_comb \data_mem|RAM~9 (
// Equation(s):
// \data_mem|RAM~9_combout  = (\data_mem|RAM_rtl_0|auto_generated|ram_block1a37  & \data_mem|RAM~0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_mem|RAM_rtl_0|auto_generated|ram_block1a37 ),
	.datad(\data_mem|RAM~0_q ),
	.cin(gnd),
	.combout(\data_mem|RAM~9_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~9 .lut_mask = 16'hF000;
defparam \data_mem|RAM~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][4][5]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][4][5]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~9_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[4][5]~q ))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datab(\cpu|dp|seg_mem_wb|ALUOutputW[4][5]~q ),
	.datac(gnd),
	.datad(\data_mem|RAM~9_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][4][5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][4][5]~0 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf[0][4][5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~258 (
// Equation(s):
// \cpu|dp|reg_file|rf~258_combout  = (\cpu|dp|reg_file|rf~52_combout  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & 
// \cpu|dp|reg_file|rf[0][4][5]~0_combout )))

	.dataa(\cpu|dp|reg_file|rf~52_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datad(\cpu|dp|reg_file|rf[0][4][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~258_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~258 .lut_mask = 16'h2000;
defparam \cpu|dp|reg_file|rf~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N31
dffeas \cpu|dp|reg_file|rf[7][4][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~258_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][4][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~257 (
// Equation(s):
// \cpu|dp|reg_file|rf~257_combout  = (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (\cpu|dp|reg_file|rf~236_combout  & 
// \cpu|dp|reg_file|rf[0][4][5]~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datac(\cpu|dp|reg_file|rf~236_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~257_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~257 .lut_mask = 16'h4000;
defparam \cpu|dp|reg_file|rf~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N23
dffeas \cpu|dp|reg_file|rf[5][4][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~257_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][4][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux10~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux10~2_combout  = (\cpu|dp|seg_if_id|InstrD [20] & (((\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|rf[6][4][5]~q ))) # (!\cpu|dp|seg_if_id|InstrD [18] & 
// (\cpu|dp|reg_file|rf[4][4][5]~q ))))

	.dataa(\cpu|dp|reg_file|rf[4][4][5]~q ),
	.datab(\cpu|dp|reg_file|rf[6][4][5]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|seg_if_id|InstrD [18]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux10~2 .lut_mask = 16'hFC0A;
defparam \cpu|dp|reg_file|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux10~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux10~3_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|Mux10~2_combout  & (\cpu|dp|reg_file|rf[7][4][5]~q )) # (!\cpu|dp|reg_file|Mux10~2_combout  & ((\cpu|dp|reg_file|rf[5][4][5]~q ))))) # (!\cpu|dp|seg_if_id|InstrD [20] 
// & (((\cpu|dp|reg_file|Mux10~2_combout ))))

	.dataa(\cpu|dp|reg_file|rf[7][4][5]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[5][4][5]~q ),
	.datad(\cpu|dp|reg_file|Mux10~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux10~3 .lut_mask = 16'hBBC0;
defparam \cpu|dp|reg_file|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~255 (
// Equation(s):
// \cpu|dp|reg_file|rf~255_combout  = (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (\cpu|dp|reg_file|rf~236_combout  & 
// \cpu|dp|reg_file|rf[0][4][5]~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datac(\cpu|dp|reg_file|rf~236_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~255_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~255 .lut_mask = 16'h1000;
defparam \cpu|dp|reg_file|rf~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N13
dffeas \cpu|dp|reg_file|rf[1][4][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~255_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][4][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux10~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux10~0_combout  = (\cpu|dp|seg_if_id|InstrD [20] & (((\cpu|dp|reg_file|rf[1][4][5]~q ) # (\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|reg_file|rf[0][4][5]~q  & ((!\cpu|dp|seg_if_id|InstrD [18]))))

	.dataa(\cpu|dp|reg_file|rf[0][4][5]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[1][4][5]~q ),
	.datad(\cpu|dp|seg_if_id|InstrD [18]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux10~0 .lut_mask = 16'hCCE2;
defparam \cpu|dp|reg_file|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~256 (
// Equation(s):
// \cpu|dp|reg_file|rf~256_combout  = (\cpu|dp|reg_file|rf~52_combout  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & 
// \cpu|dp|reg_file|rf[0][4][5]~0_combout )))

	.dataa(\cpu|dp|reg_file|rf~52_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datac(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datad(\cpu|dp|reg_file|rf[0][4][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~256_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~256 .lut_mask = 16'h0200;
defparam \cpu|dp|reg_file|rf~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N5
dffeas \cpu|dp|reg_file|rf[3][4][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~256_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][4][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux10~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux10~1_combout  = (\cpu|dp|reg_file|Mux10~0_combout  & ((\cpu|dp|reg_file|rf[3][4][5]~q ) # ((!\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|reg_file|Mux10~0_combout  & (((\cpu|dp|reg_file|rf[2][4][5]~q  & \cpu|dp|seg_if_id|InstrD 
// [18]))))

	.dataa(\cpu|dp|reg_file|Mux10~0_combout ),
	.datab(\cpu|dp|reg_file|rf[3][4][5]~q ),
	.datac(\cpu|dp|reg_file|rf[2][4][5]~q ),
	.datad(\cpu|dp|seg_if_id|InstrD [18]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux10~1 .lut_mask = 16'hD8AA;
defparam \cpu|dp|reg_file|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N0
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[4][5]~37 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[4][5]~37_combout  = (\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux10~3_combout )) # (!\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux10~1_combout )))

	.dataa(\cpu|dp|reg_file|Mux10~3_combout ),
	.datab(\cpu|dp|seg_if_id|InstrD [19]),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Mux10~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[4][5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[4][5]~37 .lut_mask = 16'hBB88;
defparam \cpu|dp|seg_id_ex|RD1E[4][5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~263 (
// Equation(s):
// \cpu|dp|reg_file|rf~263_combout  = (\cpu|dp|reg_file|rf~63_combout  & \cpu|dp|reg_file|rf[0][4][5]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~63_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~263_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~263 .lut_mask = 16'hF000;
defparam \cpu|dp|reg_file|rf~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N7
dffeas \cpu|dp|reg_file|rf[14][4][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~263_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][4][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~261 (
// Equation(s):
// \cpu|dp|reg_file|rf~261_combout  = (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (\cpu|dp|reg_file|rf~52_combout  & 
// \cpu|dp|reg_file|rf[0][4][5]~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datac(\cpu|dp|reg_file|rf~52_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~261_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~261 .lut_mask = 16'h4000;
defparam \cpu|dp|reg_file|rf~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N1
dffeas \cpu|dp|reg_file|rf[11][4][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~261_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][4][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y37_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~259 (
// Equation(s):
// \cpu|dp|reg_file|rf~259_combout  = (\cpu|dp|reg_file|rf~56_combout  & \cpu|dp|reg_file|rf[0][4][5]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~56_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~259_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~259 .lut_mask = 16'hF000;
defparam \cpu|dp|reg_file|rf~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y37_N25
dffeas \cpu|dp|reg_file|rf[10][4][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~259_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][4][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~260 (
// Equation(s):
// \cpu|dp|reg_file|rf~260_combout  = (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (\cpu|dp|reg_file|rf~236_combout  & 
// \cpu|dp|reg_file|rf[0][4][5]~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datac(\cpu|dp|reg_file|rf~236_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~260_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~260 .lut_mask = 16'h4000;
defparam \cpu|dp|reg_file|rf~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N19
dffeas \cpu|dp|reg_file|rf[9][4][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~260_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][4][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux10~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux10~4_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|seg_if_id|InstrD [20])) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[9][4][5]~q ))) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// (\cpu|dp|reg_file|rf[8][4][5]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[8][4][5]~q ),
	.datad(\cpu|dp|reg_file|rf[9][4][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux10~4 .lut_mask = 16'hDC98;
defparam \cpu|dp|reg_file|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux10~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux10~5_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux10~4_combout  & (\cpu|dp|reg_file|rf[11][4][5]~q )) # (!\cpu|dp|reg_file|Mux10~4_combout  & ((\cpu|dp|reg_file|rf[10][4][5]~q ))))) # (!\cpu|dp|seg_if_id|InstrD 
// [18] & (((\cpu|dp|reg_file|Mux10~4_combout ))))

	.dataa(\cpu|dp|reg_file|rf[11][4][5]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[10][4][5]~q ),
	.datad(\cpu|dp|reg_file|Mux10~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux10~5 .lut_mask = 16'hBBC0;
defparam \cpu|dp|reg_file|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~262 (
// Equation(s):
// \cpu|dp|reg_file|rf~262_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9  & (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8  & (\cpu|dp|reg_file|rf~236_combout  & 
// \cpu|dp|reg_file|rf[0][4][5]~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.datac(\cpu|dp|reg_file|rf~236_combout ),
	.datad(\cpu|dp|reg_file|rf[0][4][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~262_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~262 .lut_mask = 16'h8000;
defparam \cpu|dp|reg_file|rf~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N31
dffeas \cpu|dp|reg_file|rf[13][4][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~262_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][4][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux10~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux10~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((\cpu|dp|reg_file|rf[13][4][5]~q ) # (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout )))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (\cpu|dp|reg_file|rf[12][4][5]~q  & 
// ((!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ))))

	.dataa(\cpu|dp|reg_file|rf[12][4][5]~q ),
	.datab(\cpu|dp|reg_file|rf[13][4][5]~q ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datad(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux10~6 .lut_mask = 16'hF0CA;
defparam \cpu|dp|reg_file|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux10~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux10~7_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|reg_file|Mux10~6_combout  & (\cpu|dp|reg_file|rf[14][4][5]~q )) # (!\cpu|dp|reg_file|Mux10~6_combout  & ((\cpu|dp|reg_file|Mux10~5_combout ))))) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (((\cpu|dp|reg_file|Mux10~6_combout ))))

	.dataa(\cpu|dp|reg_file|rf[14][4][5]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datac(\cpu|dp|reg_file|Mux10~5_combout ),
	.datad(\cpu|dp|reg_file|Mux10~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux10~7 .lut_mask = 16'hBBC0;
defparam \cpu|dp|reg_file|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N1
dffeas \cpu|dp|seg_id_ex|RD1E[4][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[4][5]~37_combout ),
	.asdata(\cpu|dp|reg_file|Mux10~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[4][5] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y42_N30
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux2~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux2~2_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~93_combout  & ((\cpu|dp|seg_id_ex|RD1E[4][5]~q ) # ((\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~94_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~93_combout  & 
// (((\cpu|dp|seg_id_ex|RD1E[4][6]~q  & !\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~94_combout ))))

	.dataa(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~93_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[4][5]~q ),
	.datac(\cpu|dp|seg_id_ex|RD1E[4][6]~q ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~94_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux2~2 .lut_mask = 16'hAAD8;
defparam \cpu|dp|alu_lanes|alu5|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N2
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux2~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux2~3_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~94_combout  & ((\cpu|dp|alu_lanes|alu5|Mux2~2_combout  & ((\cpu|dp|alu_lanes|alu5|ShiftLeft0~6_combout ))) # (!\cpu|dp|alu_lanes|alu5|Mux2~2_combout  & 
// (\cpu|dp|alu_lanes|alu5|ShiftLeft0~4_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~94_combout  & (((\cpu|dp|alu_lanes|alu5|Mux2~2_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu5|ShiftLeft0~4_combout ),
	.datab(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~94_combout ),
	.datac(\cpu|dp|alu_lanes|alu5|Mux2~2_combout ),
	.datad(\cpu|dp|alu_lanes|alu5|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux2~3 .lut_mask = 16'hF838;
defparam \cpu|dp|alu_lanes|alu5|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N16
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_5|y[6]~13 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_5|y[6]~13_combout  = (\cpu|dp|alu_lanes|mux3_5|y[6]~7_combout ) # ((\cpu|dp|seg_id_ex|VSIFlagE [1] & ((\cpu|dp|seg_id_ex|ImmE [6]))) # (!\cpu|dp|seg_id_ex|VSIFlagE [1] & (\cpu|dp|alu_lanes|mux3_1|y[6]~11_combout )))

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[6]~11_combout ),
	.datac(\cpu|dp|seg_id_ex|ImmE [6]),
	.datad(\cpu|dp|alu_lanes|mux3_5|y[6]~7_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_5|y[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_5|y[6]~13 .lut_mask = 16'hFFE4;
defparam \cpu|dp|alu_lanes|mux3_5|y[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N10
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux2~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux2~0_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[4][6]~189_combout  & ((\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & ((\cpu|dp|alu_lanes|alu5|Mux6~2_combout ))) # (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & 
// (\cpu|dp|alu_lanes|mux3_5|y[6]~13_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[4][6]~189_combout  & (((!\cpu|dp|alu_lanes|alu1|Mux5~7_combout ))))

	.dataa(\cpu|dp|alu_lanes|mux3_5|y[6]~13_combout ),
	.datab(\cpu|dp|alu_lanes|alu5|Mux6~2_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[4][6]~189_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux2~0 .lut_mask = 16'hC0AF;
defparam \cpu|dp|alu_lanes|alu5|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N20
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux2~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux2~1_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & ((\cpu|dp|seg_id_ex|RD1E[4][6]~q  & ((!\cpu|dp|alu_lanes|alu5|Mux2~0_combout ) # (!\cpu|dp|alu_lanes|mux3_5|y[6]~13_combout ))) # (!\cpu|dp|seg_id_ex|RD1E[4][6]~q  & 
// (\cpu|dp|alu_lanes|mux3_5|y[6]~13_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & (((\cpu|dp|alu_lanes|alu5|Mux2~0_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[4][6]~q ),
	.datac(\cpu|dp|alu_lanes|mux3_5|y[6]~13_combout ),
	.datad(\cpu|dp|alu_lanes|alu5|Mux2~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux2~1 .lut_mask = 16'h7DA8;
defparam \cpu|dp|alu_lanes|alu5|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N20
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu5|Mux2~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu5|Mux2~4_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout  & (\cpu|dp|alu_lanes|alu5|Mux2~3_combout  & (!\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~95_combout ))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout  & 
// (((\cpu|dp|alu_lanes|alu5|Mux2~1_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu5|Mux2~3_combout ),
	.datab(\cpu|dp|seg_ex_mem|ALUOutputM[4][1]~95_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout ),
	.datad(\cpu|dp|alu_lanes|alu5|Mux2~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu5|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu5|Mux2~4 .lut_mask = 16'h2F20;
defparam \cpu|dp|alu_lanes|alu5|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y42_N15
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[4][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|ALUOutputM[4][6]~87_combout ),
	.asdata(\cpu|dp|alu_lanes|alu5|Mux2~4_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][6] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y42_N5
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[4][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_ex_mem|ALUOutputM[4][6]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[4][6] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N20
cycloneiv_lcell_comb \data_mem|RAM~6 (
// Equation(s):
// \data_mem|RAM~6_combout  = (\data_mem|RAM~0_q  & \data_mem|RAM_rtl_0|auto_generated|ram_block1a38 )

	.dataa(\data_mem|RAM~0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_mem|RAM_rtl_0|auto_generated|ram_block1a38 ),
	.cin(gnd),
	.combout(\data_mem|RAM~6_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~6 .lut_mask = 16'hAA00;
defparam \data_mem|RAM~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][4][6]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][4][6]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~6_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[4][6]~q ))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datab(\cpu|dp|seg_mem_wb|ALUOutputW[4][6]~q ),
	.datac(gnd),
	.datad(\data_mem|RAM~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][4][6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][4][6]~0 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf[0][4][6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N31
dffeas \cpu|dp|reg_file|rf[0][4][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[0][4][6]~0_combout ),
	.asdata(\cpu|dp|reg_file|rf[4][0][6]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|dp|reg_file|rf~28_combout ),
	.sload(\cpu|dp|reg_file|always0~0_combout ),
	.ena(\cpu|dp|reg_file|rf[0][4][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][4][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[4][6]~20 (
// Equation(s):
// \cpu|dp|reg_file|RD2[4][6]~20_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[12][4][6]~q ))) # (!\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[8][4][6]~q ))

	.dataa(\cpu|dp|ra2mux|y[2]~0_combout ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[8][4][6]~q ),
	.datad(\cpu|dp|reg_file|rf[12][4][6]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[4][6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[4][6]~20 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|RD2[4][6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[4][6]~21 (
// Equation(s):
// \cpu|dp|reg_file|RD2[4][6]~21_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & ((\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ) # ((\cpu|dp|reg_file|RD2[4][6]~20_combout )))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & 
// (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (\cpu|dp|reg_file|rf[2][4][6]~q )))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datac(\cpu|dp|reg_file|rf[2][4][6]~q ),
	.datad(\cpu|dp|reg_file|RD2[4][6]~20_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[4][6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[4][6]~21 .lut_mask = 16'hBA98;
defparam \cpu|dp|reg_file|RD2[4][6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[4][6]~22 (
// Equation(s):
// \cpu|dp|reg_file|RD2[4][6]~22_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|reg_file|RD2[4][6]~21_combout  & ((\cpu|dp|reg_file|rf[6][4][6]~q ))) # (!\cpu|dp|reg_file|RD2[4][6]~21_combout  & (\cpu|dp|reg_file|rf[4][4][6]~q )))) # 
// (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (((\cpu|dp|reg_file|RD2[4][6]~21_combout ))))

	.dataa(\cpu|dp|reg_file|rf[4][4][6]~q ),
	.datab(\cpu|dp|reg_file|rf[6][4][6]~q ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datad(\cpu|dp|reg_file|RD2[4][6]~21_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[4][6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[4][6]~22 .lut_mask = 16'hCFA0;
defparam \cpu|dp|reg_file|RD2[4][6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[4][6]~23 (
// Equation(s):
// \cpu|dp|reg_file|RD2[4][6]~23_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|rf[0][4][6]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|RD2[4][6]~22_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf[0][4][6]~q ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.datad(\cpu|dp|reg_file|RD2[4][6]~22_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[4][6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[4][6]~23 .lut_mask = 16'hCFC0;
defparam \cpu|dp|reg_file|RD2[4][6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y40_N23
dffeas \cpu|dp|seg_id_ex|RD2E[4][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[4][6]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[4][6] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N4
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[6]~40 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[6]~40_combout  = (\cpu|dp|seg_id_ex|RD2E[4][6]~q  & \cpu|dp|alu_lanes|mux3_1|y[7]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|RD2E[4][6]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[7]~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[6]~40 .lut_mask = 16'hF000;
defparam \cpu|dp|alu_lanes|mux3_1|y[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N26
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[6]~41 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[6]~41_combout  = (\cpu|dp|alu_lanes|mux3_1|y[7]~6_combout  & ((\cpu|dp|seg_id_ex|RA2E [1] & ((\cpu|dp|seg_id_ex|RD2E[2][6]~q ))) # (!\cpu|dp|seg_id_ex|RA2E [1] & (\cpu|dp|seg_id_ex|RD2E[0][6]~q ))))

	.dataa(\cpu|dp|seg_id_ex|RD2E[0][6]~q ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][6]~q ),
	.datac(\cpu|dp|seg_id_ex|RA2E [1]),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[7]~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[6]~41 .lut_mask = 16'hCA00;
defparam \cpu|dp|alu_lanes|mux3_1|y[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N2
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[6]~42 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[6]~42_combout  = (\cpu|dp|seg_id_ex|VSIFlagE [1] & (!\cpu|dp|seg_id_ex|ImmE [6])) # (!\cpu|dp|seg_id_ex|VSIFlagE [1] & (((!\cpu|dp|alu_lanes|mux3_1|y[6]~40_combout  & !\cpu|dp|alu_lanes|mux3_1|y[6]~41_combout ))))

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datab(\cpu|dp|seg_id_ex|ImmE [6]),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[6]~40_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[6]~41_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[6]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[6]~42 .lut_mask = 16'h2227;
defparam \cpu|dp|alu_lanes|mux3_1|y[6]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N28
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Add0~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Add0~1_combout  = \cpu|dp|seg_id_ex|ALUControlE [2] $ (((\cpu|dp|alu_lanes|mux3_3|y[6]~7_combout ) # (!\cpu|dp|alu_lanes|mux3_1|y[6]~42_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[6]~42_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_3|y[6]~7_combout ),
	.datad(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Add0~1 .lut_mask = 16'h0CF3;
defparam \cpu|dp|alu_lanes|alu3|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y41_N16
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[2][7]~112 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[2][7]~112_combout  = \cpu|dp|seg_id_ex|RD1E[2][7]~q  $ (\cpu|dp|seg_ex_mem|ALUOutputM[2][6]~111  $ (!\cpu|dp|alu_lanes|alu3|Add0~0_combout ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|RD1E[2][7]~q ),
	.datac(gnd),
	.datad(\cpu|dp|alu_lanes|alu3|Add0~0_combout ),
	.cin(\cpu|dp|seg_ex_mem|ALUOutputM[2][6]~111 ),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[2][7]~112_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][7]~112 .lut_mask = 16'h3CC3;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][7]~112 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N30
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_3|y[7]~17 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_3|y[7]~17_combout  = ((!\cpu|dp|seg_id_ex|VSIFlagE [0] & (\cpu|dp|seg_id_ex|RD2E[2][7]~q  & !\cpu|dp|seg_id_ex|VSIFlagE [1]))) # (!\cpu|dp|alu_lanes|mux3_1|y[7]~8_combout )

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][7]~q ),
	.datac(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[7]~8_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_3|y[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_3|y[7]~17 .lut_mask = 16'h04FF;
defparam \cpu|dp|alu_lanes|mux3_3|y[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N28
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|ShiftRight0~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|ShiftRight0~0_combout  = (\cpu|dp|seg_id_ex|RD1E[2][7]~q  & (!\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout  & !\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout ))

	.dataa(\cpu|dp|seg_id_ex|RD1E[2][7]~q ),
	.datab(\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout ),
	.datac(gnd),
	.datad(\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|ShiftRight0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|ShiftRight0~0 .lut_mask = 16'h0022;
defparam \cpu|dp|alu_lanes|alu3|ShiftRight0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N20
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux1~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux1~0_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[2][6]~190_combout  & ((\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & ((\cpu|dp|alu_lanes|alu3|ShiftRight0~0_combout ))) # (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & 
// (\cpu|dp|alu_lanes|mux3_3|y[7]~17_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[2][6]~190_combout  & (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout ))

	.dataa(\cpu|dp|seg_ex_mem|ALUOutputM[2][6]~190_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_3|y[7]~17_combout ),
	.datad(\cpu|dp|alu_lanes|alu3|ShiftRight0~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux1~0 .lut_mask = 16'hB931;
defparam \cpu|dp|alu_lanes|alu3|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N18
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux1~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux1~1_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & ((\cpu|dp|seg_id_ex|RD1E[2][7]~q  & ((!\cpu|dp|alu_lanes|alu3|Mux1~0_combout ) # (!\cpu|dp|alu_lanes|mux3_3|y[7]~17_combout ))) # (!\cpu|dp|seg_id_ex|RD1E[2][7]~q  & 
// (\cpu|dp|alu_lanes|mux3_3|y[7]~17_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & (((\cpu|dp|alu_lanes|alu3|Mux1~0_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[2][7]~q ),
	.datac(\cpu|dp|alu_lanes|mux3_3|y[7]~17_combout ),
	.datad(\cpu|dp|alu_lanes|alu3|Mux1~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux1~1 .lut_mask = 16'h7DA8;
defparam \cpu|dp|alu_lanes|alu3|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N12
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux1~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux1~2_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~116_combout  & (((\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~117_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~116_combout  & ((\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~117_combout  
// & (\cpu|dp|alu_lanes|alu3|ShiftLeft0~0_combout )) # (!\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~117_combout  & ((\cpu|dp|seg_id_ex|RD1E[2][7]~q )))))

	.dataa(\cpu|dp|alu_lanes|alu3|ShiftLeft0~0_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[2][7]~q ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~116_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~117_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux1~2 .lut_mask = 16'hFA0C;
defparam \cpu|dp|alu_lanes|alu3|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N22
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux1~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux1~3_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~116_combout  & ((\cpu|dp|alu_lanes|alu3|Mux1~2_combout  & ((\cpu|dp|alu_lanes|alu3|ShiftLeft0~3_combout ))) # (!\cpu|dp|alu_lanes|alu3|Mux1~2_combout  & 
// (\cpu|dp|seg_id_ex|RD1E[2][6]~q )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~116_combout  & (((\cpu|dp|alu_lanes|alu3|Mux1~2_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[2][6]~q ),
	.datab(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~116_combout ),
	.datac(\cpu|dp|alu_lanes|alu3|ShiftLeft0~3_combout ),
	.datad(\cpu|dp|alu_lanes|alu3|Mux1~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux1~3 .lut_mask = 16'hF388;
defparam \cpu|dp|alu_lanes|alu3|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y41_N22
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux1~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux1~4_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout  & (((\cpu|dp|alu_lanes|alu3|Mux1~3_combout  & !\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~118_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout  & 
// (\cpu|dp|alu_lanes|alu3|Mux1~1_combout ))

	.dataa(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout ),
	.datab(\cpu|dp|alu_lanes|alu3|Mux1~1_combout ),
	.datac(\cpu|dp|alu_lanes|alu3|Mux1~3_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~118_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux1~4 .lut_mask = 16'h44E4;
defparam \cpu|dp|alu_lanes|alu3|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y41_N17
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[2][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|ALUOutputM[2][7]~112_combout ),
	.asdata(\cpu|dp|alu_lanes|alu3|Mux1~4_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][7] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N14
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|ALUOutputW[2][7]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|ALUOutputW[2][7]~feeder_combout  = \cpu|dp|seg_ex_mem|ALUOutputM[2][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[2][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|ALUOutputW[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[2][7]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|ALUOutputW[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N15
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[2][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|ALUOutputW[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[2][7] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N0
cycloneiv_lcell_comb \data_mem|RAM~3 (
// Equation(s):
// \data_mem|RAM~3_combout  = (\data_mem|RAM~0_q  & \data_mem|RAM_rtl_0|auto_generated|ram_block1a23 )

	.dataa(gnd),
	.datab(\data_mem|RAM~0_q ),
	.datac(\data_mem|RAM_rtl_0|auto_generated|ram_block1a23 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_mem|RAM~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~3 .lut_mask = 16'hC0C0;
defparam \data_mem|RAM~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[8][2][7]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[8][2][7]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~3_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[2][7]~q ))

	.dataa(\cpu|dp|seg_mem_wb|ALUOutputW[2][7]~q ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datac(gnd),
	.datad(\data_mem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[8][2][7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][2][7]~0 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf[8][2][7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[0][2][7]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[0][2][7]~0_combout  = (\cpu|dp|reg_file|always0~0_combout  & (\cpu|dp|reg_file|rf[8][0][7]~0_combout )) # (!\cpu|dp|reg_file|always0~0_combout  & ((\cpu|dp|reg_file|rf[8][2][7]~0_combout )))

	.dataa(\cpu|dp|reg_file|rf[8][0][7]~0_combout ),
	.datab(\cpu|dp|reg_file|always0~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][2][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[0][2][7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][2][7]~0 .lut_mask = 16'hBB88;
defparam \cpu|dp|reg_file|rf[0][2][7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N25
dffeas \cpu|dp|reg_file|rf[0][2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[0][2][7]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[2][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~36_combout ),
	.ena(\cpu|dp|reg_file|rf[0][2][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][2][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~39 (
// Equation(s):
// \cpu|dp|reg_file|rf~39_combout  = (\cpu|dp|reg_file|rf~23_combout  & ((\cpu|dp|reg_file|rf[8][2][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~23_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][7]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][7]~q ),
	.datac(\cpu|dp|reg_file|rf[8][2][7]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~23_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~39 .lut_mask = 16'hF0CC;
defparam \cpu|dp|reg_file|rf~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N15
dffeas \cpu|dp|reg_file|rf[2][2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][2][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~38 (
// Equation(s):
// \cpu|dp|reg_file|rf~38_combout  = (\cpu|dp|reg_file|rf~21_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][7]~q )) # (!\cpu|dp|reg_file|rf~21_combout  & ((\cpu|dp|reg_file|rf[8][2][7]~0_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][7]~q ),
	.datac(\cpu|dp|reg_file|rf~21_combout ),
	.datad(\cpu|dp|reg_file|rf[8][2][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~38 .lut_mask = 16'hCFC0;
defparam \cpu|dp|reg_file|rf~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N9
dffeas \cpu|dp|reg_file|rf[4][2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][2][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[2][7]~9 (
// Equation(s):
// \cpu|dp|reg_file|RD2[2][7]~9_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ) # (\cpu|dp|reg_file|rf[4][2][7]~q )))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (\cpu|dp|reg_file|rf[2][2][7]~q  & 
// (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout )))

	.dataa(\cpu|dp|reg_file|rf[2][2][7]~q ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datad(\cpu|dp|reg_file|rf[4][2][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[2][7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[2][7]~9 .lut_mask = 16'hCEC2;
defparam \cpu|dp|reg_file|RD2[2][7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y39_N9
dffeas \cpu|dp|reg_file|rf[8][2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[8][2][7]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[2][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~20_combout ),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][2][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~37 (
// Equation(s):
// \cpu|dp|reg_file|rf~37_combout  = (\cpu|dp|reg_file|rf~18_combout  & ((\cpu|dp|reg_file|rf[8][2][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~18_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][7]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][7]~q ),
	.datac(\cpu|dp|reg_file|rf~18_combout ),
	.datad(\cpu|dp|reg_file|rf[8][2][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~37 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N25
dffeas \cpu|dp|reg_file|rf[12][2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][2][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[2][7]~8 (
// Equation(s):
// \cpu|dp|reg_file|RD2[2][7]~8_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[12][2][7]~q ))) # (!\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[8][2][7]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf[8][2][7]~q ),
	.datac(\cpu|dp|ra2mux|y[2]~0_combout ),
	.datad(\cpu|dp|reg_file|rf[12][2][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[2][7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[2][7]~8 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|RD2[2][7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[2][7]~10 (
// Equation(s):
// \cpu|dp|reg_file|RD2[2][7]~10_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & ((\cpu|dp|reg_file|RD2[2][7]~9_combout  & (\cpu|dp|reg_file|rf[6][2][7]~q )) # (!\cpu|dp|reg_file|RD2[2][7]~9_combout  & ((\cpu|dp|reg_file|RD2[2][7]~8_combout ))))) # 
// (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (((\cpu|dp|reg_file|RD2[2][7]~9_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datab(\cpu|dp|reg_file|rf[6][2][7]~q ),
	.datac(\cpu|dp|reg_file|RD2[2][7]~9_combout ),
	.datad(\cpu|dp|reg_file|RD2[2][7]~8_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[2][7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[2][7]~10 .lut_mask = 16'hDAD0;
defparam \cpu|dp|reg_file|RD2[2][7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[2][7]~11 (
// Equation(s):
// \cpu|dp|reg_file|RD2[2][7]~11_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|rf[0][2][7]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|RD2[2][7]~10_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf[0][2][7]~q ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.datad(\cpu|dp|reg_file|RD2[2][7]~10_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[2][7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[2][7]~11 .lut_mask = 16'hCFC0;
defparam \cpu|dp|reg_file|RD2[2][7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y39_N31
dffeas \cpu|dp|seg_id_ex|RD2E[2][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[2][7]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[2][7] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N6
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[7]~7 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[7]~7_combout  = (\cpu|dp|alu_lanes|mux3_1|y[7]~6_combout  & ((\cpu|dp|seg_id_ex|RA2E [1] & ((\cpu|dp|seg_id_ex|RD2E[2][7]~q ))) # (!\cpu|dp|seg_id_ex|RA2E [1] & (\cpu|dp|seg_id_ex|RD2E[0][7]~q ))))

	.dataa(\cpu|dp|seg_id_ex|RD2E[0][7]~q ),
	.datab(\cpu|dp|seg_id_ex|RA2E [1]),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[7]~6_combout ),
	.datad(\cpu|dp|seg_id_ex|RD2E[2][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[7]~7 .lut_mask = 16'hE020;
defparam \cpu|dp|alu_lanes|mux3_1|y[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N14
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[7]~5 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[7]~5_combout  = (\cpu|dp|seg_id_ex|RD2E[4][7]~q  & \cpu|dp|alu_lanes|mux3_1|y[7]~4_combout )

	.dataa(\cpu|dp|seg_id_ex|RD2E[4][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[7]~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[7]~5 .lut_mask = 16'hAA00;
defparam \cpu|dp|alu_lanes|mux3_1|y[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N18
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[7]~8 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[7]~8_combout  = (\cpu|dp|seg_id_ex|VSIFlagE [1] & (((!\cpu|dp|seg_id_ex|ImmE [7])))) # (!\cpu|dp|seg_id_ex|VSIFlagE [1] & (!\cpu|dp|alu_lanes|mux3_1|y[7]~7_combout  & ((!\cpu|dp|alu_lanes|mux3_1|y[7]~5_combout ))))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[7]~7_combout ),
	.datab(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datac(\cpu|dp|seg_id_ex|ImmE [7]),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[7]~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[7]~8 .lut_mask = 16'h0C1D;
defparam \cpu|dp|alu_lanes|mux3_1|y[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N16
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_2|y[7]~16 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_2|y[7]~16_combout  = ((\cpu|dp|seg_id_ex|RD2E[1][7]~q  & (!\cpu|dp|seg_id_ex|VSIFlagE [0] & !\cpu|dp|seg_id_ex|VSIFlagE [1]))) # (!\cpu|dp|alu_lanes|mux3_1|y[7]~8_combout )

	.dataa(\cpu|dp|seg_id_ex|RD2E[1][7]~q ),
	.datab(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datac(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[7]~8_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_2|y[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_2|y[7]~16 .lut_mask = 16'h02FF;
defparam \cpu|dp|alu_lanes|mux3_2|y[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N24
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Add0~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Add0~1_combout  = \cpu|dp|seg_id_ex|ALUControlE [2] $ (\cpu|dp|alu_lanes|mux3_2|y[7]~16_combout )

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datac(gnd),
	.datad(\cpu|dp|alu_lanes|mux3_2|y[7]~16_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Add0~1 .lut_mask = 16'h33CC;
defparam \cpu|dp|alu_lanes|alu2|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N20
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|ALUOutputM[1][7]~152 (
// Equation(s):
// \cpu|dp|seg_ex_mem|ALUOutputM[1][7]~152_combout  = \cpu|dp|seg_id_ex|RD1E[1][7]~q  $ (\cpu|dp|seg_ex_mem|ALUOutputM[1][6]~151  $ (!\cpu|dp|alu_lanes|alu2|Add0~1_combout ))

	.dataa(\cpu|dp|seg_id_ex|RD1E[1][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|alu_lanes|alu2|Add0~1_combout ),
	.cin(\cpu|dp|seg_ex_mem|ALUOutputM[1][6]~151 ),
	.combout(\cpu|dp|seg_ex_mem|ALUOutputM[1][7]~152_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][7]~152 .lut_mask = 16'h5AA5;
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][7]~152 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N4
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux1~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux1~2_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~137_combout  & (((\cpu|dp|alu_lanes|alu2|ShiftLeft0~1_combout ) # (\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~138_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~137_combout  & 
// (\cpu|dp|seg_id_ex|RD1E[1][7]~q  & ((!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~138_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[1][7]~q ),
	.datab(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~137_combout ),
	.datac(\cpu|dp|alu_lanes|alu2|ShiftLeft0~1_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~138_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux1~2 .lut_mask = 16'hCCE2;
defparam \cpu|dp|alu_lanes|alu2|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N30
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux1~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux1~3_combout  = (\cpu|dp|alu_lanes|alu2|Mux1~2_combout  & (((\cpu|dp|alu_lanes|alu2|ShiftLeft0~4_combout ) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~138_combout )))) # (!\cpu|dp|alu_lanes|alu2|Mux1~2_combout  & 
// (\cpu|dp|seg_id_ex|RD1E[1][6]~q  & ((\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~138_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[1][6]~q ),
	.datab(\cpu|dp|alu_lanes|alu2|ShiftLeft0~4_combout ),
	.datac(\cpu|dp|alu_lanes|alu2|Mux1~2_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~138_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux1~3 .lut_mask = 16'hCAF0;
defparam \cpu|dp|alu_lanes|alu2|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N6
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|ShiftRight0~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|ShiftRight0~4_combout  = (!\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout  & (!\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout  & \cpu|dp|seg_id_ex|RD1E[1][7]~q ))

	.dataa(\cpu|dp|alu_lanes|mux3_2|y[1]~12_combout ),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|mux3_2|y[0]~7_combout ),
	.datad(\cpu|dp|seg_id_ex|RD1E[1][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|ShiftRight0~4 .lut_mask = 16'h0500;
defparam \cpu|dp|alu_lanes|alu2|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N12
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux1~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux1~0_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & (\cpu|dp|alu_lanes|alu2|ShiftRight0~4_combout  & ((\cpu|dp|seg_ex_mem|ALUOutputM[1][6]~194_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & 
// (((\cpu|dp|alu_lanes|mux3_2|y[7]~16_combout ) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][6]~194_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu2|ShiftRight0~4_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_2|y[7]~16_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[1][6]~194_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux1~0 .lut_mask = 16'hB833;
defparam \cpu|dp|alu_lanes|alu2|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N18
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux1~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux1~1_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & ((\cpu|dp|seg_id_ex|RD1E[1][7]~q  & ((!\cpu|dp|alu_lanes|alu2|Mux1~0_combout ) # (!\cpu|dp|alu_lanes|mux3_2|y[7]~16_combout ))) # (!\cpu|dp|seg_id_ex|RD1E[1][7]~q  & 
// (\cpu|dp|alu_lanes|mux3_2|y[7]~16_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & (((\cpu|dp|alu_lanes|alu2|Mux1~0_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[1][7]~q ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_2|y[7]~16_combout ),
	.datad(\cpu|dp|alu_lanes|alu2|Mux1~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux1~1 .lut_mask = 16'h7BC8;
defparam \cpu|dp|alu_lanes|alu2|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N20
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu2|Mux1~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu2|Mux1~4_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout  & (!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~139_combout  & (\cpu|dp|alu_lanes|alu2|Mux1~3_combout ))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout  & 
// (((\cpu|dp|alu_lanes|alu2|Mux1~1_combout ))))

	.dataa(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout ),
	.datab(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~139_combout ),
	.datac(\cpu|dp|alu_lanes|alu2|Mux1~3_combout ),
	.datad(\cpu|dp|alu_lanes|alu2|Mux1~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu2|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu2|Mux1~4 .lut_mask = 16'h7520;
defparam \cpu|dp|alu_lanes|alu2|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N21
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[1][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|ALUOutputM[1][7]~152_combout ),
	.asdata(\cpu|dp|alu_lanes|alu2|Mux1~4_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][7] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y42_N12
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|ALUOutputW[1][7]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|ALUOutputW[1][7]~feeder_combout  = \cpu|dp|seg_ex_mem|ALUOutputM[1][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[1][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|ALUOutputW[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[1][7]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|ALUOutputW[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y42_N13
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[1][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|ALUOutputW[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[1][7] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N16
cycloneiv_lcell_comb \data_mem|RAM~26 (
// Equation(s):
// \data_mem|RAM~26_combout  = (\data_mem|RAM~0_q  & \data_mem|RAM_rtl_0|auto_generated|ram_block1a15 )

	.dataa(gnd),
	.datab(\data_mem|RAM~0_q ),
	.datac(gnd),
	.datad(\data_mem|RAM_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\data_mem|RAM~26_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~26 .lut_mask = 16'hCC00;
defparam \data_mem|RAM~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[8][1][7]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[8][1][7]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~26_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[1][7]~q ))

	.dataa(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datab(\cpu|dp|seg_mem_wb|ALUOutputW[1][7]~q ),
	.datac(gnd),
	.datad(\data_mem|RAM~26_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[8][1][7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][1][7]~0 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf[8][1][7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~381 (
// Equation(s):
// \cpu|dp|reg_file|rf~381_combout  = (\cpu|dp|reg_file|rf~23_combout  & ((\cpu|dp|reg_file|rf[8][1][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~23_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][0]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[2][0]~q ),
	.datab(\cpu|dp|reg_file|rf~23_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][1][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~381_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~381 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N25
dffeas \cpu|dp|reg_file|rf[2][1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~381_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][1][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~383 (
// Equation(s):
// \cpu|dp|reg_file|rf~383_combout  = (\cpu|dp|reg_file|rf~44_combout  & ((\cpu|dp|reg_file|rf[8][1][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~44_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][0]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][0]~q ),
	.datac(\cpu|dp|reg_file|rf~44_combout ),
	.datad(\cpu|dp|reg_file|rf[8][1][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~383_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~383 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N1
dffeas \cpu|dp|reg_file|rf[3][1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~383_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][1][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~382 (
// Equation(s):
// \cpu|dp|reg_file|rf~382_combout  = (\cpu|dp|reg_file|rf~42_combout  & ((\cpu|dp|reg_file|rf[8][1][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~42_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][0]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][0]~q ),
	.datac(\cpu|dp|reg_file|rf~42_combout ),
	.datad(\cpu|dp|reg_file|rf[8][1][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~382_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~382 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N3
dffeas \cpu|dp|reg_file|rf[1][1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~382_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][1][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux32~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux32~0_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|seg_if_id|InstrD [20])) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[1][1][7]~q ))) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// (\cpu|dp|reg_file|rf[0][1][7]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[0][1][7]~q ),
	.datad(\cpu|dp|reg_file|rf[1][1][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux32~0 .lut_mask = 16'hDC98;
defparam \cpu|dp|reg_file|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux32~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux32~1_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux32~0_combout  & ((\cpu|dp|reg_file|rf[3][1][7]~q ))) # (!\cpu|dp|reg_file|Mux32~0_combout  & (\cpu|dp|reg_file|rf[2][1][7]~q )))) # (!\cpu|dp|seg_if_id|InstrD [18] 
// & (((\cpu|dp|reg_file|Mux32~0_combout ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|reg_file|rf[2][1][7]~q ),
	.datac(\cpu|dp|reg_file|rf[3][1][7]~q ),
	.datad(\cpu|dp|reg_file|Mux32~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux32~1 .lut_mask = 16'hF588;
defparam \cpu|dp|reg_file|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~387 (
// Equation(s):
// \cpu|dp|reg_file|rf~387_combout  = (\cpu|dp|reg_file|rf~50_combout  & ((\cpu|dp|reg_file|rf[8][1][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~50_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][0]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[2][0]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~50_combout ),
	.datad(\cpu|dp|reg_file|rf[8][1][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~387_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~387 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N25
dffeas \cpu|dp|reg_file|rf[7][1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~387_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][1][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~384 (
// Equation(s):
// \cpu|dp|reg_file|rf~384_combout  = (\cpu|dp|reg_file|rf~47_combout  & ((\cpu|dp|reg_file|rf[8][1][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~47_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][0]~q ))

	.dataa(\cpu|dp|reg_file|rf~47_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][0]~q ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][1][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~384_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~384 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y43_N29
dffeas \cpu|dp|reg_file|rf[5][1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~384_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][1][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux32~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux32~2_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (((\cpu|dp|seg_if_id|InstrD [20]) # (\cpu|dp|reg_file|rf[6][1][7]~q )))) # (!\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|reg_file|rf[4][1][7]~q  & (!\cpu|dp|seg_if_id|InstrD [20])))

	.dataa(\cpu|dp|reg_file|rf[4][1][7]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|reg_file|rf[6][1][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux32~2 .lut_mask = 16'hCEC2;
defparam \cpu|dp|reg_file|Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux32~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux32~3_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|Mux32~2_combout  & (\cpu|dp|reg_file|rf[7][1][7]~q )) # (!\cpu|dp|reg_file|Mux32~2_combout  & ((\cpu|dp|reg_file|rf[5][1][7]~q ))))) # (!\cpu|dp|seg_if_id|InstrD [20] 
// & (((\cpu|dp|reg_file|Mux32~2_combout ))))

	.dataa(\cpu|dp|reg_file|rf[7][1][7]~q ),
	.datab(\cpu|dp|reg_file|rf[5][1][7]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|reg_file|Mux32~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux32~3 .lut_mask = 16'hAFC0;
defparam \cpu|dp|reg_file|Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N24
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[1][7]~15 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[1][7]~15_combout  = (\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux32~3_combout ))) # (!\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux32~1_combout ))

	.dataa(\cpu|dp|seg_if_id|InstrD [19]),
	.datab(\cpu|dp|reg_file|Mux32~1_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Mux32~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[1][7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[1][7]~15 .lut_mask = 16'hEE44;
defparam \cpu|dp|seg_id_ex|RD1E[1][7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~388 (
// Equation(s):
// \cpu|dp|reg_file|rf~388_combout  = (\cpu|dp|reg_file|rf~54_combout  & ((\cpu|dp|reg_file|rf[8][1][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~54_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][0]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~54_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[2][0]~q ),
	.datad(\cpu|dp|reg_file|rf[8][1][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~388_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~388 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N5
dffeas \cpu|dp|reg_file|rf[13][1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~388_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][1][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~393 (
// Equation(s):
// \cpu|dp|reg_file|rf~393_combout  = (\cpu|dp|reg_file|rf~63_combout  & ((\cpu|dp|reg_file|rf[8][1][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~63_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][0]~q ))

	.dataa(\cpu|dp|reg_file|rf~63_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][0]~q ),
	.datac(\cpu|dp|reg_file|rf[8][1][7]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~393_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~393 .lut_mask = 16'hE4E4;
defparam \cpu|dp|reg_file|rf~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N31
dffeas \cpu|dp|reg_file|rf[14][1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~393_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][1][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~389 (
// Equation(s):
// \cpu|dp|reg_file|rf~389_combout  = (\cpu|dp|reg_file|rf~56_combout  & ((\cpu|dp|reg_file|rf[8][1][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~56_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][0]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][0]~q ),
	.datac(\cpu|dp|reg_file|rf~56_combout ),
	.datad(\cpu|dp|reg_file|rf[8][1][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~389_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~389 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N7
dffeas \cpu|dp|reg_file|rf[10][1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~389_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][1][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~391 (
// Equation(s):
// \cpu|dp|reg_file|rf~391_combout  = (\cpu|dp|reg_file|rf~61_combout  & ((\cpu|dp|reg_file|rf[8][1][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~61_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][0]~q ))

	.dataa(\cpu|dp|reg_file|rf~61_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][0]~q ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][1][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~391_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~391 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N27
dffeas \cpu|dp|reg_file|rf[11][1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~391_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][1][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~390 (
// Equation(s):
// \cpu|dp|reg_file|rf~390_combout  = (\cpu|dp|reg_file|rf~59_combout  & ((\cpu|dp|reg_file|rf[8][1][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~59_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][0]~q ))

	.dataa(\cpu|dp|reg_file|rf~59_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][0]~q ),
	.datac(\cpu|dp|reg_file|rf[8][1][7]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~390_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~390 .lut_mask = 16'hE4E4;
defparam \cpu|dp|reg_file|rf~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N21
dffeas \cpu|dp|reg_file|rf[9][1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~390_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][1][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux32~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux32~4_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (((\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|reg_file|rf[9][1][7]~q )) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// ((\cpu|dp|reg_file|rf[8][1][7]~q )))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|reg_file|rf[9][1][7]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|reg_file|rf[8][1][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux32~4 .lut_mask = 16'hE5E0;
defparam \cpu|dp|reg_file|Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux32~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux32~5_combout  = (\cpu|dp|reg_file|Mux32~4_combout  & (((\cpu|dp|reg_file|rf[11][1][7]~q ) # (!\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|reg_file|Mux32~4_combout  & (\cpu|dp|reg_file|rf[10][1][7]~q  & ((\cpu|dp|seg_if_id|InstrD 
// [18]))))

	.dataa(\cpu|dp|reg_file|rf[10][1][7]~q ),
	.datab(\cpu|dp|reg_file|rf[11][1][7]~q ),
	.datac(\cpu|dp|reg_file|Mux32~4_combout ),
	.datad(\cpu|dp|seg_if_id|InstrD [18]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux32~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux32~5 .lut_mask = 16'hCAF0;
defparam \cpu|dp|reg_file|Mux32~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux32~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux32~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ) # ((\cpu|dp|reg_file|Mux32~5_combout )))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  
// & ((\cpu|dp|reg_file|rf[12][1][7]~q ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datac(\cpu|dp|reg_file|Mux32~5_combout ),
	.datad(\cpu|dp|reg_file|rf[12][1][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux32~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux32~6 .lut_mask = 16'hB9A8;
defparam \cpu|dp|reg_file|Mux32~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux32~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux32~7_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|reg_file|Mux32~6_combout  & ((\cpu|dp|reg_file|rf[14][1][7]~q ))) # (!\cpu|dp|reg_file|Mux32~6_combout  & (\cpu|dp|reg_file|rf[13][1][7]~q )))) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((\cpu|dp|reg_file|Mux32~6_combout ))))

	.dataa(\cpu|dp|reg_file|rf[13][1][7]~q ),
	.datab(\cpu|dp|reg_file|rf[14][1][7]~q ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datad(\cpu|dp|reg_file|Mux32~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux32~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux32~7 .lut_mask = 16'hCFA0;
defparam \cpu|dp|reg_file|Mux32~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y47_N25
dffeas \cpu|dp|seg_id_ex|RD1E[1][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[1][7]~15_combout ),
	.asdata(\cpu|dp|reg_file|Mux32~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[1][7] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N30
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WD1M[2][0]~62 (
// Equation(s):
// \cpu|dp|seg_ex_mem|WD1M[2][0]~62_combout  = (\cpu|dp|seg_id_ex|RD1E[1][7]~q  & (!\cpu|dp|seg_ex_mem|WD1M[1][6]~61 )) # (!\cpu|dp|seg_id_ex|RD1E[1][7]~q  & ((\cpu|dp|seg_ex_mem|WD1M[1][6]~61 ) # (GND)))
// \cpu|dp|seg_ex_mem|WD1M[2][0]~63  = CARRY((!\cpu|dp|seg_ex_mem|WD1M[1][6]~61 ) # (!\cpu|dp|seg_id_ex|RD1E[1][7]~q ))

	.dataa(\cpu|dp|seg_id_ex|RD1E[1][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|WD1M[1][6]~61 ),
	.combout(\cpu|dp|seg_ex_mem|WD1M[2][0]~62_combout ),
	.cout(\cpu|dp|seg_ex_mem|WD1M[2][0]~63 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[2][0]~62 .lut_mask = 16'h5A5F;
defparam \cpu|dp|seg_ex_mem|WD1M[2][0]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y44_N31
dffeas \cpu|dp|seg_ex_mem|WD1M[2][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WD1M[2][0]~62_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WD1M[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[2][0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WD1M[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N8
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|WD1W[2][0]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|WD1W[2][0]~feeder_combout  = \cpu|dp|seg_ex_mem|WD1M[2][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|WD1M[2][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|WD1W[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[2][0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|WD1W[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N9
dffeas \cpu|dp|seg_mem_wb|WD1W[2][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|WD1W[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|WD1W[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[2][0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|WD1W[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N11
dffeas \cpu|dp|reg_file|rf[0][2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[0][2][0]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[2][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~36_combout ),
	.ena(\cpu|dp|reg_file|rf[0][2][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][2][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y43_N1
dffeas \cpu|dp|reg_file|rf[4][2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[4][2][0]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[2][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~21_combout ),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][2][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~197 (
// Equation(s):
// \cpu|dp|reg_file|rf~197_combout  = (\cpu|dp|reg_file|rf~18_combout  & ((\cpu|dp|reg_file|rf[4][2][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~18_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][0]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[2][0]~q ),
	.datab(\cpu|dp|reg_file|rf~18_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[4][2][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~197_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~197 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N17
dffeas \cpu|dp|reg_file|rf[12][2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~197_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][2][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y43_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~198 (
// Equation(s):
// \cpu|dp|reg_file|rf~198_combout  = (\cpu|dp|reg_file|rf~20_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][0]~q )) # (!\cpu|dp|reg_file|rf~20_combout  & ((\cpu|dp|reg_file|rf[4][2][0]~0_combout )))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[2][0]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~20_combout ),
	.datad(\cpu|dp|reg_file|rf[4][2][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~198_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~198 .lut_mask = 16'hAFA0;
defparam \cpu|dp|reg_file|rf~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y43_N29
dffeas \cpu|dp|reg_file|rf[8][2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~198_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][2][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[2][0]~84 (
// Equation(s):
// \cpu|dp|reg_file|RD2[2][0]~84_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[12][2][0]~q )) # (!\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[8][2][0]~q )))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf[12][2][0]~q ),
	.datac(\cpu|dp|reg_file|rf[8][2][0]~q ),
	.datad(\cpu|dp|ra2mux|y[2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[2][0]~84_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[2][0]~84 .lut_mask = 16'hCCF0;
defparam \cpu|dp|reg_file|RD2[2][0]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y43_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[2][0]~85 (
// Equation(s):
// \cpu|dp|reg_file|RD2[2][0]~85_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout )))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & 
// (\cpu|dp|reg_file|RD2[2][0]~84_combout )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & ((\cpu|dp|reg_file|rf[2][2][0]~q )))))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datab(\cpu|dp|reg_file|RD2[2][0]~84_combout ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datad(\cpu|dp|reg_file|rf[2][2][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[2][0]~85_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[2][0]~85 .lut_mask = 16'hE5E0;
defparam \cpu|dp|reg_file|RD2[2][0]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~200 (
// Equation(s):
// \cpu|dp|reg_file|rf~200_combout  = (\cpu|dp|reg_file|rf~25_combout  & (\cpu|dp|reg_file|rf[4][2][0]~0_combout )) # (!\cpu|dp|reg_file|rf~25_combout  & ((\cpu|dp|seg_mem_wb|WD1W[2][0]~q )))

	.dataa(\cpu|dp|reg_file|rf~25_combout ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[4][2][0]~0_combout ),
	.datad(\cpu|dp|seg_mem_wb|WD1W[2][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~200_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~200 .lut_mask = 16'hF5A0;
defparam \cpu|dp|reg_file|rf~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N9
dffeas \cpu|dp|reg_file|rf[6][2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~200_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][2][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y43_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[2][0]~86 (
// Equation(s):
// \cpu|dp|reg_file|RD2[2][0]~86_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|reg_file|RD2[2][0]~85_combout  & ((\cpu|dp|reg_file|rf[6][2][0]~q ))) # (!\cpu|dp|reg_file|RD2[2][0]~85_combout  & (\cpu|dp|reg_file|rf[4][2][0]~q )))) # 
// (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (((\cpu|dp|reg_file|RD2[2][0]~85_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datab(\cpu|dp|reg_file|rf[4][2][0]~q ),
	.datac(\cpu|dp|reg_file|RD2[2][0]~85_combout ),
	.datad(\cpu|dp|reg_file|rf[6][2][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[2][0]~86_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[2][0]~86 .lut_mask = 16'hF858;
defparam \cpu|dp|reg_file|RD2[2][0]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[2][0]~87 (
// Equation(s):
// \cpu|dp|reg_file|RD2[2][0]~87_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|rf[0][2][0]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|RD2[2][0]~86_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.datac(\cpu|dp|reg_file|rf[0][2][0]~q ),
	.datad(\cpu|dp|reg_file|RD2[2][0]~86_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[2][0]~87_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[2][0]~87 .lut_mask = 16'hF3C0;
defparam \cpu|dp|reg_file|RD2[2][0]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N31
dffeas \cpu|dp|seg_id_ex|RD2E[2][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[2][0]~87_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[2][0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y40_N6
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_3|y[0]~10 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_3|y[0]~10_combout  = (\cpu|dp|seg_id_ex|RD2E[2][0]~q  & ((\cpu|dp|seg_id_ex|VSIFlagE [1]) # (!\cpu|dp|seg_id_ex|VSIFlagE [0])))

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][0]~q ),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_3|y[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_3|y[0]~10 .lut_mask = 16'h88CC;
defparam \cpu|dp|alu_lanes|mux3_3|y[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y40_N28
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_3|y[0]~11 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_3|y[0]~11_combout  = (\cpu|dp|seg_id_ex|VSIFlagE [1] & (((\cpu|dp|seg_id_ex|ImmE [0])))) # (!\cpu|dp|seg_id_ex|VSIFlagE [1] & ((\cpu|dp|alu_lanes|mux3_3|y[0]~10_combout ) # ((\cpu|dp|alu_lanes|mux3_1|y[0]~30_combout ))))

	.dataa(\cpu|dp|alu_lanes|mux3_3|y[0]~10_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[0]~30_combout ),
	.datac(\cpu|dp|seg_id_ex|ImmE [0]),
	.datad(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_3|y[0]~11 .lut_mask = 16'hF0EE;
defparam \cpu|dp|alu_lanes|mux3_3|y[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y41_N30
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Add0~7 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Add0~7_combout  = \cpu|dp|alu_lanes|mux3_3|y[0]~11_combout  $ (\cpu|dp|seg_id_ex|ALUControlE [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout ),
	.datad(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Add0~7 .lut_mask = 16'h0FF0;
defparam \cpu|dp|alu_lanes|alu3|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y41_N2
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux8~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux8~0_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~116_combout  & ((\cpu|dp|seg_id_ex|RD1E[2][1]~q ) # ((\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~117_combout )))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~116_combout  & 
// (((\cpu|dp|seg_id_ex|RD1E[2][0]~q  & !\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~117_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[2][1]~q ),
	.datab(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~116_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[2][0]~q ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~117_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux8~0 .lut_mask = 16'hCCB8;
defparam \cpu|dp|alu_lanes|alu3|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N6
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|ShiftRight0~5 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|ShiftRight0~5_combout  = (\cpu|dp|alu_lanes|alu3|ShiftRight0~3_combout ) # ((\cpu|dp|alu_lanes|alu3|ShiftRight0~4_combout  & !\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout ))

	.dataa(\cpu|dp|alu_lanes|alu3|ShiftRight0~3_combout ),
	.datab(gnd),
	.datac(\cpu|dp|alu_lanes|alu3|ShiftRight0~4_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_3|y[1]~9_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|ShiftRight0~5 .lut_mask = 16'hAAFA;
defparam \cpu|dp|alu_lanes|alu3|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N2
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux8~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux8~1_combout  = (\cpu|dp|alu_lanes|alu3|Mux8~0_combout  & ((\cpu|dp|alu_lanes|alu3|ShiftRight0~5_combout ) # ((!\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~117_combout )))) # (!\cpu|dp|alu_lanes|alu3|Mux8~0_combout  & 
// (((\cpu|dp|alu_lanes|alu3|ShiftRight0~7_combout  & \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~117_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu3|Mux8~0_combout ),
	.datab(\cpu|dp|alu_lanes|alu3|ShiftRight0~5_combout ),
	.datac(\cpu|dp|alu_lanes|alu3|ShiftRight0~7_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~117_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux8~1 .lut_mask = 16'hD8AA;
defparam \cpu|dp|alu_lanes|alu3|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y41_N16
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux8~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux8~2_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & (\cpu|dp|alu_lanes|alu3|Mux8~1_combout  & ((\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~192_combout )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~7_combout  & 
// (((\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout ) # (!\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~192_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu3|Mux8~1_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~7_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout ),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~192_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux8~2 .lut_mask = 16'hB833;
defparam \cpu|dp|alu_lanes|alu3|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y41_N10
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux8~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux8~3_combout  = (\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & ((\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout  & ((!\cpu|dp|alu_lanes|alu3|Mux8~2_combout ) # (!\cpu|dp|seg_id_ex|RD1E[2][0]~q ))) # (!\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout 
//  & (\cpu|dp|seg_id_ex|RD1E[2][0]~q )))) # (!\cpu|dp|alu_lanes|alu1|Mux5~8_combout  & (((\cpu|dp|alu_lanes|alu3|Mux8~2_combout ))))

	.dataa(\cpu|dp|alu_lanes|mux3_3|y[0]~11_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[2][0]~q ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux5~8_combout ),
	.datad(\cpu|dp|alu_lanes|alu3|Mux8~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux8~3 .lut_mask = 16'h6FE0;
defparam \cpu|dp|alu_lanes|alu3|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y41_N28
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu3|Mux8~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu3|Mux8~4_combout  = (\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout  & (\cpu|dp|alu_lanes|alu3|Mux4~2_combout  & (\cpu|dp|alu_lanes|alu3|ShiftLeft0~8_combout ))) # (!\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout  & 
// (((\cpu|dp|alu_lanes|alu3|Mux8~3_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu3|Mux4~2_combout ),
	.datab(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout ),
	.datac(\cpu|dp|alu_lanes|alu3|ShiftLeft0~8_combout ),
	.datad(\cpu|dp|alu_lanes|alu3|Mux8~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu3|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu3|Mux8~4 .lut_mask = 16'hB380;
defparam \cpu|dp|alu_lanes|alu3|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y41_N3
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[2][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~98_combout ),
	.asdata(\cpu|dp|alu_lanes|alu3|Mux8~4_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N16
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|ALUOutputW[2][0]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|ALUOutputW[2][0]~feeder_combout  = \cpu|dp|seg_ex_mem|ALUOutputM[2][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[2][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|ALUOutputW[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[2][0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|ALUOutputW[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N17
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[2][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|ALUOutputW[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[2][0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y43_N2
cycloneiv_lcell_comb \data_mem|RAM~22 (
// Equation(s):
// \data_mem|RAM~22_combout  = (\data_mem|RAM~0_q  & \data_mem|RAM_rtl_0|auto_generated|ram_block1a16 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_mem|RAM~0_q ),
	.datad(\data_mem|RAM_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\data_mem|RAM~22_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~22 .lut_mask = 16'hF000;
defparam \data_mem|RAM~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y43_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[4][2][0]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[4][2][0]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~22_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[2][0]~q ))

	.dataa(\cpu|dp|seg_mem_wb|ALUOutputW[2][0]~q ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datac(gnd),
	.datad(\data_mem|RAM~22_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[4][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][2][0]~0 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf[4][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~199 (
// Equation(s):
// \cpu|dp|reg_file|rf~199_combout  = (\cpu|dp|reg_file|rf~23_combout  & (\cpu|dp|reg_file|rf[4][2][0]~0_combout )) # (!\cpu|dp|reg_file|rf~23_combout  & ((\cpu|dp|seg_mem_wb|WD1W[2][0]~q )))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~23_combout ),
	.datac(\cpu|dp|reg_file|rf[4][2][0]~0_combout ),
	.datad(\cpu|dp|seg_mem_wb|WD1W[2][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~199_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~199 .lut_mask = 16'hF3C0;
defparam \cpu|dp|reg_file|rf~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N15
dffeas \cpu|dp|reg_file|rf[2][2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~199_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][2][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~372 (
// Equation(s):
// \cpu|dp|reg_file|rf~372_combout  = (\cpu|dp|reg_file|rf~42_combout  & ((\cpu|dp|reg_file|rf[4][2][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~42_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][0]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][0]~q ),
	.datac(\cpu|dp|reg_file|rf[4][2][0]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~42_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~372_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~372 .lut_mask = 16'hF0CC;
defparam \cpu|dp|reg_file|rf~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N25
dffeas \cpu|dp|reg_file|rf[1][2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~372_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][2][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux31~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux31~0_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|seg_if_id|InstrD [20])) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[1][2][0]~q ))) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// (\cpu|dp|reg_file|rf[0][2][0]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[0][2][0]~q ),
	.datad(\cpu|dp|reg_file|rf[1][2][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux31~0 .lut_mask = 16'hDC98;
defparam \cpu|dp|reg_file|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~373 (
// Equation(s):
// \cpu|dp|reg_file|rf~373_combout  = (\cpu|dp|reg_file|rf~44_combout  & ((\cpu|dp|reg_file|rf[4][2][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~44_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][0]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][0]~q ),
	.datac(\cpu|dp|reg_file|rf~44_combout ),
	.datad(\cpu|dp|reg_file|rf[4][2][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~373_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~373 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N23
dffeas \cpu|dp|reg_file|rf[3][2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~373_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][2][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux31~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux31~1_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux31~0_combout  & ((\cpu|dp|reg_file|rf[3][2][0]~q ))) # (!\cpu|dp|reg_file|Mux31~0_combout  & (\cpu|dp|reg_file|rf[2][2][0]~q )))) # (!\cpu|dp|seg_if_id|InstrD [18] 
// & (((\cpu|dp|reg_file|Mux31~0_combout ))))

	.dataa(\cpu|dp|reg_file|rf[2][2][0]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|Mux31~0_combout ),
	.datad(\cpu|dp|reg_file|rf[3][2][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux31~1 .lut_mask = 16'hF838;
defparam \cpu|dp|reg_file|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~374 (
// Equation(s):
// \cpu|dp|reg_file|rf~374_combout  = (\cpu|dp|reg_file|rf~47_combout  & (\cpu|dp|reg_file|rf[4][2][0]~0_combout )) # (!\cpu|dp|reg_file|rf~47_combout  & ((\cpu|dp|seg_mem_wb|WD1W[2][0]~q )))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~47_combout ),
	.datac(\cpu|dp|reg_file|rf[4][2][0]~0_combout ),
	.datad(\cpu|dp|seg_mem_wb|WD1W[2][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~374_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~374 .lut_mask = 16'hF3C0;
defparam \cpu|dp|reg_file|rf~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N9
dffeas \cpu|dp|reg_file|rf[5][2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~374_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][2][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~375 (
// Equation(s):
// \cpu|dp|reg_file|rf~375_combout  = (\cpu|dp|reg_file|rf~50_combout  & ((\cpu|dp|reg_file|rf[4][2][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~50_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][0]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[2][0]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[4][2][0]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~50_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~375_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~375 .lut_mask = 16'hF0AA;
defparam \cpu|dp|reg_file|rf~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N23
dffeas \cpu|dp|reg_file|rf[7][2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~375_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][2][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y43_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux31~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux31~2_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|rf[6][2][0]~q ) # ((\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|seg_if_id|InstrD [18] & (((!\cpu|dp|seg_if_id|InstrD [20] & \cpu|dp|reg_file|rf[4][2][0]~q ))))

	.dataa(\cpu|dp|reg_file|rf[6][2][0]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|reg_file|rf[4][2][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux31~2 .lut_mask = 16'hCBC8;
defparam \cpu|dp|reg_file|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux31~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux31~3_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|Mux31~2_combout  & ((\cpu|dp|reg_file|rf[7][2][0]~q ))) # (!\cpu|dp|reg_file|Mux31~2_combout  & (\cpu|dp|reg_file|rf[5][2][0]~q )))) # (!\cpu|dp|seg_if_id|InstrD [20] 
// & (((\cpu|dp|reg_file|Mux31~2_combout ))))

	.dataa(\cpu|dp|reg_file|rf[5][2][0]~q ),
	.datab(\cpu|dp|reg_file|rf[7][2][0]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|reg_file|Mux31~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux31~3 .lut_mask = 16'hCFA0;
defparam \cpu|dp|reg_file|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N6
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[2][0]~16 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[2][0]~16_combout  = (\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux31~3_combout ))) # (!\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux31~1_combout ))

	.dataa(\cpu|dp|seg_if_id|InstrD [19]),
	.datab(\cpu|dp|reg_file|Mux31~1_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Mux31~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[2][0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[2][0]~16 .lut_mask = 16'hEE44;
defparam \cpu|dp|seg_id_ex|RD1E[2][0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~379 (
// Equation(s):
// \cpu|dp|reg_file|rf~379_combout  = (\cpu|dp|reg_file|rf~54_combout  & ((\cpu|dp|reg_file|rf[4][2][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~54_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][0]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[2][0]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~54_combout ),
	.datad(\cpu|dp|reg_file|rf[4][2][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~379_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~379 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N13
dffeas \cpu|dp|reg_file|rf[13][2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~379_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][2][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux31~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux31~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (((\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout )))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (\cpu|dp|reg_file|rf[13][2][0]~q )) 
// # (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|reg_file|rf[12][2][0]~q )))))

	.dataa(\cpu|dp|reg_file|rf[13][2][0]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datad(\cpu|dp|reg_file|rf[12][2][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux31~6 .lut_mask = 16'hE3E0;
defparam \cpu|dp|reg_file|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~380 (
// Equation(s):
// \cpu|dp|reg_file|rf~380_combout  = (\cpu|dp|reg_file|rf~63_combout  & ((\cpu|dp|reg_file|rf[4][2][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~63_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][0]~q ))

	.dataa(\cpu|dp|reg_file|rf~63_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][0]~q ),
	.datac(\cpu|dp|reg_file|rf[4][2][0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~380_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~380 .lut_mask = 16'hE4E4;
defparam \cpu|dp|reg_file|rf~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N13
dffeas \cpu|dp|reg_file|rf[14][2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~380_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][2][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~378 (
// Equation(s):
// \cpu|dp|reg_file|rf~378_combout  = (\cpu|dp|reg_file|rf~61_combout  & ((\cpu|dp|reg_file|rf[4][2][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~61_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][0]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[2][0]~q ),
	.datab(\cpu|dp|reg_file|rf~61_combout ),
	.datac(\cpu|dp|reg_file|rf[4][2][0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~378_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~378 .lut_mask = 16'hE2E2;
defparam \cpu|dp|reg_file|rf~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N29
dffeas \cpu|dp|reg_file|rf[11][2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~378_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][2][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~376 (
// Equation(s):
// \cpu|dp|reg_file|rf~376_combout  = (\cpu|dp|reg_file|rf~56_combout  & ((\cpu|dp|reg_file|rf[4][2][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~56_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][0]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][0]~q ),
	.datac(\cpu|dp|reg_file|rf~56_combout ),
	.datad(\cpu|dp|reg_file|rf[4][2][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~376_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~376 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N3
dffeas \cpu|dp|reg_file|rf[10][2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~376_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][2][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~377 (
// Equation(s):
// \cpu|dp|reg_file|rf~377_combout  = (\cpu|dp|reg_file|rf~59_combout  & ((\cpu|dp|reg_file|rf[4][2][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~59_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][0]~q ))

	.dataa(\cpu|dp|reg_file|rf~59_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[2][0]~q ),
	.datad(\cpu|dp|reg_file|rf[4][2][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~377_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~377 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N17
dffeas \cpu|dp|reg_file|rf[9][2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~377_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][2][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux31~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux31~4_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[9][2][0]~q ) # ((\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|seg_if_id|InstrD [20] & (((\cpu|dp|reg_file|rf[8][2][0]~q  & !\cpu|dp|seg_if_id|InstrD [18]))))

	.dataa(\cpu|dp|reg_file|rf[9][2][0]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[8][2][0]~q ),
	.datad(\cpu|dp|seg_if_id|InstrD [18]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux31~4 .lut_mask = 16'hCCB8;
defparam \cpu|dp|reg_file|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux31~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux31~5_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux31~4_combout  & (\cpu|dp|reg_file|rf[11][2][0]~q )) # (!\cpu|dp|reg_file|Mux31~4_combout  & ((\cpu|dp|reg_file|rf[10][2][0]~q ))))) # (!\cpu|dp|seg_if_id|InstrD 
// [18] & (((\cpu|dp|reg_file|Mux31~4_combout ))))

	.dataa(\cpu|dp|reg_file|rf[11][2][0]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[10][2][0]~q ),
	.datad(\cpu|dp|reg_file|Mux31~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux31~5 .lut_mask = 16'hBBC0;
defparam \cpu|dp|reg_file|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux31~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux31~7_combout  = (\cpu|dp|reg_file|Mux31~6_combout  & (((\cpu|dp|reg_file|rf[14][2][0]~q )) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ))) # (!\cpu|dp|reg_file|Mux31~6_combout  & (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & 
// ((\cpu|dp|reg_file|Mux31~5_combout ))))

	.dataa(\cpu|dp|reg_file|Mux31~6_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datac(\cpu|dp|reg_file|rf[14][2][0]~q ),
	.datad(\cpu|dp|reg_file|Mux31~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux31~7 .lut_mask = 16'hE6A2;
defparam \cpu|dp|reg_file|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N7
dffeas \cpu|dp|seg_id_ex|RD1E[2][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[2][0]~16_combout ),
	.asdata(\cpu|dp|reg_file|Mux31~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[2][0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N0
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WD1M[2][1]~64 (
// Equation(s):
// \cpu|dp|seg_ex_mem|WD1M[2][1]~64_combout  = (\cpu|dp|seg_id_ex|RD1E[2][0]~q  & (\cpu|dp|seg_ex_mem|WD1M[2][0]~63  $ (GND))) # (!\cpu|dp|seg_id_ex|RD1E[2][0]~q  & (!\cpu|dp|seg_ex_mem|WD1M[2][0]~63  & VCC))
// \cpu|dp|seg_ex_mem|WD1M[2][1]~65  = CARRY((\cpu|dp|seg_id_ex|RD1E[2][0]~q  & !\cpu|dp|seg_ex_mem|WD1M[2][0]~63 ))

	.dataa(\cpu|dp|seg_id_ex|RD1E[2][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|WD1M[2][0]~63 ),
	.combout(\cpu|dp|seg_ex_mem|WD1M[2][1]~64_combout ),
	.cout(\cpu|dp|seg_ex_mem|WD1M[2][1]~65 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[2][1]~64 .lut_mask = 16'hA50A;
defparam \cpu|dp|seg_ex_mem|WD1M[2][1]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y43_N1
dffeas \cpu|dp|seg_ex_mem|WD1M[2][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WD1M[2][1]~64_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WD1M[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[2][1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WD1M[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N10
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|WD1W[2][1]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|WD1W[2][1]~feeder_combout  = \cpu|dp|seg_ex_mem|WD1M[2][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|seg_ex_mem|WD1M[2][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|WD1W[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[2][1]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|dp|seg_mem_wb|WD1W[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y46_N11
dffeas \cpu|dp|seg_mem_wb|WD1W[2][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|WD1W[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|WD1W[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[2][1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|WD1W[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~182 (
// Equation(s):
// \cpu|dp|reg_file|rf~182_combout  = (\cpu|dp|reg_file|rf~23_combout  & ((\cpu|dp|reg_file|rf[8][2][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~23_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][1]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[2][1]~q ),
	.datab(\cpu|dp|reg_file|rf~23_combout ),
	.datac(\cpu|dp|reg_file|rf[8][2][1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~182_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~182 .lut_mask = 16'hE2E2;
defparam \cpu|dp|reg_file|rf~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N23
dffeas \cpu|dp|reg_file|rf[2][2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~182_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][2][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~364 (
// Equation(s):
// \cpu|dp|reg_file|rf~364_combout  = (\cpu|dp|reg_file|rf~44_combout  & ((\cpu|dp|reg_file|rf[8][2][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~44_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][1]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~44_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[2][1]~q ),
	.datad(\cpu|dp|reg_file|rf[8][2][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~364_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~364 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N25
dffeas \cpu|dp|reg_file|rf[3][2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~364_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][2][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~363 (
// Equation(s):
// \cpu|dp|reg_file|rf~363_combout  = (\cpu|dp|reg_file|rf~42_combout  & ((\cpu|dp|reg_file|rf[8][2][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~42_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][1]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~42_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[2][1]~q ),
	.datad(\cpu|dp|reg_file|rf[8][2][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~363_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~363 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N7
dffeas \cpu|dp|reg_file|rf[1][2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~363_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][2][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux30~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux30~0_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (((\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[1][2][1]~q ))) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// (\cpu|dp|reg_file|rf[0][2][1]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|reg_file|rf[0][2][1]~q ),
	.datac(\cpu|dp|reg_file|rf[1][2][1]~q ),
	.datad(\cpu|dp|seg_if_id|InstrD [20]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux30~0 .lut_mask = 16'hFA44;
defparam \cpu|dp|reg_file|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux30~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux30~1_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux30~0_combout  & ((\cpu|dp|reg_file|rf[3][2][1]~q ))) # (!\cpu|dp|reg_file|Mux30~0_combout  & (\cpu|dp|reg_file|rf[2][2][1]~q )))) # (!\cpu|dp|seg_if_id|InstrD [18] 
// & (((\cpu|dp|reg_file|Mux30~0_combout ))))

	.dataa(\cpu|dp|reg_file|rf[2][2][1]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[3][2][1]~q ),
	.datad(\cpu|dp|reg_file|Mux30~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux30~1 .lut_mask = 16'hF388;
defparam \cpu|dp|reg_file|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~366 (
// Equation(s):
// \cpu|dp|reg_file|rf~366_combout  = (\cpu|dp|reg_file|rf~50_combout  & ((\cpu|dp|reg_file|rf[8][2][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~50_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][1]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][1]~q ),
	.datac(\cpu|dp|reg_file|rf~50_combout ),
	.datad(\cpu|dp|reg_file|rf[8][2][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~366_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~366 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N13
dffeas \cpu|dp|reg_file|rf[7][2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~366_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][2][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~365 (
// Equation(s):
// \cpu|dp|reg_file|rf~365_combout  = (\cpu|dp|reg_file|rf~47_combout  & ((\cpu|dp|reg_file|rf[8][2][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~47_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][1]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[2][1]~q ),
	.datab(\cpu|dp|reg_file|rf~47_combout ),
	.datac(\cpu|dp|reg_file|rf[8][2][1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~365_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~365 .lut_mask = 16'hE2E2;
defparam \cpu|dp|reg_file|rf~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N9
dffeas \cpu|dp|reg_file|rf[5][2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~365_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][2][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux30~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux30~2_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|rf[6][2][1]~q ) # ((\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|seg_if_id|InstrD [18] & (((!\cpu|dp|seg_if_id|InstrD [20] & \cpu|dp|reg_file|rf[4][2][1]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|reg_file|rf[6][2][1]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|reg_file|rf[4][2][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux30~2 .lut_mask = 16'hADA8;
defparam \cpu|dp|reg_file|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux30~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux30~3_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|Mux30~2_combout  & (\cpu|dp|reg_file|rf[7][2][1]~q )) # (!\cpu|dp|reg_file|Mux30~2_combout  & ((\cpu|dp|reg_file|rf[5][2][1]~q ))))) # (!\cpu|dp|seg_if_id|InstrD [20] 
// & (((\cpu|dp|reg_file|Mux30~2_combout ))))

	.dataa(\cpu|dp|reg_file|rf[7][2][1]~q ),
	.datab(\cpu|dp|reg_file|rf[5][2][1]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|reg_file|Mux30~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux30~3 .lut_mask = 16'hAFC0;
defparam \cpu|dp|reg_file|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N20
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[2][1]~19 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[2][1]~19_combout  = (\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux30~3_combout ))) # (!\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux30~1_combout ))

	.dataa(\cpu|dp|seg_if_id|InstrD [19]),
	.datab(\cpu|dp|reg_file|Mux30~1_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Mux30~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[2][1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[2][1]~19 .lut_mask = 16'hEE44;
defparam \cpu|dp|seg_id_ex|RD1E[2][1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~367 (
// Equation(s):
// \cpu|dp|reg_file|rf~367_combout  = (\cpu|dp|reg_file|rf~54_combout  & ((\cpu|dp|reg_file|rf[8][2][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~54_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][1]~q ))

	.dataa(\cpu|dp|reg_file|rf~54_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[2][1]~q ),
	.datad(\cpu|dp|reg_file|rf[8][2][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~367_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~367 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N9
dffeas \cpu|dp|reg_file|rf[13][2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~367_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][2][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~371 (
// Equation(s):
// \cpu|dp|reg_file|rf~371_combout  = (\cpu|dp|reg_file|rf~63_combout  & ((\cpu|dp|reg_file|rf[8][2][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~63_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][1]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][1]~q ),
	.datac(\cpu|dp|reg_file|rf~63_combout ),
	.datad(\cpu|dp|reg_file|rf[8][2][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~371_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~371 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N27
dffeas \cpu|dp|reg_file|rf[14][2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~371_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][2][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~368 (
// Equation(s):
// \cpu|dp|reg_file|rf~368_combout  = (\cpu|dp|reg_file|rf~56_combout  & ((\cpu|dp|reg_file|rf[8][2][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~56_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][1]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][1]~q ),
	.datac(\cpu|dp|reg_file|rf[8][2][1]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~56_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~368_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~368 .lut_mask = 16'hF0CC;
defparam \cpu|dp|reg_file|rf~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N9
dffeas \cpu|dp|reg_file|rf[10][2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~368_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][2][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~370 (
// Equation(s):
// \cpu|dp|reg_file|rf~370_combout  = (\cpu|dp|reg_file|rf~61_combout  & ((\cpu|dp|reg_file|rf[8][2][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~61_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][1]~q ))

	.dataa(\cpu|dp|reg_file|rf~61_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][1]~q ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][2][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~370_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~370 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N17
dffeas \cpu|dp|reg_file|rf[11][2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~370_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][2][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~369 (
// Equation(s):
// \cpu|dp|reg_file|rf~369_combout  = (\cpu|dp|reg_file|rf~59_combout  & ((\cpu|dp|reg_file|rf[8][2][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~59_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][1]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[2][1]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~59_combout ),
	.datad(\cpu|dp|reg_file|rf[8][2][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~369_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~369 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N29
dffeas \cpu|dp|reg_file|rf[9][2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~369_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][2][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux30~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux30~4_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (((\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|reg_file|rf[9][2][1]~q )) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// ((\cpu|dp|reg_file|rf[8][2][1]~q )))))

	.dataa(\cpu|dp|reg_file|rf[9][2][1]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|reg_file|rf[8][2][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux30~4 .lut_mask = 16'hE3E0;
defparam \cpu|dp|reg_file|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux30~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux30~5_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux30~4_combout  & ((\cpu|dp|reg_file|rf[11][2][1]~q ))) # (!\cpu|dp|reg_file|Mux30~4_combout  & (\cpu|dp|reg_file|rf[10][2][1]~q )))) # (!\cpu|dp|seg_if_id|InstrD 
// [18] & (((\cpu|dp|reg_file|Mux30~4_combout ))))

	.dataa(\cpu|dp|reg_file|rf[10][2][1]~q ),
	.datab(\cpu|dp|reg_file|rf[11][2][1]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [18]),
	.datad(\cpu|dp|reg_file|Mux30~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux30~5 .lut_mask = 16'hCFA0;
defparam \cpu|dp|reg_file|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux30~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux30~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout )))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (\cpu|dp|reg_file|Mux30~5_combout 
// )) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|reg_file|rf[12][2][1]~q )))))

	.dataa(\cpu|dp|reg_file|Mux30~5_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datad(\cpu|dp|reg_file|rf[12][2][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux30~6 .lut_mask = 16'hE3E0;
defparam \cpu|dp|reg_file|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux30~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux30~7_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|reg_file|Mux30~6_combout  & ((\cpu|dp|reg_file|rf[14][2][1]~q ))) # (!\cpu|dp|reg_file|Mux30~6_combout  & (\cpu|dp|reg_file|rf[13][2][1]~q )))) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((\cpu|dp|reg_file|Mux30~6_combout ))))

	.dataa(\cpu|dp|reg_file|rf[13][2][1]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datac(\cpu|dp|reg_file|rf[14][2][1]~q ),
	.datad(\cpu|dp|reg_file|Mux30~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux30~7 .lut_mask = 16'hF388;
defparam \cpu|dp|reg_file|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N21
dffeas \cpu|dp|seg_id_ex|RD1E[2][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[2][1]~19_combout ),
	.asdata(\cpu|dp|reg_file|Mux30~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[2][1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N2
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WD1M[2][2]~66 (
// Equation(s):
// \cpu|dp|seg_ex_mem|WD1M[2][2]~66_combout  = (\cpu|dp|seg_id_ex|RD1E[2][1]~q  & (!\cpu|dp|seg_ex_mem|WD1M[2][1]~65 )) # (!\cpu|dp|seg_id_ex|RD1E[2][1]~q  & ((\cpu|dp|seg_ex_mem|WD1M[2][1]~65 ) # (GND)))
// \cpu|dp|seg_ex_mem|WD1M[2][2]~67  = CARRY((!\cpu|dp|seg_ex_mem|WD1M[2][1]~65 ) # (!\cpu|dp|seg_id_ex|RD1E[2][1]~q ))

	.dataa(\cpu|dp|seg_id_ex|RD1E[2][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|WD1M[2][1]~65 ),
	.combout(\cpu|dp|seg_ex_mem|WD1M[2][2]~66_combout ),
	.cout(\cpu|dp|seg_ex_mem|WD1M[2][2]~67 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[2][2]~66 .lut_mask = 16'h5A5F;
defparam \cpu|dp|seg_ex_mem|WD1M[2][2]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y43_N3
dffeas \cpu|dp|seg_ex_mem|WD1M[2][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WD1M[2][2]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WD1M[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[2][2] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WD1M[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y41_N19
dffeas \cpu|dp|seg_mem_wb|WD1W[2][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_ex_mem|WD1M[2][2]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|WD1W[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[2][2] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|WD1W[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~357 (
// Equation(s):
// \cpu|dp|reg_file|rf~357_combout  = (\cpu|dp|reg_file|rf~50_combout  & ((\cpu|dp|reg_file|rf[4][2][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~50_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][2]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][2]~q ),
	.datac(\cpu|dp|reg_file|rf~50_combout ),
	.datad(\cpu|dp|reg_file|rf[4][2][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~357_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~357 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N31
dffeas \cpu|dp|reg_file|rf[7][2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~357_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][2][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~356 (
// Equation(s):
// \cpu|dp|reg_file|rf~356_combout  = (\cpu|dp|reg_file|rf~47_combout  & ((\cpu|dp|reg_file|rf[4][2][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~47_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][2]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][2]~q ),
	.datac(\cpu|dp|reg_file|rf~47_combout ),
	.datad(\cpu|dp|reg_file|rf[4][2][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~356_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~356 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N15
dffeas \cpu|dp|reg_file|rf[5][2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~356_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][2][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux29~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux29~2_combout  = (\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|seg_if_id|InstrD [18])) # (!\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|rf[6][2][2]~q ))) # (!\cpu|dp|seg_if_id|InstrD [18] & 
// (\cpu|dp|reg_file|rf[4][2][2]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[4][2][2]~q ),
	.datad(\cpu|dp|reg_file|rf[6][2][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux29~2 .lut_mask = 16'hDC98;
defparam \cpu|dp|reg_file|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux29~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux29~3_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|Mux29~2_combout  & (\cpu|dp|reg_file|rf[7][2][2]~q )) # (!\cpu|dp|reg_file|Mux29~2_combout  & ((\cpu|dp|reg_file|rf[5][2][2]~q ))))) # (!\cpu|dp|seg_if_id|InstrD [20] 
// & (((\cpu|dp|reg_file|Mux29~2_combout ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|reg_file|rf[7][2][2]~q ),
	.datac(\cpu|dp|reg_file|rf[5][2][2]~q ),
	.datad(\cpu|dp|reg_file|Mux29~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux29~3 .lut_mask = 16'hDDA0;
defparam \cpu|dp|reg_file|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~354 (
// Equation(s):
// \cpu|dp|reg_file|rf~354_combout  = (\cpu|dp|reg_file|rf~42_combout  & (\cpu|dp|reg_file|rf[4][2][2]~0_combout )) # (!\cpu|dp|reg_file|rf~42_combout  & ((\cpu|dp|seg_mem_wb|WD1W[2][2]~q )))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~42_combout ),
	.datac(\cpu|dp|reg_file|rf[4][2][2]~0_combout ),
	.datad(\cpu|dp|seg_mem_wb|WD1W[2][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~354_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~354 .lut_mask = 16'hF3C0;
defparam \cpu|dp|reg_file|rf~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N7
dffeas \cpu|dp|reg_file|rf[1][2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~354_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][2][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux29~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux29~0_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (((\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|reg_file|rf[1][2][2]~q )) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// ((\cpu|dp|reg_file|rf[0][2][2]~q )))))

	.dataa(\cpu|dp|reg_file|rf[1][2][2]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|reg_file|rf[0][2][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux29~0 .lut_mask = 16'hE3E0;
defparam \cpu|dp|reg_file|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~355 (
// Equation(s):
// \cpu|dp|reg_file|rf~355_combout  = (\cpu|dp|reg_file|rf~44_combout  & ((\cpu|dp|reg_file|rf[4][2][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~44_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][2]~q ))

	.dataa(\cpu|dp|reg_file|rf~44_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][2]~q ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[4][2][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~355_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~355 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N9
dffeas \cpu|dp|reg_file|rf[3][2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~355_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][2][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux29~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux29~1_combout  = (\cpu|dp|reg_file|Mux29~0_combout  & ((\cpu|dp|reg_file|rf[3][2][2]~q ) # ((!\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|reg_file|Mux29~0_combout  & (((\cpu|dp|seg_if_id|InstrD [18] & \cpu|dp|reg_file|rf[2][2][2]~q 
// ))))

	.dataa(\cpu|dp|reg_file|Mux29~0_combout ),
	.datab(\cpu|dp|reg_file|rf[3][2][2]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [18]),
	.datad(\cpu|dp|reg_file|rf[2][2][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux29~1 .lut_mask = 16'hDA8A;
defparam \cpu|dp|reg_file|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N22
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[2][2]~17 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[2][2]~17_combout  = (\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux29~3_combout )) # (!\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux29~1_combout )))

	.dataa(\cpu|dp|reg_file|Mux29~3_combout ),
	.datab(\cpu|dp|seg_if_id|InstrD [19]),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Mux29~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[2][2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[2][2]~17 .lut_mask = 16'hBB88;
defparam \cpu|dp|seg_id_ex|RD1E[2][2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~361 (
// Equation(s):
// \cpu|dp|reg_file|rf~361_combout  = (\cpu|dp|reg_file|rf~54_combout  & ((\cpu|dp|reg_file|rf[4][2][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~54_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][2]~q ))

	.dataa(\cpu|dp|reg_file|rf~54_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][2]~q ),
	.datac(\cpu|dp|reg_file|rf[4][2][2]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~361_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~361 .lut_mask = 16'hE4E4;
defparam \cpu|dp|reg_file|rf~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N7
dffeas \cpu|dp|reg_file|rf[13][2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~361_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][2][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux29~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux29~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (((\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout )))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|reg_file|rf[13][2][2]~q 
// ))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (\cpu|dp|reg_file|rf[12][2][2]~q ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datab(\cpu|dp|reg_file|rf[12][2][2]~q ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datad(\cpu|dp|reg_file|rf[13][2][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux29~6 .lut_mask = 16'hF4A4;
defparam \cpu|dp|reg_file|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~359 (
// Equation(s):
// \cpu|dp|reg_file|rf~359_combout  = (\cpu|dp|reg_file|rf~59_combout  & ((\cpu|dp|reg_file|rf[4][2][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~59_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][2]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][2]~q ),
	.datac(\cpu|dp|reg_file|rf~59_combout ),
	.datad(\cpu|dp|reg_file|rf[4][2][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~359_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~359 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N3
dffeas \cpu|dp|reg_file|rf[9][2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~359_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][2][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux29~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux29~4_combout  = (\cpu|dp|seg_if_id|InstrD [20] & (((\cpu|dp|seg_if_id|InstrD [18]) # (\cpu|dp|reg_file|rf[9][2][2]~q )))) # (!\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|reg_file|rf[8][2][2]~q  & (!\cpu|dp|seg_if_id|InstrD [18])))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|reg_file|rf[8][2][2]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [18]),
	.datad(\cpu|dp|reg_file|rf[9][2][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux29~4 .lut_mask = 16'hAEA4;
defparam \cpu|dp|reg_file|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~358 (
// Equation(s):
// \cpu|dp|reg_file|rf~358_combout  = (\cpu|dp|reg_file|rf~56_combout  & ((\cpu|dp|reg_file|rf[4][2][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~56_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][2]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[2][2]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~56_combout ),
	.datad(\cpu|dp|reg_file|rf[4][2][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~358_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~358 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N17
dffeas \cpu|dp|reg_file|rf[10][2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~358_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][2][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~360 (
// Equation(s):
// \cpu|dp|reg_file|rf~360_combout  = (\cpu|dp|reg_file|rf~61_combout  & ((\cpu|dp|reg_file|rf[4][2][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~61_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][2]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[2][2]~q ),
	.datab(\cpu|dp|reg_file|rf~61_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[4][2][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~360_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~360 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N29
dffeas \cpu|dp|reg_file|rf[11][2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~360_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][2][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux29~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux29~5_combout  = (\cpu|dp|reg_file|Mux29~4_combout  & (((\cpu|dp|reg_file|rf[11][2][2]~q ) # (!\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|reg_file|Mux29~4_combout  & (\cpu|dp|reg_file|rf[10][2][2]~q  & (\cpu|dp|seg_if_id|InstrD 
// [18])))

	.dataa(\cpu|dp|reg_file|Mux29~4_combout ),
	.datab(\cpu|dp|reg_file|rf[10][2][2]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [18]),
	.datad(\cpu|dp|reg_file|rf[11][2][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux29~5 .lut_mask = 16'hEA4A;
defparam \cpu|dp|reg_file|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~362 (
// Equation(s):
// \cpu|dp|reg_file|rf~362_combout  = (\cpu|dp|reg_file|rf~63_combout  & ((\cpu|dp|reg_file|rf[4][2][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~63_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][2]~q ))

	.dataa(\cpu|dp|reg_file|rf~63_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][2]~q ),
	.datac(\cpu|dp|reg_file|rf[4][2][2]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~362_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~362 .lut_mask = 16'hE4E4;
defparam \cpu|dp|reg_file|rf~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N19
dffeas \cpu|dp|reg_file|rf[14][2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~362_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][2][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux29~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux29~7_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|reg_file|Mux29~6_combout  & ((\cpu|dp|reg_file|rf[14][2][2]~q ))) # (!\cpu|dp|reg_file|Mux29~6_combout  & (\cpu|dp|reg_file|Mux29~5_combout )))) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (\cpu|dp|reg_file|Mux29~6_combout ))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datab(\cpu|dp|reg_file|Mux29~6_combout ),
	.datac(\cpu|dp|reg_file|Mux29~5_combout ),
	.datad(\cpu|dp|reg_file|rf[14][2][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux29~7 .lut_mask = 16'hEC64;
defparam \cpu|dp|reg_file|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N23
dffeas \cpu|dp|seg_id_ex|RD1E[2][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[2][2]~17_combout ),
	.asdata(\cpu|dp|reg_file|Mux29~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[2][2] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N4
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WD1M[2][3]~68 (
// Equation(s):
// \cpu|dp|seg_ex_mem|WD1M[2][3]~68_combout  = (\cpu|dp|seg_id_ex|RD1E[2][2]~q  & (\cpu|dp|seg_ex_mem|WD1M[2][2]~67  $ (GND))) # (!\cpu|dp|seg_id_ex|RD1E[2][2]~q  & (!\cpu|dp|seg_ex_mem|WD1M[2][2]~67  & VCC))
// \cpu|dp|seg_ex_mem|WD1M[2][3]~69  = CARRY((\cpu|dp|seg_id_ex|RD1E[2][2]~q  & !\cpu|dp|seg_ex_mem|WD1M[2][2]~67 ))

	.dataa(\cpu|dp|seg_id_ex|RD1E[2][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|WD1M[2][2]~67 ),
	.combout(\cpu|dp|seg_ex_mem|WD1M[2][3]~68_combout ),
	.cout(\cpu|dp|seg_ex_mem|WD1M[2][3]~69 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[2][3]~68 .lut_mask = 16'hA50A;
defparam \cpu|dp|seg_ex_mem|WD1M[2][3]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y43_N5
dffeas \cpu|dp|seg_ex_mem|WD1M[2][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WD1M[2][3]~68_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WD1M[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[2][3] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WD1M[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N10
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|WD1W[2][3]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|WD1W[2][3]~feeder_combout  = \cpu|dp|seg_ex_mem|WD1M[2][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|seg_ex_mem|WD1M[2][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|WD1W[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[2][3]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|dp|seg_mem_wb|WD1W[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N11
dffeas \cpu|dp|seg_mem_wb|WD1W[2][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|WD1W[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|WD1W[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[2][3] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|WD1W[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~347 (
// Equation(s):
// \cpu|dp|reg_file|rf~347_combout  = (\cpu|dp|reg_file|rf~47_combout  & ((\cpu|dp|reg_file|rf[8][2][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~47_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][3]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][3]~q ),
	.datac(\cpu|dp|reg_file|rf~47_combout ),
	.datad(\cpu|dp|reg_file|rf[8][2][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~347_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~347 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N21
dffeas \cpu|dp|reg_file|rf[5][2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~347_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][2][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~348 (
// Equation(s):
// \cpu|dp|reg_file|rf~348_combout  = (\cpu|dp|reg_file|rf~50_combout  & ((\cpu|dp|reg_file|rf[8][2][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~50_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][3]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][3]~q ),
	.datac(\cpu|dp|reg_file|rf~50_combout ),
	.datad(\cpu|dp|reg_file|rf[8][2][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~348_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~348 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N5
dffeas \cpu|dp|reg_file|rf[7][2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~348_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][2][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux28~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux28~2_combout  = (\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|seg_if_id|InstrD [18])) # (!\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|reg_file|rf[6][2][3]~q )) # (!\cpu|dp|seg_if_id|InstrD [18] & 
// ((\cpu|dp|reg_file|rf[4][2][3]~q )))))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[6][2][3]~q ),
	.datad(\cpu|dp|reg_file|rf[4][2][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux28~2 .lut_mask = 16'hD9C8;
defparam \cpu|dp|reg_file|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux28~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux28~3_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|Mux28~2_combout  & ((\cpu|dp|reg_file|rf[7][2][3]~q ))) # (!\cpu|dp|reg_file|Mux28~2_combout  & (\cpu|dp|reg_file|rf[5][2][3]~q )))) # (!\cpu|dp|seg_if_id|InstrD [20] 
// & (((\cpu|dp|reg_file|Mux28~2_combout ))))

	.dataa(\cpu|dp|reg_file|rf[5][2][3]~q ),
	.datab(\cpu|dp|reg_file|rf[7][2][3]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|reg_file|Mux28~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux28~3 .lut_mask = 16'hCFA0;
defparam \cpu|dp|reg_file|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~345 (
// Equation(s):
// \cpu|dp|reg_file|rf~345_combout  = (\cpu|dp|reg_file|rf~42_combout  & ((\cpu|dp|reg_file|rf[8][2][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~42_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][3]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~42_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[2][3]~q ),
	.datad(\cpu|dp|reg_file|rf[8][2][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~345_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~345 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N1
dffeas \cpu|dp|reg_file|rf[1][2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~345_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][2][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux28~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux28~0_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|seg_if_id|InstrD [20])) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|reg_file|rf[1][2][3]~q )) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// ((\cpu|dp|reg_file|rf[0][2][3]~q )))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[1][2][3]~q ),
	.datad(\cpu|dp|reg_file|rf[0][2][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux28~0 .lut_mask = 16'hD9C8;
defparam \cpu|dp|reg_file|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~346 (
// Equation(s):
// \cpu|dp|reg_file|rf~346_combout  = (\cpu|dp|reg_file|rf~44_combout  & ((\cpu|dp|reg_file|rf[8][2][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~44_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][3]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][3]~q ),
	.datac(\cpu|dp|reg_file|rf~44_combout ),
	.datad(\cpu|dp|reg_file|rf[8][2][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~346_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~346 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N7
dffeas \cpu|dp|reg_file|rf[3][2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~346_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][2][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux28~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux28~1_combout  = (\cpu|dp|reg_file|Mux28~0_combout  & (((\cpu|dp|reg_file|rf[3][2][3]~q ) # (!\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|reg_file|Mux28~0_combout  & (\cpu|dp|reg_file|rf[2][2][3]~q  & (\cpu|dp|seg_if_id|InstrD [18])))

	.dataa(\cpu|dp|reg_file|rf[2][2][3]~q ),
	.datab(\cpu|dp|reg_file|Mux28~0_combout ),
	.datac(\cpu|dp|seg_if_id|InstrD [18]),
	.datad(\cpu|dp|reg_file|rf[3][2][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux28~1 .lut_mask = 16'hEC2C;
defparam \cpu|dp|reg_file|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N24
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[2][3]~18 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[2][3]~18_combout  = (\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux28~3_combout )) # (!\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux28~1_combout )))

	.dataa(\cpu|dp|reg_file|Mux28~3_combout ),
	.datab(\cpu|dp|seg_if_id|InstrD [19]),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Mux28~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[2][3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[2][3]~18 .lut_mask = 16'hBB88;
defparam \cpu|dp|seg_id_ex|RD1E[2][3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~349 (
// Equation(s):
// \cpu|dp|reg_file|rf~349_combout  = (\cpu|dp|reg_file|rf~54_combout  & ((\cpu|dp|reg_file|rf[8][2][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~54_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][3]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[2][3]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[8][2][3]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~54_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~349_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~349 .lut_mask = 16'hF0AA;
defparam \cpu|dp|reg_file|rf~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N15
dffeas \cpu|dp|reg_file|rf[13][2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~349_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][2][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~353 (
// Equation(s):
// \cpu|dp|reg_file|rf~353_combout  = (\cpu|dp|reg_file|rf~63_combout  & (\cpu|dp|reg_file|rf[8][2][3]~0_combout )) # (!\cpu|dp|reg_file|rf~63_combout  & ((\cpu|dp|seg_mem_wb|WD1W[2][3]~q )))

	.dataa(\cpu|dp|reg_file|rf~63_combout ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[8][2][3]~0_combout ),
	.datad(\cpu|dp|seg_mem_wb|WD1W[2][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~353_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~353 .lut_mask = 16'hF5A0;
defparam \cpu|dp|reg_file|rf~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N13
dffeas \cpu|dp|reg_file|rf[14][2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~353_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][2][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~352 (
// Equation(s):
// \cpu|dp|reg_file|rf~352_combout  = (\cpu|dp|reg_file|rf~61_combout  & ((\cpu|dp|reg_file|rf[8][2][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~61_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][3]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][3]~q ),
	.datac(\cpu|dp|reg_file|rf~61_combout ),
	.datad(\cpu|dp|reg_file|rf[8][2][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~352_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~352 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N21
dffeas \cpu|dp|reg_file|rf[11][2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~352_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][2][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~350 (
// Equation(s):
// \cpu|dp|reg_file|rf~350_combout  = (\cpu|dp|reg_file|rf~56_combout  & ((\cpu|dp|reg_file|rf[8][2][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~56_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][3]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[2][3]~q ),
	.datab(\cpu|dp|reg_file|rf~56_combout ),
	.datac(\cpu|dp|reg_file|rf[8][2][3]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~350_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~350 .lut_mask = 16'hE2E2;
defparam \cpu|dp|reg_file|rf~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N1
dffeas \cpu|dp|reg_file|rf[10][2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~350_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][2][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~351 (
// Equation(s):
// \cpu|dp|reg_file|rf~351_combout  = (\cpu|dp|reg_file|rf~59_combout  & ((\cpu|dp|reg_file|rf[8][2][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~59_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][3]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[2][3]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[8][2][3]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~59_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~351_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~351 .lut_mask = 16'hF0AA;
defparam \cpu|dp|reg_file|rf~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N23
dffeas \cpu|dp|reg_file|rf[9][2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~351_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][2][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux28~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux28~4_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18]) # ((\cpu|dp|reg_file|rf[9][2][3]~q )))) # (!\cpu|dp|seg_if_id|InstrD [20] & (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|rf[8][2][3]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[9][2][3]~q ),
	.datad(\cpu|dp|reg_file|rf[8][2][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux28~4 .lut_mask = 16'hB9A8;
defparam \cpu|dp|reg_file|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux28~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux28~5_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux28~4_combout  & (\cpu|dp|reg_file|rf[11][2][3]~q )) # (!\cpu|dp|reg_file|Mux28~4_combout  & ((\cpu|dp|reg_file|rf[10][2][3]~q ))))) # (!\cpu|dp|seg_if_id|InstrD 
// [18] & (((\cpu|dp|reg_file|Mux28~4_combout ))))

	.dataa(\cpu|dp|reg_file|rf[11][2][3]~q ),
	.datab(\cpu|dp|reg_file|rf[10][2][3]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [18]),
	.datad(\cpu|dp|reg_file|Mux28~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux28~5 .lut_mask = 16'hAFC0;
defparam \cpu|dp|reg_file|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux28~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux28~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ) # ((\cpu|dp|reg_file|Mux28~5_combout )))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  
// & ((\cpu|dp|reg_file|rf[12][2][3]~q ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datac(\cpu|dp|reg_file|Mux28~5_combout ),
	.datad(\cpu|dp|reg_file|rf[12][2][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux28~6 .lut_mask = 16'hB9A8;
defparam \cpu|dp|reg_file|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux28~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux28~7_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|reg_file|Mux28~6_combout  & ((\cpu|dp|reg_file|rf[14][2][3]~q ))) # (!\cpu|dp|reg_file|Mux28~6_combout  & (\cpu|dp|reg_file|rf[13][2][3]~q )))) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((\cpu|dp|reg_file|Mux28~6_combout ))))

	.dataa(\cpu|dp|reg_file|rf[13][2][3]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datac(\cpu|dp|reg_file|rf[14][2][3]~q ),
	.datad(\cpu|dp|reg_file|Mux28~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux28~7 .lut_mask = 16'hF388;
defparam \cpu|dp|reg_file|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N25
dffeas \cpu|dp|seg_id_ex|RD1E[2][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[2][3]~18_combout ),
	.asdata(\cpu|dp|reg_file|Mux28~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[2][3] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N6
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WD1M[2][4]~70 (
// Equation(s):
// \cpu|dp|seg_ex_mem|WD1M[2][4]~70_combout  = (\cpu|dp|seg_id_ex|RD1E[2][3]~q  & (!\cpu|dp|seg_ex_mem|WD1M[2][3]~69 )) # (!\cpu|dp|seg_id_ex|RD1E[2][3]~q  & ((\cpu|dp|seg_ex_mem|WD1M[2][3]~69 ) # (GND)))
// \cpu|dp|seg_ex_mem|WD1M[2][4]~71  = CARRY((!\cpu|dp|seg_ex_mem|WD1M[2][3]~69 ) # (!\cpu|dp|seg_id_ex|RD1E[2][3]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|RD1E[2][3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|WD1M[2][3]~69 ),
	.combout(\cpu|dp|seg_ex_mem|WD1M[2][4]~70_combout ),
	.cout(\cpu|dp|seg_ex_mem|WD1M[2][4]~71 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[2][4]~70 .lut_mask = 16'h3C3F;
defparam \cpu|dp|seg_ex_mem|WD1M[2][4]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y43_N7
dffeas \cpu|dp|seg_ex_mem|WD1M[2][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WD1M[2][4]~70_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WD1M[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[2][4] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WD1M[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N28
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|WD1W[2][4]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|WD1W[2][4]~feeder_combout  = \cpu|dp|seg_ex_mem|WD1M[2][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|WD1M[2][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|WD1W[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[2][4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|WD1W[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N29
dffeas \cpu|dp|seg_mem_wb|WD1W[2][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|WD1W[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|WD1W[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[2][4] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|WD1W[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~115 (
// Equation(s):
// \cpu|dp|reg_file|rf~115_combout  = (\cpu|dp|reg_file|rf~23_combout  & ((\cpu|dp|reg_file|rf[4][2][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~23_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][4]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][4]~q ),
	.datac(\cpu|dp|reg_file|rf~23_combout ),
	.datad(\cpu|dp|reg_file|rf[4][2][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~115_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~115 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N11
dffeas \cpu|dp|reg_file|rf[2][2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][2][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~337 (
// Equation(s):
// \cpu|dp|reg_file|rf~337_combout  = (\cpu|dp|reg_file|rf~44_combout  & ((\cpu|dp|reg_file|rf[4][2][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~44_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][4]~q ))

	.dataa(\cpu|dp|reg_file|rf~44_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][4]~q ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[4][2][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~337_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~337 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N11
dffeas \cpu|dp|reg_file|rf[3][2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~337_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][2][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~336 (
// Equation(s):
// \cpu|dp|reg_file|rf~336_combout  = (\cpu|dp|reg_file|rf~42_combout  & ((\cpu|dp|reg_file|rf[4][2][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~42_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][4]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][4]~q ),
	.datac(\cpu|dp|reg_file|rf~42_combout ),
	.datad(\cpu|dp|reg_file|rf[4][2][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~336_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~336 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N27
dffeas \cpu|dp|reg_file|rf[1][2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~336_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][2][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux27~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux27~0_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|seg_if_id|InstrD [20])) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|reg_file|rf[1][2][4]~q )) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// ((\cpu|dp|reg_file|rf[0][2][4]~q )))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[1][2][4]~q ),
	.datad(\cpu|dp|reg_file|rf[0][2][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux27~0 .lut_mask = 16'hD9C8;
defparam \cpu|dp|reg_file|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux27~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux27~1_combout  = (\cpu|dp|reg_file|Mux27~0_combout  & (((\cpu|dp|reg_file|rf[3][2][4]~q ) # (!\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|reg_file|Mux27~0_combout  & (\cpu|dp|reg_file|rf[2][2][4]~q  & ((\cpu|dp|seg_if_id|InstrD 
// [18]))))

	.dataa(\cpu|dp|reg_file|rf[2][2][4]~q ),
	.datab(\cpu|dp|reg_file|rf[3][2][4]~q ),
	.datac(\cpu|dp|reg_file|Mux27~0_combout ),
	.datad(\cpu|dp|seg_if_id|InstrD [18]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux27~1 .lut_mask = 16'hCAF0;
defparam \cpu|dp|reg_file|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~338 (
// Equation(s):
// \cpu|dp|reg_file|rf~338_combout  = (\cpu|dp|reg_file|rf~47_combout  & ((\cpu|dp|reg_file|rf[4][2][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~47_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][4]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[2][4]~q ),
	.datab(\cpu|dp|reg_file|rf~47_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[4][2][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~338_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~338 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N3
dffeas \cpu|dp|reg_file|rf[5][2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~338_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][2][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux27~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux27~2_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20]) # ((\cpu|dp|reg_file|rf[6][2][4]~q )))) # (!\cpu|dp|seg_if_id|InstrD [18] & (!\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[4][2][4]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[6][2][4]~q ),
	.datad(\cpu|dp|reg_file|rf[4][2][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux27~2 .lut_mask = 16'hB9A8;
defparam \cpu|dp|reg_file|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~339 (
// Equation(s):
// \cpu|dp|reg_file|rf~339_combout  = (\cpu|dp|reg_file|rf~50_combout  & ((\cpu|dp|reg_file|rf[4][2][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~50_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][4]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[2][4]~q ),
	.datab(\cpu|dp|reg_file|rf~50_combout ),
	.datac(\cpu|dp|reg_file|rf[4][2][4]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~339_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~339 .lut_mask = 16'hE2E2;
defparam \cpu|dp|reg_file|rf~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N17
dffeas \cpu|dp|reg_file|rf[7][2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~339_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][2][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux27~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux27~3_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|Mux27~2_combout  & ((\cpu|dp|reg_file|rf[7][2][4]~q ))) # (!\cpu|dp|reg_file|Mux27~2_combout  & (\cpu|dp|reg_file|rf[5][2][4]~q )))) # (!\cpu|dp|seg_if_id|InstrD [20] 
// & (((\cpu|dp|reg_file|Mux27~2_combout ))))

	.dataa(\cpu|dp|reg_file|rf[5][2][4]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|Mux27~2_combout ),
	.datad(\cpu|dp|reg_file|rf[7][2][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux27~3 .lut_mask = 16'hF838;
defparam \cpu|dp|reg_file|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N20
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[2][4]~20 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[2][4]~20_combout  = (\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux27~3_combout ))) # (!\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux27~1_combout ))

	.dataa(\cpu|dp|reg_file|Mux27~1_combout ),
	.datab(\cpu|dp|reg_file|Mux27~3_combout ),
	.datac(gnd),
	.datad(\cpu|dp|seg_if_id|InstrD [19]),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[2][4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[2][4]~20 .lut_mask = 16'hCCAA;
defparam \cpu|dp|seg_id_ex|RD1E[2][4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~344 (
// Equation(s):
// \cpu|dp|reg_file|rf~344_combout  = (\cpu|dp|reg_file|rf~63_combout  & ((\cpu|dp|reg_file|rf[4][2][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~63_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][4]~q ))

	.dataa(\cpu|dp|reg_file|rf~63_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][4]~q ),
	.datac(\cpu|dp|reg_file|rf[4][2][4]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~344_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~344 .lut_mask = 16'hE4E4;
defparam \cpu|dp|reg_file|rf~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N9
dffeas \cpu|dp|reg_file|rf[14][2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~344_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][2][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~340 (
// Equation(s):
// \cpu|dp|reg_file|rf~340_combout  = (\cpu|dp|reg_file|rf~56_combout  & ((\cpu|dp|reg_file|rf[4][2][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~56_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][4]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][4]~q ),
	.datac(\cpu|dp|reg_file|rf~56_combout ),
	.datad(\cpu|dp|reg_file|rf[4][2][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~340_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~340 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N31
dffeas \cpu|dp|reg_file|rf[10][2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~340_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][2][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~341 (
// Equation(s):
// \cpu|dp|reg_file|rf~341_combout  = (\cpu|dp|reg_file|rf~59_combout  & ((\cpu|dp|reg_file|rf[4][2][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~59_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][4]~q ))

	.dataa(\cpu|dp|reg_file|rf~59_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[2][4]~q ),
	.datad(\cpu|dp|reg_file|rf[4][2][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~341_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~341 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N29
dffeas \cpu|dp|reg_file|rf[9][2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~341_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][2][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux27~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux27~4_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (((\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[9][2][4]~q ))) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// (\cpu|dp|reg_file|rf[8][2][4]~q ))))

	.dataa(\cpu|dp|reg_file|rf[8][2][4]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|reg_file|rf[9][2][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux27~4 .lut_mask = 16'hF2C2;
defparam \cpu|dp|reg_file|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~342 (
// Equation(s):
// \cpu|dp|reg_file|rf~342_combout  = (\cpu|dp|reg_file|rf~61_combout  & ((\cpu|dp|reg_file|rf[4][2][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~61_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][4]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~61_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[2][4]~q ),
	.datad(\cpu|dp|reg_file|rf[4][2][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~342_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~342 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N31
dffeas \cpu|dp|reg_file|rf[11][2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~342_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][2][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux27~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux27~5_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux27~4_combout  & ((\cpu|dp|reg_file|rf[11][2][4]~q ))) # (!\cpu|dp|reg_file|Mux27~4_combout  & (\cpu|dp|reg_file|rf[10][2][4]~q )))) # (!\cpu|dp|seg_if_id|InstrD 
// [18] & (((\cpu|dp|reg_file|Mux27~4_combout ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|reg_file|rf[10][2][4]~q ),
	.datac(\cpu|dp|reg_file|Mux27~4_combout ),
	.datad(\cpu|dp|reg_file|rf[11][2][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux27~5 .lut_mask = 16'hF858;
defparam \cpu|dp|reg_file|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~343 (
// Equation(s):
// \cpu|dp|reg_file|rf~343_combout  = (\cpu|dp|reg_file|rf~54_combout  & ((\cpu|dp|reg_file|rf[4][2][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~54_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][4]~q ))

	.dataa(\cpu|dp|reg_file|rf~54_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][4]~q ),
	.datac(\cpu|dp|reg_file|rf[4][2][4]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~343_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~343 .lut_mask = 16'hE4E4;
defparam \cpu|dp|reg_file|rf~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N11
dffeas \cpu|dp|reg_file|rf[13][2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~343_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][2][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux27~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux27~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout )) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (\cpu|dp|reg_file|rf[13][2][4]~q )) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|reg_file|rf[12][2][4]~q )))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datac(\cpu|dp|reg_file|rf[13][2][4]~q ),
	.datad(\cpu|dp|reg_file|rf[12][2][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux27~6 .lut_mask = 16'hD9C8;
defparam \cpu|dp|reg_file|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux27~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux27~7_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|reg_file|Mux27~6_combout  & (\cpu|dp|reg_file|rf[14][2][4]~q )) # (!\cpu|dp|reg_file|Mux27~6_combout  & ((\cpu|dp|reg_file|Mux27~5_combout ))))) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (((\cpu|dp|reg_file|Mux27~6_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datab(\cpu|dp|reg_file|rf[14][2][4]~q ),
	.datac(\cpu|dp|reg_file|Mux27~5_combout ),
	.datad(\cpu|dp|reg_file|Mux27~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux27~7 .lut_mask = 16'hDDA0;
defparam \cpu|dp|reg_file|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N21
dffeas \cpu|dp|seg_id_ex|RD1E[2][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[2][4]~20_combout ),
	.asdata(\cpu|dp|reg_file|Mux27~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[2][4] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N8
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WD1M[2][5]~72 (
// Equation(s):
// \cpu|dp|seg_ex_mem|WD1M[2][5]~72_combout  = (\cpu|dp|seg_id_ex|RD1E[2][4]~q  & (\cpu|dp|seg_ex_mem|WD1M[2][4]~71  $ (GND))) # (!\cpu|dp|seg_id_ex|RD1E[2][4]~q  & (!\cpu|dp|seg_ex_mem|WD1M[2][4]~71  & VCC))
// \cpu|dp|seg_ex_mem|WD1M[2][5]~73  = CARRY((\cpu|dp|seg_id_ex|RD1E[2][4]~q  & !\cpu|dp|seg_ex_mem|WD1M[2][4]~71 ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|RD1E[2][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|WD1M[2][4]~71 ),
	.combout(\cpu|dp|seg_ex_mem|WD1M[2][5]~72_combout ),
	.cout(\cpu|dp|seg_ex_mem|WD1M[2][5]~73 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[2][5]~72 .lut_mask = 16'hC30C;
defparam \cpu|dp|seg_ex_mem|WD1M[2][5]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y43_N9
dffeas \cpu|dp|seg_ex_mem|WD1M[2][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WD1M[2][5]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WD1M[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[2][5] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WD1M[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N6
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|WD1W[2][5]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|WD1W[2][5]~feeder_combout  = \cpu|dp|seg_ex_mem|WD1M[2][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|seg_ex_mem|WD1M[2][5]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|WD1W[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[2][5]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|dp|seg_mem_wb|WD1W[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N7
dffeas \cpu|dp|seg_mem_wb|WD1W[2][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|WD1W[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|WD1W[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[2][5] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|WD1W[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~328 (
// Equation(s):
// \cpu|dp|reg_file|rf~328_combout  = (\cpu|dp|reg_file|rf~44_combout  & ((\cpu|dp|reg_file|rf[8][2][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~44_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][5]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[2][5]~q ),
	.datab(\cpu|dp|reg_file|rf~44_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][2][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~328_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~328 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N29
dffeas \cpu|dp|reg_file|rf[3][2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~328_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][2][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~327 (
// Equation(s):
// \cpu|dp|reg_file|rf~327_combout  = (\cpu|dp|reg_file|rf~42_combout  & ((\cpu|dp|reg_file|rf[8][2][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~42_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][5]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[2][5]~q ),
	.datab(\cpu|dp|reg_file|rf~42_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][2][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~327_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~327 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N21
dffeas \cpu|dp|reg_file|rf[1][2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~327_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][2][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux26~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux26~0_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (((\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|reg_file|rf[1][2][5]~q )) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// ((\cpu|dp|reg_file|rf[0][2][5]~q )))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|reg_file|rf[1][2][5]~q ),
	.datac(\cpu|dp|reg_file|rf[0][2][5]~q ),
	.datad(\cpu|dp|seg_if_id|InstrD [20]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux26~0 .lut_mask = 16'hEE50;
defparam \cpu|dp|reg_file|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux26~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux26~1_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux26~0_combout  & (\cpu|dp|reg_file|rf[3][2][5]~q )) # (!\cpu|dp|reg_file|Mux26~0_combout  & ((\cpu|dp|reg_file|rf[2][2][5]~q ))))) # (!\cpu|dp|seg_if_id|InstrD [18] 
// & (((\cpu|dp|reg_file|Mux26~0_combout ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|reg_file|rf[3][2][5]~q ),
	.datac(\cpu|dp|reg_file|Mux26~0_combout ),
	.datad(\cpu|dp|reg_file|rf[2][2][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux26~1 .lut_mask = 16'hDAD0;
defparam \cpu|dp|reg_file|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~330 (
// Equation(s):
// \cpu|dp|reg_file|rf~330_combout  = (\cpu|dp|reg_file|rf~50_combout  & (\cpu|dp|reg_file|rf[8][2][5]~0_combout )) # (!\cpu|dp|reg_file|rf~50_combout  & ((\cpu|dp|seg_mem_wb|WD1W[2][5]~q )))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf[8][2][5]~0_combout ),
	.datac(\cpu|dp|reg_file|rf~50_combout ),
	.datad(\cpu|dp|seg_mem_wb|WD1W[2][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~330_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~330 .lut_mask = 16'hCFC0;
defparam \cpu|dp|reg_file|rf~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N27
dffeas \cpu|dp|reg_file|rf[7][2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~330_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][2][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~329 (
// Equation(s):
// \cpu|dp|reg_file|rf~329_combout  = (\cpu|dp|reg_file|rf~47_combout  & ((\cpu|dp|reg_file|rf[8][2][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~47_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][5]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][5]~q ),
	.datac(\cpu|dp|reg_file|rf~47_combout ),
	.datad(\cpu|dp|reg_file|rf[8][2][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~329_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~329 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N29
dffeas \cpu|dp|reg_file|rf[5][2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~329_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][2][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux26~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux26~2_combout  = (\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|seg_if_id|InstrD [18])) # (!\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|rf[6][2][5]~q ))) # (!\cpu|dp|seg_if_id|InstrD [18] & 
// (\cpu|dp|reg_file|rf[4][2][5]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[4][2][5]~q ),
	.datad(\cpu|dp|reg_file|rf[6][2][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux26~2 .lut_mask = 16'hDC98;
defparam \cpu|dp|reg_file|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux26~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux26~3_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|Mux26~2_combout  & (\cpu|dp|reg_file|rf[7][2][5]~q )) # (!\cpu|dp|reg_file|Mux26~2_combout  & ((\cpu|dp|reg_file|rf[5][2][5]~q ))))) # (!\cpu|dp|seg_if_id|InstrD [20] 
// & (((\cpu|dp|reg_file|Mux26~2_combout ))))

	.dataa(\cpu|dp|reg_file|rf[7][2][5]~q ),
	.datab(\cpu|dp|reg_file|rf[5][2][5]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|reg_file|Mux26~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux26~3 .lut_mask = 16'hAFC0;
defparam \cpu|dp|reg_file|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N10
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[2][5]~21 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[2][5]~21_combout  = (\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux26~3_combout ))) # (!\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux26~1_combout ))

	.dataa(\cpu|dp|seg_if_id|InstrD [19]),
	.datab(\cpu|dp|reg_file|Mux26~1_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Mux26~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[2][5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[2][5]~21 .lut_mask = 16'hEE44;
defparam \cpu|dp|seg_id_ex|RD1E[2][5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~335 (
// Equation(s):
// \cpu|dp|reg_file|rf~335_combout  = (\cpu|dp|reg_file|rf~63_combout  & ((\cpu|dp|reg_file|rf[8][2][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~63_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][5]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][5]~q ),
	.datac(\cpu|dp|reg_file|rf~63_combout ),
	.datad(\cpu|dp|reg_file|rf[8][2][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~335_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~335 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N15
dffeas \cpu|dp|reg_file|rf[14][2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~335_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][2][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~332 (
// Equation(s):
// \cpu|dp|reg_file|rf~332_combout  = (\cpu|dp|reg_file|rf~56_combout  & ((\cpu|dp|reg_file|rf[8][2][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~56_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][5]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[2][5]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[8][2][5]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~56_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~332_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~332 .lut_mask = 16'hF0AA;
defparam \cpu|dp|reg_file|rf~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N5
dffeas \cpu|dp|reg_file|rf[10][2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~332_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][2][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~333 (
// Equation(s):
// \cpu|dp|reg_file|rf~333_combout  = (\cpu|dp|reg_file|rf~59_combout  & ((\cpu|dp|reg_file|rf[8][2][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~59_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][5]~q ))

	.dataa(\cpu|dp|reg_file|rf~59_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[2][5]~q ),
	.datad(\cpu|dp|reg_file|rf[8][2][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~333_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~333 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N11
dffeas \cpu|dp|reg_file|rf[9][2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~333_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][2][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux26~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux26~4_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18]) # ((\cpu|dp|reg_file|rf[9][2][5]~q )))) # (!\cpu|dp|seg_if_id|InstrD [20] & (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|rf[8][2][5]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[9][2][5]~q ),
	.datad(\cpu|dp|reg_file|rf[8][2][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux26~4 .lut_mask = 16'hB9A8;
defparam \cpu|dp|reg_file|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~334 (
// Equation(s):
// \cpu|dp|reg_file|rf~334_combout  = (\cpu|dp|reg_file|rf~61_combout  & ((\cpu|dp|reg_file|rf[8][2][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~61_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][5]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][5]~q ),
	.datac(\cpu|dp|reg_file|rf~61_combout ),
	.datad(\cpu|dp|reg_file|rf[8][2][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~334_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~334 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N31
dffeas \cpu|dp|reg_file|rf[11][2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~334_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][2][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux26~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux26~5_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux26~4_combout  & ((\cpu|dp|reg_file|rf[11][2][5]~q ))) # (!\cpu|dp|reg_file|Mux26~4_combout  & (\cpu|dp|reg_file|rf[10][2][5]~q )))) # (!\cpu|dp|seg_if_id|InstrD 
// [18] & (((\cpu|dp|reg_file|Mux26~4_combout ))))

	.dataa(\cpu|dp|reg_file|rf[10][2][5]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|Mux26~4_combout ),
	.datad(\cpu|dp|reg_file|rf[11][2][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux26~5 .lut_mask = 16'hF838;
defparam \cpu|dp|reg_file|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux26~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux26~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout )))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|reg_file|Mux26~5_combout 
// ))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (\cpu|dp|reg_file|rf[12][2][5]~q ))))

	.dataa(\cpu|dp|reg_file|rf[12][2][5]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datac(\cpu|dp|reg_file|Mux26~5_combout ),
	.datad(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux26~6 .lut_mask = 16'hFC22;
defparam \cpu|dp|reg_file|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~331 (
// Equation(s):
// \cpu|dp|reg_file|rf~331_combout  = (\cpu|dp|reg_file|rf~54_combout  & (\cpu|dp|reg_file|rf[8][2][5]~0_combout )) # (!\cpu|dp|reg_file|rf~54_combout  & ((\cpu|dp|seg_mem_wb|WD1W[2][5]~q )))

	.dataa(\cpu|dp|reg_file|rf~54_combout ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[8][2][5]~0_combout ),
	.datad(\cpu|dp|seg_mem_wb|WD1W[2][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~331_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~331 .lut_mask = 16'hF5A0;
defparam \cpu|dp|reg_file|rf~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N5
dffeas \cpu|dp|reg_file|rf[13][2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~331_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][2][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux26~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux26~7_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|reg_file|Mux26~6_combout  & (\cpu|dp|reg_file|rf[14][2][5]~q )) # (!\cpu|dp|reg_file|Mux26~6_combout  & ((\cpu|dp|reg_file|rf[13][2][5]~q ))))) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((\cpu|dp|reg_file|Mux26~6_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datab(\cpu|dp|reg_file|rf[14][2][5]~q ),
	.datac(\cpu|dp|reg_file|Mux26~6_combout ),
	.datad(\cpu|dp|reg_file|rf[13][2][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux26~7 .lut_mask = 16'hDAD0;
defparam \cpu|dp|reg_file|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N11
dffeas \cpu|dp|seg_id_ex|RD1E[2][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[2][5]~21_combout ),
	.asdata(\cpu|dp|reg_file|Mux26~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[2][5] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N10
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WD1M[2][6]~74 (
// Equation(s):
// \cpu|dp|seg_ex_mem|WD1M[2][6]~74_combout  = (\cpu|dp|seg_id_ex|RD1E[2][5]~q  & (!\cpu|dp|seg_ex_mem|WD1M[2][5]~73 )) # (!\cpu|dp|seg_id_ex|RD1E[2][5]~q  & ((\cpu|dp|seg_ex_mem|WD1M[2][5]~73 ) # (GND)))
// \cpu|dp|seg_ex_mem|WD1M[2][6]~75  = CARRY((!\cpu|dp|seg_ex_mem|WD1M[2][5]~73 ) # (!\cpu|dp|seg_id_ex|RD1E[2][5]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|RD1E[2][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|WD1M[2][5]~73 ),
	.combout(\cpu|dp|seg_ex_mem|WD1M[2][6]~74_combout ),
	.cout(\cpu|dp|seg_ex_mem|WD1M[2][6]~75 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[2][6]~74 .lut_mask = 16'h3C3F;
defparam \cpu|dp|seg_ex_mem|WD1M[2][6]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y43_N11
dffeas \cpu|dp|seg_ex_mem|WD1M[2][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WD1M[2][6]~74_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WD1M[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[2][6] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WD1M[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N12
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|WD1W[2][6]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|WD1W[2][6]~feeder_combout  = \cpu|dp|seg_ex_mem|WD1M[2][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|seg_ex_mem|WD1M[2][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|WD1W[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[2][6]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|dp|seg_mem_wb|WD1W[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N13
dffeas \cpu|dp|seg_mem_wb|WD1W[2][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|WD1W[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|WD1W[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[2][6] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|WD1W[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~320 (
// Equation(s):
// \cpu|dp|reg_file|rf~320_combout  = (\cpu|dp|reg_file|rf~47_combout  & ((\cpu|dp|reg_file|rf[4][2][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~47_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][6]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][6]~q ),
	.datac(\cpu|dp|reg_file|rf~47_combout ),
	.datad(\cpu|dp|reg_file|rf[4][2][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~320_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~320 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N25
dffeas \cpu|dp|reg_file|rf[5][2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~320_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][2][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux25~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux25~2_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|rf[6][2][6]~q ) # ((\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|seg_if_id|InstrD [18] & (((!\cpu|dp|seg_if_id|InstrD [20] & \cpu|dp|reg_file|rf[4][2][6]~q ))))

	.dataa(\cpu|dp|reg_file|rf[6][2][6]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|reg_file|rf[4][2][6]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux25~2 .lut_mask = 16'hCBC8;
defparam \cpu|dp|reg_file|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~321 (
// Equation(s):
// \cpu|dp|reg_file|rf~321_combout  = (\cpu|dp|reg_file|rf~50_combout  & ((\cpu|dp|reg_file|rf[4][2][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~50_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][6]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][6]~q ),
	.datac(\cpu|dp|reg_file|rf~50_combout ),
	.datad(\cpu|dp|reg_file|rf[4][2][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~321_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~321 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N17
dffeas \cpu|dp|reg_file|rf[7][2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~321_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][2][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux25~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux25~3_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|Mux25~2_combout  & ((\cpu|dp|reg_file|rf[7][2][6]~q ))) # (!\cpu|dp|reg_file|Mux25~2_combout  & (\cpu|dp|reg_file|rf[5][2][6]~q )))) # (!\cpu|dp|seg_if_id|InstrD [20] 
// & (((\cpu|dp|reg_file|Mux25~2_combout ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|reg_file|rf[5][2][6]~q ),
	.datac(\cpu|dp|reg_file|Mux25~2_combout ),
	.datad(\cpu|dp|reg_file|rf[7][2][6]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux25~3 .lut_mask = 16'hF858;
defparam \cpu|dp|reg_file|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~319 (
// Equation(s):
// \cpu|dp|reg_file|rf~319_combout  = (\cpu|dp|reg_file|rf~44_combout  & ((\cpu|dp|reg_file|rf[4][2][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~44_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][6]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[2][6]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[4][2][6]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~44_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~319_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~319 .lut_mask = 16'hF0AA;
defparam \cpu|dp|reg_file|rf~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N5
dffeas \cpu|dp|reg_file|rf[3][2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~319_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][2][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~318 (
// Equation(s):
// \cpu|dp|reg_file|rf~318_combout  = (\cpu|dp|reg_file|rf~42_combout  & ((\cpu|dp|reg_file|rf[4][2][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~42_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][6]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[2][6]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[4][2][6]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~42_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~318_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~318 .lut_mask = 16'hF0AA;
defparam \cpu|dp|reg_file|rf~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N9
dffeas \cpu|dp|reg_file|rf[1][2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~318_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][2][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux25~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux25~0_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (((\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[1][2][6]~q ))) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// (\cpu|dp|reg_file|rf[0][2][6]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|reg_file|rf[0][2][6]~q ),
	.datac(\cpu|dp|reg_file|rf[1][2][6]~q ),
	.datad(\cpu|dp|seg_if_id|InstrD [20]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux25~0 .lut_mask = 16'hFA44;
defparam \cpu|dp|reg_file|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux25~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux25~1_combout  = (\cpu|dp|reg_file|Mux25~0_combout  & (((\cpu|dp|reg_file|rf[3][2][6]~q ) # (!\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|reg_file|Mux25~0_combout  & (\cpu|dp|reg_file|rf[2][2][6]~q  & ((\cpu|dp|seg_if_id|InstrD 
// [18]))))

	.dataa(\cpu|dp|reg_file|rf[2][2][6]~q ),
	.datab(\cpu|dp|reg_file|rf[3][2][6]~q ),
	.datac(\cpu|dp|reg_file|Mux25~0_combout ),
	.datad(\cpu|dp|seg_if_id|InstrD [18]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux25~1 .lut_mask = 16'hCAF0;
defparam \cpu|dp|reg_file|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N4
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[2][6]~22 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[2][6]~22_combout  = (\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux25~3_combout )) # (!\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux25~1_combout )))

	.dataa(\cpu|dp|reg_file|Mux25~3_combout ),
	.datab(\cpu|dp|reg_file|Mux25~1_combout ),
	.datac(gnd),
	.datad(\cpu|dp|seg_if_id|InstrD [19]),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[2][6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[2][6]~22 .lut_mask = 16'hAACC;
defparam \cpu|dp|seg_id_ex|RD1E[2][6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~326 (
// Equation(s):
// \cpu|dp|reg_file|rf~326_combout  = (\cpu|dp|reg_file|rf~63_combout  & ((\cpu|dp|reg_file|rf[4][2][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~63_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][6]~q ))

	.dataa(\cpu|dp|reg_file|rf~63_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[2][6]~q ),
	.datad(\cpu|dp|reg_file|rf[4][2][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~326_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~326 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N27
dffeas \cpu|dp|reg_file|rf[14][2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~326_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][2][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~324 (
// Equation(s):
// \cpu|dp|reg_file|rf~324_combout  = (\cpu|dp|reg_file|rf~61_combout  & ((\cpu|dp|reg_file|rf[4][2][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~61_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][6]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~61_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[2][6]~q ),
	.datad(\cpu|dp|reg_file|rf[4][2][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~324_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~324 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N21
dffeas \cpu|dp|reg_file|rf[11][2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~324_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][2][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~323 (
// Equation(s):
// \cpu|dp|reg_file|rf~323_combout  = (\cpu|dp|reg_file|rf~59_combout  & ((\cpu|dp|reg_file|rf[4][2][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~59_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][6]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][6]~q ),
	.datac(\cpu|dp|reg_file|rf~59_combout ),
	.datad(\cpu|dp|reg_file|rf[4][2][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~323_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~323 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N19
dffeas \cpu|dp|reg_file|rf[9][2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~323_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][2][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux25~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux25~4_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18]) # ((\cpu|dp|reg_file|rf[9][2][6]~q )))) # (!\cpu|dp|seg_if_id|InstrD [20] & (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|rf[8][2][6]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[9][2][6]~q ),
	.datad(\cpu|dp|reg_file|rf[8][2][6]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux25~4 .lut_mask = 16'hB9A8;
defparam \cpu|dp|reg_file|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~322 (
// Equation(s):
// \cpu|dp|reg_file|rf~322_combout  = (\cpu|dp|reg_file|rf~56_combout  & ((\cpu|dp|reg_file|rf[4][2][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~56_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][6]~q ))

	.dataa(\cpu|dp|reg_file|rf~56_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][6]~q ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[4][2][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~322_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~322 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N23
dffeas \cpu|dp|reg_file|rf[10][2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~322_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][2][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux25~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux25~5_combout  = (\cpu|dp|reg_file|Mux25~4_combout  & ((\cpu|dp|reg_file|rf[11][2][6]~q ) # ((!\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|reg_file|Mux25~4_combout  & (((\cpu|dp|reg_file|rf[10][2][6]~q  & \cpu|dp|seg_if_id|InstrD 
// [18]))))

	.dataa(\cpu|dp|reg_file|rf[11][2][6]~q ),
	.datab(\cpu|dp|reg_file|Mux25~4_combout ),
	.datac(\cpu|dp|reg_file|rf[10][2][6]~q ),
	.datad(\cpu|dp|seg_if_id|InstrD [18]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux25~5 .lut_mask = 16'hB8CC;
defparam \cpu|dp|reg_file|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~325 (
// Equation(s):
// \cpu|dp|reg_file|rf~325_combout  = (\cpu|dp|reg_file|rf~54_combout  & ((\cpu|dp|reg_file|rf[4][2][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~54_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][6]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][6]~q ),
	.datac(\cpu|dp|reg_file|rf~54_combout ),
	.datad(\cpu|dp|reg_file|rf[4][2][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~325_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~325 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N31
dffeas \cpu|dp|reg_file|rf[13][2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~325_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][2][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux25~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux25~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ) # ((\cpu|dp|reg_file|rf[13][2][6]~q )))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  
// & (\cpu|dp|reg_file|rf[12][2][6]~q )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datac(\cpu|dp|reg_file|rf[12][2][6]~q ),
	.datad(\cpu|dp|reg_file|rf[13][2][6]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux25~6 .lut_mask = 16'hBA98;
defparam \cpu|dp|reg_file|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux25~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux25~7_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|reg_file|Mux25~6_combout  & (\cpu|dp|reg_file|rf[14][2][6]~q )) # (!\cpu|dp|reg_file|Mux25~6_combout  & ((\cpu|dp|reg_file|Mux25~5_combout ))))) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (((\cpu|dp|reg_file|Mux25~6_combout ))))

	.dataa(\cpu|dp|reg_file|rf[14][2][6]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datac(\cpu|dp|reg_file|Mux25~5_combout ),
	.datad(\cpu|dp|reg_file|Mux25~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux25~7 .lut_mask = 16'hBBC0;
defparam \cpu|dp|reg_file|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N5
dffeas \cpu|dp|seg_id_ex|RD1E[2][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[2][6]~22_combout ),
	.asdata(\cpu|dp|reg_file|Mux25~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[2][6] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N12
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WD1M[2][7]~76 (
// Equation(s):
// \cpu|dp|seg_ex_mem|WD1M[2][7]~76_combout  = (\cpu|dp|seg_id_ex|RD1E[2][6]~q  & (\cpu|dp|seg_ex_mem|WD1M[2][6]~75  $ (GND))) # (!\cpu|dp|seg_id_ex|RD1E[2][6]~q  & (!\cpu|dp|seg_ex_mem|WD1M[2][6]~75  & VCC))
// \cpu|dp|seg_ex_mem|WD1M[2][7]~77  = CARRY((\cpu|dp|seg_id_ex|RD1E[2][6]~q  & !\cpu|dp|seg_ex_mem|WD1M[2][6]~75 ))

	.dataa(\cpu|dp|seg_id_ex|RD1E[2][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|WD1M[2][6]~75 ),
	.combout(\cpu|dp|seg_ex_mem|WD1M[2][7]~76_combout ),
	.cout(\cpu|dp|seg_ex_mem|WD1M[2][7]~77 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[2][7]~76 .lut_mask = 16'hA50A;
defparam \cpu|dp|seg_ex_mem|WD1M[2][7]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y43_N13
dffeas \cpu|dp|seg_ex_mem|WD1M[2][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WD1M[2][7]~76_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WD1M[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[2][7] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WD1M[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N8
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|WD1W[2][7]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|WD1W[2][7]~feeder_combout  = \cpu|dp|seg_ex_mem|WD1M[2][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|WD1M[2][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|WD1W[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[2][7]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|WD1W[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N9
dffeas \cpu|dp|seg_mem_wb|WD1W[2][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|WD1W[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|WD1W[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[2][7] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|WD1W[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~40 (
// Equation(s):
// \cpu|dp|reg_file|rf~40_combout  = (\cpu|dp|reg_file|rf~25_combout  & ((\cpu|dp|reg_file|rf[8][2][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~25_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][7]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][7]~q ),
	.datac(\cpu|dp|reg_file|rf~25_combout ),
	.datad(\cpu|dp|reg_file|rf[8][2][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~40 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N9
dffeas \cpu|dp|reg_file|rf[6][2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][2][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux24~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux24~2_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|rf[6][2][7]~q ) # ((\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|seg_if_id|InstrD [18] & (((!\cpu|dp|seg_if_id|InstrD [20] & \cpu|dp|reg_file|rf[4][2][7]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|reg_file|rf[6][2][7]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|reg_file|rf[4][2][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux24~2 .lut_mask = 16'hADA8;
defparam \cpu|dp|reg_file|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~312 (
// Equation(s):
// \cpu|dp|reg_file|rf~312_combout  = (\cpu|dp|reg_file|rf~50_combout  & ((\cpu|dp|reg_file|rf[8][2][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~50_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][7]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][7]~q ),
	.datac(\cpu|dp|reg_file|rf~50_combout ),
	.datad(\cpu|dp|reg_file|rf[8][2][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~312_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~312 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N23
dffeas \cpu|dp|reg_file|rf[7][2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~312_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][2][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~311 (
// Equation(s):
// \cpu|dp|reg_file|rf~311_combout  = (\cpu|dp|reg_file|rf~47_combout  & ((\cpu|dp|reg_file|rf[8][2][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~47_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][7]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][7]~q ),
	.datac(\cpu|dp|reg_file|rf~47_combout ),
	.datad(\cpu|dp|reg_file|rf[8][2][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~311_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~311 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N21
dffeas \cpu|dp|reg_file|rf[5][2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~311_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][2][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux24~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux24~3_combout  = (\cpu|dp|reg_file|Mux24~2_combout  & ((\cpu|dp|reg_file|rf[7][2][7]~q ) # ((!\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|reg_file|Mux24~2_combout  & (((\cpu|dp|seg_if_id|InstrD [20] & \cpu|dp|reg_file|rf[5][2][7]~q 
// ))))

	.dataa(\cpu|dp|reg_file|Mux24~2_combout ),
	.datab(\cpu|dp|reg_file|rf[7][2][7]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|reg_file|rf[5][2][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux24~3 .lut_mask = 16'hDA8A;
defparam \cpu|dp|reg_file|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~309 (
// Equation(s):
// \cpu|dp|reg_file|rf~309_combout  = (\cpu|dp|reg_file|rf~42_combout  & ((\cpu|dp|reg_file|rf[8][2][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~42_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][7]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~42_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[2][7]~q ),
	.datad(\cpu|dp|reg_file|rf[8][2][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~309_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~309 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N11
dffeas \cpu|dp|reg_file|rf[1][2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~309_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][2][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux24~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux24~0_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (((\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[1][2][7]~q ))) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// (\cpu|dp|reg_file|rf[0][2][7]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|reg_file|rf[0][2][7]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|reg_file|rf[1][2][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux24~0 .lut_mask = 16'hF4A4;
defparam \cpu|dp|reg_file|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~310 (
// Equation(s):
// \cpu|dp|reg_file|rf~310_combout  = (\cpu|dp|reg_file|rf~44_combout  & ((\cpu|dp|reg_file|rf[8][2][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~44_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][7]~q ))

	.dataa(\cpu|dp|reg_file|rf~44_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][7]~q ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][2][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~310_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~310 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N21
dffeas \cpu|dp|reg_file|rf[3][2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~310_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][2][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux24~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux24~1_combout  = (\cpu|dp|reg_file|Mux24~0_combout  & (((\cpu|dp|reg_file|rf[3][2][7]~q ) # (!\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|reg_file|Mux24~0_combout  & (\cpu|dp|reg_file|rf[2][2][7]~q  & ((\cpu|dp|seg_if_id|InstrD 
// [18]))))

	.dataa(\cpu|dp|reg_file|rf[2][2][7]~q ),
	.datab(\cpu|dp|reg_file|Mux24~0_combout ),
	.datac(\cpu|dp|reg_file|rf[3][2][7]~q ),
	.datad(\cpu|dp|seg_if_id|InstrD [18]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux24~1 .lut_mask = 16'hE2CC;
defparam \cpu|dp|reg_file|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N2
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[2][7]~23 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[2][7]~23_combout  = (\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux24~3_combout )) # (!\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux24~1_combout )))

	.dataa(\cpu|dp|reg_file|Mux24~3_combout ),
	.datab(\cpu|dp|reg_file|Mux24~1_combout ),
	.datac(gnd),
	.datad(\cpu|dp|seg_if_id|InstrD [19]),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[2][7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[2][7]~23 .lut_mask = 16'hAACC;
defparam \cpu|dp|seg_id_ex|RD1E[2][7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~313 (
// Equation(s):
// \cpu|dp|reg_file|rf~313_combout  = (\cpu|dp|reg_file|rf~54_combout  & ((\cpu|dp|reg_file|rf[8][2][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~54_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][7]~q ))

	.dataa(\cpu|dp|reg_file|rf~54_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[2][7]~q ),
	.datad(\cpu|dp|reg_file|rf[8][2][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~313_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~313 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N1
dffeas \cpu|dp|reg_file|rf[13][2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~313_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][2][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~317 (
// Equation(s):
// \cpu|dp|reg_file|rf~317_combout  = (\cpu|dp|reg_file|rf~63_combout  & ((\cpu|dp|reg_file|rf[8][2][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~63_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][7]~q ))

	.dataa(\cpu|dp|reg_file|rf~63_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][7]~q ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][2][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~317_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~317 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N3
dffeas \cpu|dp|reg_file|rf[14][2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~317_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][2][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~316 (
// Equation(s):
// \cpu|dp|reg_file|rf~316_combout  = (\cpu|dp|reg_file|rf~61_combout  & ((\cpu|dp|reg_file|rf[8][2][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~61_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][7]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~61_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[2][7]~q ),
	.datad(\cpu|dp|reg_file|rf[8][2][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~316_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~316 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N25
dffeas \cpu|dp|reg_file|rf[11][2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~316_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][2][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~315 (
// Equation(s):
// \cpu|dp|reg_file|rf~315_combout  = (\cpu|dp|reg_file|rf~59_combout  & ((\cpu|dp|reg_file|rf[8][2][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~59_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][7]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][7]~q ),
	.datac(\cpu|dp|reg_file|rf~59_combout ),
	.datad(\cpu|dp|reg_file|rf[8][2][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~315_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~315 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N7
dffeas \cpu|dp|reg_file|rf[9][2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~315_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][2][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux24~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux24~4_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (((\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[9][2][7]~q ))) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// (\cpu|dp|reg_file|rf[8][2][7]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|reg_file|rf[8][2][7]~q ),
	.datac(\cpu|dp|reg_file|rf[9][2][7]~q ),
	.datad(\cpu|dp|seg_if_id|InstrD [20]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux24~4 .lut_mask = 16'hFA44;
defparam \cpu|dp|reg_file|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~314 (
// Equation(s):
// \cpu|dp|reg_file|rf~314_combout  = (\cpu|dp|reg_file|rf~56_combout  & ((\cpu|dp|reg_file|rf[8][2][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~56_combout  & (\cpu|dp|seg_mem_wb|WD1W[2][7]~q ))

	.dataa(\cpu|dp|reg_file|rf~56_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[2][7]~q ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][2][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~314_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~314 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N25
dffeas \cpu|dp|reg_file|rf[10][2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~314_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][2][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux24~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux24~5_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux24~4_combout  & (\cpu|dp|reg_file|rf[11][2][7]~q )) # (!\cpu|dp|reg_file|Mux24~4_combout  & ((\cpu|dp|reg_file|rf[10][2][7]~q ))))) # (!\cpu|dp|seg_if_id|InstrD 
// [18] & (((\cpu|dp|reg_file|Mux24~4_combout ))))

	.dataa(\cpu|dp|reg_file|rf[11][2][7]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|Mux24~4_combout ),
	.datad(\cpu|dp|reg_file|rf[10][2][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux24~5 .lut_mask = 16'hBCB0;
defparam \cpu|dp|reg_file|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux24~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux24~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout )))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|reg_file|Mux24~5_combout 
// ))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (\cpu|dp|reg_file|rf[12][2][7]~q ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datab(\cpu|dp|reg_file|rf[12][2][7]~q ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datad(\cpu|dp|reg_file|Mux24~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux24~6 .lut_mask = 16'hF4A4;
defparam \cpu|dp|reg_file|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux24~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux24~7_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|reg_file|Mux24~6_combout  & ((\cpu|dp|reg_file|rf[14][2][7]~q ))) # (!\cpu|dp|reg_file|Mux24~6_combout  & (\cpu|dp|reg_file|rf[13][2][7]~q )))) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((\cpu|dp|reg_file|Mux24~6_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datab(\cpu|dp|reg_file|rf[13][2][7]~q ),
	.datac(\cpu|dp|reg_file|rf[14][2][7]~q ),
	.datad(\cpu|dp|reg_file|Mux24~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux24~7 .lut_mask = 16'hF588;
defparam \cpu|dp|reg_file|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N3
dffeas \cpu|dp|seg_id_ex|RD1E[2][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[2][7]~23_combout ),
	.asdata(\cpu|dp|reg_file|Mux24~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[2][7] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N14
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WD1M[3][0]~78 (
// Equation(s):
// \cpu|dp|seg_ex_mem|WD1M[3][0]~78_combout  = (\cpu|dp|seg_id_ex|RD1E[2][7]~q  & (!\cpu|dp|seg_ex_mem|WD1M[2][7]~77 )) # (!\cpu|dp|seg_id_ex|RD1E[2][7]~q  & ((\cpu|dp|seg_ex_mem|WD1M[2][7]~77 ) # (GND)))
// \cpu|dp|seg_ex_mem|WD1M[3][0]~79  = CARRY((!\cpu|dp|seg_ex_mem|WD1M[2][7]~77 ) # (!\cpu|dp|seg_id_ex|RD1E[2][7]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|RD1E[2][7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|WD1M[2][7]~77 ),
	.combout(\cpu|dp|seg_ex_mem|WD1M[3][0]~78_combout ),
	.cout(\cpu|dp|seg_ex_mem|WD1M[3][0]~79 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[3][0]~78 .lut_mask = 16'h3C3F;
defparam \cpu|dp|seg_ex_mem|WD1M[3][0]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y43_N15
dffeas \cpu|dp|seg_ex_mem|WD1M[3][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WD1M[3][0]~78_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WD1M[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[3][0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WD1M[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N22
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|WD1W[3][0]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|WD1W[3][0]~feeder_combout  = \cpu|dp|seg_ex_mem|WD1M[3][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|seg_ex_mem|WD1M[3][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|WD1W[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[3][0]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|dp|seg_mem_wb|WD1W[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N23
dffeas \cpu|dp|seg_mem_wb|WD1W[3][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|WD1W[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|WD1W[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[3][0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|WD1W[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~569 (
// Equation(s):
// \cpu|dp|reg_file|rf~569_combout  = (\cpu|dp|reg_file|rf~50_combout  & ((\cpu|dp|reg_file|rf[4][3][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~50_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][0]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[3][0]~q ),
	.datac(\cpu|dp|reg_file|rf[4][3][0]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~50_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~569_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~569 .lut_mask = 16'hF0CC;
defparam \cpu|dp|reg_file|rf~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N3
dffeas \cpu|dp|reg_file|rf[7][3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~569_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][3][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux23~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux23~2_combout  = (\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|seg_if_id|InstrD [18])) # (!\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|reg_file|rf[6][3][0]~q )) # (!\cpu|dp|seg_if_id|InstrD [18] & 
// ((\cpu|dp|reg_file|rf[4][3][0]~q )))))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[6][3][0]~q ),
	.datad(\cpu|dp|reg_file|rf[4][3][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux23~2 .lut_mask = 16'hD9C8;
defparam \cpu|dp|reg_file|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~567 (
// Equation(s):
// \cpu|dp|reg_file|rf~567_combout  = (\cpu|dp|reg_file|rf~47_combout  & (\cpu|dp|reg_file|rf[4][3][0]~0_combout )) # (!\cpu|dp|reg_file|rf~47_combout  & ((\cpu|dp|seg_mem_wb|WD1W[3][0]~q )))

	.dataa(\cpu|dp|reg_file|rf[4][3][0]~0_combout ),
	.datab(\cpu|dp|reg_file|rf~47_combout ),
	.datac(gnd),
	.datad(\cpu|dp|seg_mem_wb|WD1W[3][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~567_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~567 .lut_mask = 16'hBB88;
defparam \cpu|dp|reg_file|rf~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N19
dffeas \cpu|dp|reg_file|rf[5][3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~567_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][3][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux23~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux23~3_combout  = (\cpu|dp|reg_file|Mux23~2_combout  & ((\cpu|dp|reg_file|rf[7][3][0]~q ) # ((!\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|reg_file|Mux23~2_combout  & (((\cpu|dp|seg_if_id|InstrD [20] & \cpu|dp|reg_file|rf[5][3][0]~q 
// ))))

	.dataa(\cpu|dp|reg_file|rf[7][3][0]~q ),
	.datab(\cpu|dp|reg_file|Mux23~2_combout ),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|reg_file|rf[5][3][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux23~3 .lut_mask = 16'hBC8C;
defparam \cpu|dp|reg_file|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~565 (
// Equation(s):
// \cpu|dp|reg_file|rf~565_combout  = (\cpu|dp|reg_file|rf~42_combout  & ((\cpu|dp|reg_file|rf[4][3][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~42_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][0]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[3][0]~q ),
	.datab(\cpu|dp|reg_file|rf~42_combout ),
	.datac(\cpu|dp|reg_file|rf[4][3][0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~565_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~565 .lut_mask = 16'hE2E2;
defparam \cpu|dp|reg_file|rf~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N29
dffeas \cpu|dp|reg_file|rf[1][3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~565_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][3][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux23~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux23~0_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[1][3][0]~q ) # ((\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|seg_if_id|InstrD [20] & (((!\cpu|dp|seg_if_id|InstrD [18] & \cpu|dp|reg_file|rf[0][3][0]~q ))))

	.dataa(\cpu|dp|reg_file|rf[1][3][0]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|seg_if_id|InstrD [18]),
	.datad(\cpu|dp|reg_file|rf[0][3][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux23~0 .lut_mask = 16'hCBC8;
defparam \cpu|dp|reg_file|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~566 (
// Equation(s):
// \cpu|dp|reg_file|rf~566_combout  = (\cpu|dp|reg_file|rf~44_combout  & ((\cpu|dp|reg_file|rf[4][3][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~44_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][0]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~44_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[3][0]~q ),
	.datad(\cpu|dp|reg_file|rf[4][3][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~566_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~566 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N13
dffeas \cpu|dp|reg_file|rf[3][3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~566_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][3][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux23~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux23~1_combout  = (\cpu|dp|reg_file|Mux23~0_combout  & (((\cpu|dp|reg_file|rf[3][3][0]~q ) # (!\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|reg_file|Mux23~0_combout  & (\cpu|dp|reg_file|rf[2][3][0]~q  & (\cpu|dp|seg_if_id|InstrD [18])))

	.dataa(\cpu|dp|reg_file|Mux23~0_combout ),
	.datab(\cpu|dp|reg_file|rf[2][3][0]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [18]),
	.datad(\cpu|dp|reg_file|rf[3][3][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux23~1 .lut_mask = 16'hEA4A;
defparam \cpu|dp|reg_file|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N16
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[3][0]~24 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[3][0]~24_combout  = (\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux23~3_combout )) # (!\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux23~1_combout )))

	.dataa(\cpu|dp|seg_if_id|InstrD [19]),
	.datab(\cpu|dp|reg_file|Mux23~3_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Mux23~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[3][0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[3][0]~24 .lut_mask = 16'hDD88;
defparam \cpu|dp|seg_id_ex|RD1E[3][0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~576 (
// Equation(s):
// \cpu|dp|reg_file|rf~576_combout  = (\cpu|dp|reg_file|rf~63_combout  & ((\cpu|dp|reg_file|rf[4][3][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~63_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][0]~q ))

	.dataa(\cpu|dp|reg_file|rf~63_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[3][0]~q ),
	.datad(\cpu|dp|reg_file|rf[4][3][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~576_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~576 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N13
dffeas \cpu|dp|reg_file|rf[14][3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~576_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][3][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~574 (
// Equation(s):
// \cpu|dp|reg_file|rf~574_combout  = (\cpu|dp|reg_file|rf~54_combout  & ((\cpu|dp|reg_file|rf[4][3][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~54_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][0]~q ))

	.dataa(\cpu|dp|reg_file|rf~54_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[3][0]~q ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[4][3][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~574_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~574 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N19
dffeas \cpu|dp|reg_file|rf[13][3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~574_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][3][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux23~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux23~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ) # (\cpu|dp|reg_file|rf[13][3][0]~q )))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (\cpu|dp|reg_file|rf[12][3][0]~q  & 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datab(\cpu|dp|reg_file|rf[12][3][0]~q ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datad(\cpu|dp|reg_file|rf[13][3][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux23~6 .lut_mask = 16'hAEA4;
defparam \cpu|dp|reg_file|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~573 (
// Equation(s):
// \cpu|dp|reg_file|rf~573_combout  = (\cpu|dp|reg_file|rf~61_combout  & ((\cpu|dp|reg_file|rf[4][3][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~61_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][0]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~61_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[3][0]~q ),
	.datad(\cpu|dp|reg_file|rf[4][3][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~573_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~573 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N19
dffeas \cpu|dp|reg_file|rf[11][3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~573_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][3][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~571 (
// Equation(s):
// \cpu|dp|reg_file|rf~571_combout  = (\cpu|dp|reg_file|rf~59_combout  & ((\cpu|dp|reg_file|rf[4][3][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~59_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][0]~q ))

	.dataa(\cpu|dp|reg_file|rf~59_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[3][0]~q ),
	.datac(\cpu|dp|reg_file|rf[4][3][0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~571_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~571 .lut_mask = 16'hE4E4;
defparam \cpu|dp|reg_file|rf~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N19
dffeas \cpu|dp|reg_file|rf[9][3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~571_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][3][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux23~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux23~4_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (((\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|reg_file|rf[9][3][0]~q )) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// ((\cpu|dp|reg_file|rf[8][3][0]~q )))))

	.dataa(\cpu|dp|reg_file|rf[9][3][0]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|reg_file|rf[8][3][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux23~4 .lut_mask = 16'hE3E0;
defparam \cpu|dp|reg_file|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~570 (
// Equation(s):
// \cpu|dp|reg_file|rf~570_combout  = (\cpu|dp|reg_file|rf~56_combout  & ((\cpu|dp|reg_file|rf[4][3][0]~0_combout ))) # (!\cpu|dp|reg_file|rf~56_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][0]~q ))

	.dataa(\cpu|dp|reg_file|rf~56_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[3][0]~q ),
	.datad(\cpu|dp|reg_file|rf[4][3][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~570_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~570 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N11
dffeas \cpu|dp|reg_file|rf[10][3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~570_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][3][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux23~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux23~5_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux23~4_combout  & (\cpu|dp|reg_file|rf[11][3][0]~q )) # (!\cpu|dp|reg_file|Mux23~4_combout  & ((\cpu|dp|reg_file|rf[10][3][0]~q ))))) # (!\cpu|dp|seg_if_id|InstrD 
// [18] & (((\cpu|dp|reg_file|Mux23~4_combout ))))

	.dataa(\cpu|dp|reg_file|rf[11][3][0]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|Mux23~4_combout ),
	.datad(\cpu|dp|reg_file|rf[10][3][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux23~5 .lut_mask = 16'hBCB0;
defparam \cpu|dp|reg_file|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux23~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux23~7_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|reg_file|Mux23~6_combout  & (\cpu|dp|reg_file|rf[14][3][0]~q )) # (!\cpu|dp|reg_file|Mux23~6_combout  & ((\cpu|dp|reg_file|Mux23~5_combout ))))) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (((\cpu|dp|reg_file|Mux23~6_combout ))))

	.dataa(\cpu|dp|reg_file|rf[14][3][0]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datac(\cpu|dp|reg_file|Mux23~6_combout ),
	.datad(\cpu|dp|reg_file|Mux23~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux23~7 .lut_mask = 16'hBCB0;
defparam \cpu|dp|reg_file|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N17
dffeas \cpu|dp|seg_id_ex|RD1E[3][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[3][0]~24_combout ),
	.asdata(\cpu|dp|reg_file|Mux23~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[3][0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N16
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WD1M[3][1]~80 (
// Equation(s):
// \cpu|dp|seg_ex_mem|WD1M[3][1]~80_combout  = (\cpu|dp|seg_id_ex|RD1E[3][0]~q  & (\cpu|dp|seg_ex_mem|WD1M[3][0]~79  $ (GND))) # (!\cpu|dp|seg_id_ex|RD1E[3][0]~q  & (!\cpu|dp|seg_ex_mem|WD1M[3][0]~79  & VCC))
// \cpu|dp|seg_ex_mem|WD1M[3][1]~81  = CARRY((\cpu|dp|seg_id_ex|RD1E[3][0]~q  & !\cpu|dp|seg_ex_mem|WD1M[3][0]~79 ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|WD1M[3][0]~79 ),
	.combout(\cpu|dp|seg_ex_mem|WD1M[3][1]~80_combout ),
	.cout(\cpu|dp|seg_ex_mem|WD1M[3][1]~81 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[3][1]~80 .lut_mask = 16'hC30C;
defparam \cpu|dp|seg_ex_mem|WD1M[3][1]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y43_N17
dffeas \cpu|dp|seg_ex_mem|WD1M[3][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WD1M[3][1]~80_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WD1M[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[3][1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WD1M[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y43_N23
dffeas \cpu|dp|seg_mem_wb|WD1W[3][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_ex_mem|WD1M[3][1]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|WD1W[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[3][1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|WD1W[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~554 (
// Equation(s):
// \cpu|dp|reg_file|rf~554_combout  = (\cpu|dp|reg_file|rf~47_combout  & ((\cpu|dp|reg_file|rf[8][3][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~47_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][1]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~47_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[3][1]~q ),
	.datad(\cpu|dp|reg_file|rf[8][3][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~554_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~554 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N27
dffeas \cpu|dp|reg_file|rf[5][3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~554_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][3][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~557 (
// Equation(s):
// \cpu|dp|reg_file|rf~557_combout  = (\cpu|dp|reg_file|rf~50_combout  & ((\cpu|dp|reg_file|rf[8][3][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~50_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][1]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[3][1]~q ),
	.datac(\cpu|dp|reg_file|rf~50_combout ),
	.datad(\cpu|dp|reg_file|rf[8][3][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~557_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~557 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N27
dffeas \cpu|dp|reg_file|rf[7][3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~557_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][3][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux22~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux22~2_combout  = (\cpu|dp|seg_if_id|InstrD [20] & (((\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|reg_file|rf[6][3][1]~q )) # (!\cpu|dp|seg_if_id|InstrD [18] & 
// ((\cpu|dp|reg_file|rf[4][3][1]~q )))))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|reg_file|rf[6][3][1]~q ),
	.datac(\cpu|dp|reg_file|rf[4][3][1]~q ),
	.datad(\cpu|dp|seg_if_id|InstrD [18]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux22~2 .lut_mask = 16'hEE50;
defparam \cpu|dp|reg_file|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux22~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux22~3_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|Mux22~2_combout  & ((\cpu|dp|reg_file|rf[7][3][1]~q ))) # (!\cpu|dp|reg_file|Mux22~2_combout  & (\cpu|dp|reg_file|rf[5][3][1]~q )))) # (!\cpu|dp|seg_if_id|InstrD [20] 
// & (((\cpu|dp|reg_file|Mux22~2_combout ))))

	.dataa(\cpu|dp|reg_file|rf[5][3][1]~q ),
	.datab(\cpu|dp|reg_file|rf[7][3][1]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|reg_file|Mux22~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux22~3 .lut_mask = 16'hCFA0;
defparam \cpu|dp|reg_file|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~552 (
// Equation(s):
// \cpu|dp|reg_file|rf~552_combout  = (\cpu|dp|reg_file|rf~42_combout  & ((\cpu|dp|reg_file|rf[8][3][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~42_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][1]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~42_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[3][1]~q ),
	.datad(\cpu|dp|reg_file|rf[8][3][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~552_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~552 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N1
dffeas \cpu|dp|reg_file|rf[1][3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~552_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][3][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux22~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux22~0_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[1][3][1]~q ) # ((\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|seg_if_id|InstrD [20] & (((!\cpu|dp|seg_if_id|InstrD [18] & \cpu|dp|reg_file|rf[0][3][1]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|reg_file|rf[1][3][1]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [18]),
	.datad(\cpu|dp|reg_file|rf[0][3][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux22~0 .lut_mask = 16'hADA8;
defparam \cpu|dp|reg_file|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~553 (
// Equation(s):
// \cpu|dp|reg_file|rf~553_combout  = (\cpu|dp|reg_file|rf~44_combout  & ((\cpu|dp|reg_file|rf[8][3][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~44_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][1]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[3][1]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~44_combout ),
	.datad(\cpu|dp|reg_file|rf[8][3][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~553_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~553 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N5
dffeas \cpu|dp|reg_file|rf[3][3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~553_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][3][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux22~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux22~1_combout  = (\cpu|dp|reg_file|Mux22~0_combout  & (((\cpu|dp|reg_file|rf[3][3][1]~q ) # (!\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|reg_file|Mux22~0_combout  & (\cpu|dp|reg_file|rf[2][3][1]~q  & ((\cpu|dp|seg_if_id|InstrD 
// [18]))))

	.dataa(\cpu|dp|reg_file|Mux22~0_combout ),
	.datab(\cpu|dp|reg_file|rf[2][3][1]~q ),
	.datac(\cpu|dp|reg_file|rf[3][3][1]~q ),
	.datad(\cpu|dp|seg_if_id|InstrD [18]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux22~1 .lut_mask = 16'hE4AA;
defparam \cpu|dp|reg_file|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y46_N16
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[3][1]~27 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[3][1]~27_combout  = (\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux22~3_combout )) # (!\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux22~1_combout )))

	.dataa(\cpu|dp|reg_file|Mux22~3_combout ),
	.datab(\cpu|dp|seg_if_id|InstrD [19]),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Mux22~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[3][1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[3][1]~27 .lut_mask = 16'hBB88;
defparam \cpu|dp|seg_id_ex|RD1E[3][1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~563 (
// Equation(s):
// \cpu|dp|reg_file|rf~563_combout  = (\cpu|dp|reg_file|rf~63_combout  & ((\cpu|dp|reg_file|rf[8][3][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~63_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][1]~q ))

	.dataa(\cpu|dp|reg_file|rf~63_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[3][1]~q ),
	.datac(\cpu|dp|reg_file|rf[8][3][1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~563_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~563 .lut_mask = 16'hE4E4;
defparam \cpu|dp|reg_file|rf~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N29
dffeas \cpu|dp|reg_file|rf[14][3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~563_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][3][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~559 (
// Equation(s):
// \cpu|dp|reg_file|rf~559_combout  = (\cpu|dp|reg_file|rf~56_combout  & ((\cpu|dp|reg_file|rf[8][3][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~56_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][1]~q ))

	.dataa(\cpu|dp|reg_file|rf~56_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[3][1]~q ),
	.datad(\cpu|dp|reg_file|rf[8][3][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~559_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~559 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N27
dffeas \cpu|dp|reg_file|rf[10][3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~559_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][3][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~561 (
// Equation(s):
// \cpu|dp|reg_file|rf~561_combout  = (\cpu|dp|reg_file|rf~61_combout  & ((\cpu|dp|reg_file|rf[8][3][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~61_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][1]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[3][1]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~61_combout ),
	.datad(\cpu|dp|reg_file|rf[8][3][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~561_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~561 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N9
dffeas \cpu|dp|reg_file|rf[11][3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~561_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][3][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~560 (
// Equation(s):
// \cpu|dp|reg_file|rf~560_combout  = (\cpu|dp|reg_file|rf~59_combout  & ((\cpu|dp|reg_file|rf[8][3][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~59_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][1]~q ))

	.dataa(\cpu|dp|reg_file|rf~59_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[3][1]~q ),
	.datad(\cpu|dp|reg_file|rf[8][3][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~560_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~560 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N3
dffeas \cpu|dp|reg_file|rf[9][3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~560_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][3][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux22~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux22~4_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18]) # ((\cpu|dp|reg_file|rf[9][3][1]~q )))) # (!\cpu|dp|seg_if_id|InstrD [20] & (!\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|reg_file|rf[8][3][1]~q )))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[8][3][1]~q ),
	.datad(\cpu|dp|reg_file|rf[9][3][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux22~4 .lut_mask = 16'hBA98;
defparam \cpu|dp|reg_file|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux22~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux22~5_combout  = (\cpu|dp|reg_file|Mux22~4_combout  & (((\cpu|dp|reg_file|rf[11][3][1]~q ) # (!\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|reg_file|Mux22~4_combout  & (\cpu|dp|reg_file|rf[10][3][1]~q  & ((\cpu|dp|seg_if_id|InstrD 
// [18]))))

	.dataa(\cpu|dp|reg_file|rf[10][3][1]~q ),
	.datab(\cpu|dp|reg_file|rf[11][3][1]~q ),
	.datac(\cpu|dp|reg_file|Mux22~4_combout ),
	.datad(\cpu|dp|seg_if_id|InstrD [18]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux22~5 .lut_mask = 16'hCAF0;
defparam \cpu|dp|reg_file|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux22~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux22~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ) # ((\cpu|dp|reg_file|Mux22~5_combout )))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  
// & (\cpu|dp|reg_file|rf[12][3][1]~q )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datac(\cpu|dp|reg_file|rf[12][3][1]~q ),
	.datad(\cpu|dp|reg_file|Mux22~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux22~6 .lut_mask = 16'hBA98;
defparam \cpu|dp|reg_file|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~558 (
// Equation(s):
// \cpu|dp|reg_file|rf~558_combout  = (\cpu|dp|reg_file|rf~54_combout  & ((\cpu|dp|reg_file|rf[8][3][1]~0_combout ))) # (!\cpu|dp|reg_file|rf~54_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][1]~q ))

	.dataa(\cpu|dp|reg_file|rf~54_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[3][1]~q ),
	.datad(\cpu|dp|reg_file|rf[8][3][1]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~558_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~558 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N13
dffeas \cpu|dp|reg_file|rf[13][3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~558_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][3][1] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux22~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux22~7_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|reg_file|Mux22~6_combout  & (\cpu|dp|reg_file|rf[14][3][1]~q )) # (!\cpu|dp|reg_file|Mux22~6_combout  & ((\cpu|dp|reg_file|rf[13][3][1]~q ))))) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((\cpu|dp|reg_file|Mux22~6_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datab(\cpu|dp|reg_file|rf[14][3][1]~q ),
	.datac(\cpu|dp|reg_file|Mux22~6_combout ),
	.datad(\cpu|dp|reg_file|rf[13][3][1]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux22~7 .lut_mask = 16'hDAD0;
defparam \cpu|dp|reg_file|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y46_N17
dffeas \cpu|dp|seg_id_ex|RD1E[3][1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[3][1]~27_combout ),
	.asdata(\cpu|dp|reg_file|Mux22~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[3][1] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N18
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WD1M[3][2]~82 (
// Equation(s):
// \cpu|dp|seg_ex_mem|WD1M[3][2]~82_combout  = (\cpu|dp|seg_id_ex|RD1E[3][1]~q  & (!\cpu|dp|seg_ex_mem|WD1M[3][1]~81 )) # (!\cpu|dp|seg_id_ex|RD1E[3][1]~q  & ((\cpu|dp|seg_ex_mem|WD1M[3][1]~81 ) # (GND)))
// \cpu|dp|seg_ex_mem|WD1M[3][2]~83  = CARRY((!\cpu|dp|seg_ex_mem|WD1M[3][1]~81 ) # (!\cpu|dp|seg_id_ex|RD1E[3][1]~q ))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|WD1M[3][1]~81 ),
	.combout(\cpu|dp|seg_ex_mem|WD1M[3][2]~82_combout ),
	.cout(\cpu|dp|seg_ex_mem|WD1M[3][2]~83 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[3][2]~82 .lut_mask = 16'h5A5F;
defparam \cpu|dp|seg_ex_mem|WD1M[3][2]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y43_N19
dffeas \cpu|dp|seg_ex_mem|WD1M[3][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WD1M[3][2]~82_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WD1M[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[3][2] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WD1M[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y45_N13
dffeas \cpu|dp|seg_mem_wb|WD1W[3][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_ex_mem|WD1M[3][2]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|WD1W[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[3][2] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|WD1W[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~539 (
// Equation(s):
// \cpu|dp|reg_file|rf~539_combout  = (\cpu|dp|reg_file|rf~42_combout  & ((\cpu|dp|reg_file|rf[4][3][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~42_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][2]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[3][2]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~42_combout ),
	.datad(\cpu|dp|reg_file|rf[4][3][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~539_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~539 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N5
dffeas \cpu|dp|reg_file|rf[1][3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~539_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][3][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux21~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux21~0_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[1][3][2]~q ) # ((\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|seg_if_id|InstrD [20] & (((!\cpu|dp|seg_if_id|InstrD [18] & \cpu|dp|reg_file|rf[0][3][2]~q ))))

	.dataa(\cpu|dp|reg_file|rf[1][3][2]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|seg_if_id|InstrD [18]),
	.datad(\cpu|dp|reg_file|rf[0][3][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux21~0 .lut_mask = 16'hCBC8;
defparam \cpu|dp|reg_file|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~540 (
// Equation(s):
// \cpu|dp|reg_file|rf~540_combout  = (\cpu|dp|reg_file|rf~44_combout  & ((\cpu|dp|reg_file|rf[4][3][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~44_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][2]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~44_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[3][2]~q ),
	.datad(\cpu|dp|reg_file|rf[4][3][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~540_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~540 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N17
dffeas \cpu|dp|reg_file|rf[3][3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~540_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][3][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux21~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux21~1_combout  = (\cpu|dp|reg_file|Mux21~0_combout  & (((\cpu|dp|reg_file|rf[3][3][2]~q ) # (!\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|reg_file|Mux21~0_combout  & (\cpu|dp|reg_file|rf[2][3][2]~q  & (\cpu|dp|seg_if_id|InstrD [18])))

	.dataa(\cpu|dp|reg_file|Mux21~0_combout ),
	.datab(\cpu|dp|reg_file|rf[2][3][2]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [18]),
	.datad(\cpu|dp|reg_file|rf[3][3][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux21~1 .lut_mask = 16'hEA4A;
defparam \cpu|dp|reg_file|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~543 (
// Equation(s):
// \cpu|dp|reg_file|rf~543_combout  = (\cpu|dp|reg_file|rf~50_combout  & ((\cpu|dp|reg_file|rf[4][3][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~50_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][2]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[3][2]~q ),
	.datab(\cpu|dp|reg_file|rf[4][3][2]~0_combout ),
	.datac(\cpu|dp|reg_file|rf~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~543_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~543 .lut_mask = 16'hCACA;
defparam \cpu|dp|reg_file|rf~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N7
dffeas \cpu|dp|reg_file|rf[7][3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~543_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][3][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~541 (
// Equation(s):
// \cpu|dp|reg_file|rf~541_combout  = (\cpu|dp|reg_file|rf~47_combout  & ((\cpu|dp|reg_file|rf[4][3][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~47_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][2]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[3][2]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~47_combout ),
	.datad(\cpu|dp|reg_file|rf[4][3][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~541_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~541 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N11
dffeas \cpu|dp|reg_file|rf[5][3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~541_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][3][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux21~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux21~2_combout  = (\cpu|dp|seg_if_id|InstrD [20] & (((\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|reg_file|rf[6][3][2]~q )) # (!\cpu|dp|seg_if_id|InstrD [18] & 
// ((\cpu|dp|reg_file|rf[4][3][2]~q )))))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|reg_file|rf[6][3][2]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [18]),
	.datad(\cpu|dp|reg_file|rf[4][3][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux21~2 .lut_mask = 16'hE5E0;
defparam \cpu|dp|reg_file|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux21~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux21~3_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|Mux21~2_combout  & (\cpu|dp|reg_file|rf[7][3][2]~q )) # (!\cpu|dp|reg_file|Mux21~2_combout  & ((\cpu|dp|reg_file|rf[5][3][2]~q ))))) # (!\cpu|dp|seg_if_id|InstrD [20] 
// & (((\cpu|dp|reg_file|Mux21~2_combout ))))

	.dataa(\cpu|dp|reg_file|rf[7][3][2]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[5][3][2]~q ),
	.datad(\cpu|dp|reg_file|Mux21~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux21~3 .lut_mask = 16'hBBC0;
defparam \cpu|dp|reg_file|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N18
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[3][2]~25 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[3][2]~25_combout  = (\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux21~3_combout ))) # (!\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux21~1_combout ))

	.dataa(\cpu|dp|seg_if_id|InstrD [19]),
	.datab(\cpu|dp|reg_file|Mux21~1_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Mux21~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[3][2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[3][2]~25 .lut_mask = 16'hEE44;
defparam \cpu|dp|seg_id_ex|RD1E[3][2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~547 (
// Equation(s):
// \cpu|dp|reg_file|rf~547_combout  = (\cpu|dp|reg_file|rf~61_combout  & ((\cpu|dp|reg_file|rf[4][3][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~61_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][2]~q ))

	.dataa(\cpu|dp|reg_file|rf~61_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[3][2]~q ),
	.datad(\cpu|dp|reg_file|rf[4][3][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~547_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~547 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N21
dffeas \cpu|dp|reg_file|rf[11][3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~547_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][3][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~545 (
// Equation(s):
// \cpu|dp|reg_file|rf~545_combout  = (\cpu|dp|reg_file|rf~59_combout  & ((\cpu|dp|reg_file|rf[4][3][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~59_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][2]~q ))

	.dataa(\cpu|dp|reg_file|rf~59_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[3][2]~q ),
	.datac(\cpu|dp|reg_file|rf[4][3][2]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~545_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~545 .lut_mask = 16'hE4E4;
defparam \cpu|dp|reg_file|rf~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N17
dffeas \cpu|dp|reg_file|rf[9][3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~545_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][3][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux21~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux21~4_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (((\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|reg_file|rf[9][3][2]~q )) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// ((\cpu|dp|reg_file|rf[8][3][2]~q )))))

	.dataa(\cpu|dp|reg_file|rf[9][3][2]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[8][3][2]~q ),
	.datad(\cpu|dp|seg_if_id|InstrD [20]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux21~4 .lut_mask = 16'hEE30;
defparam \cpu|dp|reg_file|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~544 (
// Equation(s):
// \cpu|dp|reg_file|rf~544_combout  = (\cpu|dp|reg_file|rf~56_combout  & ((\cpu|dp|reg_file|rf[4][3][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~56_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][2]~q ))

	.dataa(\cpu|dp|reg_file|rf~56_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[3][2]~q ),
	.datad(\cpu|dp|reg_file|rf[4][3][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~544_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~544 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N23
dffeas \cpu|dp|reg_file|rf[10][3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~544_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][3][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux21~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux21~5_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux21~4_combout  & (\cpu|dp|reg_file|rf[11][3][2]~q )) # (!\cpu|dp|reg_file|Mux21~4_combout  & ((\cpu|dp|reg_file|rf[10][3][2]~q ))))) # (!\cpu|dp|seg_if_id|InstrD 
// [18] & (((\cpu|dp|reg_file|Mux21~4_combout ))))

	.dataa(\cpu|dp|reg_file|rf[11][3][2]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|Mux21~4_combout ),
	.datad(\cpu|dp|reg_file|rf[10][3][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux21~5 .lut_mask = 16'hBCB0;
defparam \cpu|dp|reg_file|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~550 (
// Equation(s):
// \cpu|dp|reg_file|rf~550_combout  = (\cpu|dp|reg_file|rf~63_combout  & ((\cpu|dp|reg_file|rf[4][3][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~63_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][2]~q ))

	.dataa(\cpu|dp|reg_file|rf~63_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[3][2]~q ),
	.datad(\cpu|dp|reg_file|rf[4][3][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~550_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~550 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N31
dffeas \cpu|dp|reg_file|rf[14][3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~550_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][3][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~548 (
// Equation(s):
// \cpu|dp|reg_file|rf~548_combout  = (\cpu|dp|reg_file|rf~54_combout  & ((\cpu|dp|reg_file|rf[4][3][2]~0_combout ))) # (!\cpu|dp|reg_file|rf~54_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][2]~q ))

	.dataa(\cpu|dp|reg_file|rf~54_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[3][2]~q ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[4][3][2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~548_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~548 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N3
dffeas \cpu|dp|reg_file|rf[13][3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~548_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][3][2] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux21~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux21~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|reg_file|rf[13][3][2]~q ) # ((\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout )))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout 
//  & \cpu|dp|reg_file|rf[12][3][2]~q ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datab(\cpu|dp|reg_file|rf[13][3][2]~q ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datad(\cpu|dp|reg_file|rf[12][3][2]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux21~6 .lut_mask = 16'hADA8;
defparam \cpu|dp|reg_file|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux21~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux21~7_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|reg_file|Mux21~6_combout  & ((\cpu|dp|reg_file|rf[14][3][2]~q ))) # (!\cpu|dp|reg_file|Mux21~6_combout  & (\cpu|dp|reg_file|Mux21~5_combout )))) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (((\cpu|dp|reg_file|Mux21~6_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datab(\cpu|dp|reg_file|Mux21~5_combout ),
	.datac(\cpu|dp|reg_file|rf[14][3][2]~q ),
	.datad(\cpu|dp|reg_file|Mux21~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux21~7 .lut_mask = 16'hF588;
defparam \cpu|dp|reg_file|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N19
dffeas \cpu|dp|seg_id_ex|RD1E[3][2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[3][2]~25_combout ),
	.asdata(\cpu|dp|reg_file|Mux21~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[3][2] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N20
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WD1M[3][3]~84 (
// Equation(s):
// \cpu|dp|seg_ex_mem|WD1M[3][3]~84_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~q  & (\cpu|dp|seg_ex_mem|WD1M[3][2]~83  $ (GND))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~q  & (!\cpu|dp|seg_ex_mem|WD1M[3][2]~83  & VCC))
// \cpu|dp|seg_ex_mem|WD1M[3][3]~85  = CARRY((\cpu|dp|seg_id_ex|RD1E[3][2]~q  & !\cpu|dp|seg_ex_mem|WD1M[3][2]~83 ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|WD1M[3][2]~83 ),
	.combout(\cpu|dp|seg_ex_mem|WD1M[3][3]~84_combout ),
	.cout(\cpu|dp|seg_ex_mem|WD1M[3][3]~85 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[3][3]~84 .lut_mask = 16'hC30C;
defparam \cpu|dp|seg_ex_mem|WD1M[3][3]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y43_N21
dffeas \cpu|dp|seg_ex_mem|WD1M[3][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WD1M[3][3]~84_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WD1M[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[3][3] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WD1M[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N4
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|WD1W[3][3]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|WD1W[3][3]~feeder_combout  = \cpu|dp|seg_ex_mem|WD1M[3][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|seg_ex_mem|WD1M[3][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|WD1W[3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[3][3]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|dp|seg_mem_wb|WD1W[3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N5
dffeas \cpu|dp|seg_mem_wb|WD1W[3][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|WD1W[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|WD1W[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[3][3] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|WD1W[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~527 (
// Equation(s):
// \cpu|dp|reg_file|rf~527_combout  = (\cpu|dp|reg_file|rf~44_combout  & ((\cpu|dp|reg_file|rf[8][3][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~44_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][3]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~44_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[3][3]~q ),
	.datad(\cpu|dp|reg_file|rf[8][3][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~527_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~527 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N19
dffeas \cpu|dp|reg_file|rf[3][3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~527_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][3][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~526 (
// Equation(s):
// \cpu|dp|reg_file|rf~526_combout  = (\cpu|dp|reg_file|rf~42_combout  & ((\cpu|dp|reg_file|rf[8][3][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~42_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][3]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[3][3]~q ),
	.datab(\cpu|dp|reg_file|rf~42_combout ),
	.datac(\cpu|dp|reg_file|rf[8][3][3]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~526_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~526 .lut_mask = 16'hE2E2;
defparam \cpu|dp|reg_file|rf~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N15
dffeas \cpu|dp|reg_file|rf[1][3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~526_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][3][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux20~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux20~0_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[1][3][3]~q ) # ((\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|seg_if_id|InstrD [20] & (((!\cpu|dp|seg_if_id|InstrD [18] & \cpu|dp|reg_file|rf[0][3][3]~q ))))

	.dataa(\cpu|dp|reg_file|rf[1][3][3]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|seg_if_id|InstrD [18]),
	.datad(\cpu|dp|reg_file|rf[0][3][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux20~0 .lut_mask = 16'hCBC8;
defparam \cpu|dp|reg_file|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux20~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux20~1_combout  = (\cpu|dp|reg_file|Mux20~0_combout  & ((\cpu|dp|reg_file|rf[3][3][3]~q ) # ((!\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|reg_file|Mux20~0_combout  & (((\cpu|dp|seg_if_id|InstrD [18] & \cpu|dp|reg_file|rf[2][3][3]~q 
// ))))

	.dataa(\cpu|dp|reg_file|rf[3][3][3]~q ),
	.datab(\cpu|dp|reg_file|Mux20~0_combout ),
	.datac(\cpu|dp|seg_if_id|InstrD [18]),
	.datad(\cpu|dp|reg_file|rf[2][3][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux20~1 .lut_mask = 16'hBC8C;
defparam \cpu|dp|reg_file|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~528 (
// Equation(s):
// \cpu|dp|reg_file|rf~528_combout  = (\cpu|dp|reg_file|rf~47_combout  & ((\cpu|dp|reg_file|rf[8][3][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~47_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][3]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[3][3]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~47_combout ),
	.datad(\cpu|dp|reg_file|rf[8][3][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~528_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~528 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N1
dffeas \cpu|dp|reg_file|rf[5][3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~528_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][3][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~531 (
// Equation(s):
// \cpu|dp|reg_file|rf~531_combout  = (\cpu|dp|reg_file|rf~50_combout  & ((\cpu|dp|reg_file|rf[8][3][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~50_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][3]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[3][3]~q ),
	.datac(\cpu|dp|reg_file|rf~50_combout ),
	.datad(\cpu|dp|reg_file|rf[8][3][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~531_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~531 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N15
dffeas \cpu|dp|reg_file|rf[7][3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~531_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][3][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux20~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux20~2_combout  = (\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|seg_if_id|InstrD [18])) # (!\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|rf[6][3][3]~q ))) # (!\cpu|dp|seg_if_id|InstrD [18] & 
// (\cpu|dp|reg_file|rf[4][3][3]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[4][3][3]~q ),
	.datad(\cpu|dp|reg_file|rf[6][3][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux20~2 .lut_mask = 16'hDC98;
defparam \cpu|dp|reg_file|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux20~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux20~3_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|Mux20~2_combout  & ((\cpu|dp|reg_file|rf[7][3][3]~q ))) # (!\cpu|dp|reg_file|Mux20~2_combout  & (\cpu|dp|reg_file|rf[5][3][3]~q )))) # (!\cpu|dp|seg_if_id|InstrD [20] 
// & (((\cpu|dp|reg_file|Mux20~2_combout ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|reg_file|rf[5][3][3]~q ),
	.datac(\cpu|dp|reg_file|rf[7][3][3]~q ),
	.datad(\cpu|dp|reg_file|Mux20~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux20~3 .lut_mask = 16'hF588;
defparam \cpu|dp|reg_file|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y44_N12
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[3][3]~26 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[3][3]~26_combout  = (\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux20~3_combout ))) # (!\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux20~1_combout ))

	.dataa(\cpu|dp|reg_file|Mux20~1_combout ),
	.datab(\cpu|dp|reg_file|Mux20~3_combout ),
	.datac(gnd),
	.datad(\cpu|dp|seg_if_id|InstrD [19]),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[3][3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[3][3]~26 .lut_mask = 16'hCCAA;
defparam \cpu|dp|seg_id_ex|RD1E[3][3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~532 (
// Equation(s):
// \cpu|dp|reg_file|rf~532_combout  = (\cpu|dp|reg_file|rf~54_combout  & ((\cpu|dp|reg_file|rf[8][3][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~54_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][3]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[3][3]~q ),
	.datac(\cpu|dp|reg_file|rf~54_combout ),
	.datad(\cpu|dp|reg_file|rf[8][3][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~532_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~532 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N3
dffeas \cpu|dp|reg_file|rf[13][3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~532_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][3][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~537 (
// Equation(s):
// \cpu|dp|reg_file|rf~537_combout  = (\cpu|dp|reg_file|rf~63_combout  & ((\cpu|dp|reg_file|rf[8][3][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~63_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][3]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[3][3]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~63_combout ),
	.datad(\cpu|dp|reg_file|rf[8][3][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~537_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~537 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N25
dffeas \cpu|dp|reg_file|rf[14][3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~537_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][3][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~535 (
// Equation(s):
// \cpu|dp|reg_file|rf~535_combout  = (\cpu|dp|reg_file|rf~61_combout  & ((\cpu|dp|reg_file|rf[8][3][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~61_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][3]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~61_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[3][3]~q ),
	.datad(\cpu|dp|reg_file|rf[8][3][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~535_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~535 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N27
dffeas \cpu|dp|reg_file|rf[11][3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~535_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][3][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~534 (
// Equation(s):
// \cpu|dp|reg_file|rf~534_combout  = (\cpu|dp|reg_file|rf~59_combout  & ((\cpu|dp|reg_file|rf[8][3][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~59_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][3]~q ))

	.dataa(\cpu|dp|reg_file|rf~59_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[3][3]~q ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][3][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~534_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~534 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N29
dffeas \cpu|dp|reg_file|rf[9][3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~534_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][3][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux20~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux20~4_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[9][3][3]~q ) # ((\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|seg_if_id|InstrD [20] & (((!\cpu|dp|seg_if_id|InstrD [18] & \cpu|dp|reg_file|rf[8][3][3]~q ))))

	.dataa(\cpu|dp|reg_file|rf[9][3][3]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|seg_if_id|InstrD [18]),
	.datad(\cpu|dp|reg_file|rf[8][3][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux20~4 .lut_mask = 16'hCBC8;
defparam \cpu|dp|reg_file|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~533 (
// Equation(s):
// \cpu|dp|reg_file|rf~533_combout  = (\cpu|dp|reg_file|rf~56_combout  & ((\cpu|dp|reg_file|rf[8][3][3]~0_combout ))) # (!\cpu|dp|reg_file|rf~56_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][3]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~56_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[3][3]~q ),
	.datad(\cpu|dp|reg_file|rf[8][3][3]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~533_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~533 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N11
dffeas \cpu|dp|reg_file|rf[10][3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~533_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][3][3] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux20~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux20~5_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux20~4_combout  & (\cpu|dp|reg_file|rf[11][3][3]~q )) # (!\cpu|dp|reg_file|Mux20~4_combout  & ((\cpu|dp|reg_file|rf[10][3][3]~q ))))) # (!\cpu|dp|seg_if_id|InstrD 
// [18] & (((\cpu|dp|reg_file|Mux20~4_combout ))))

	.dataa(\cpu|dp|reg_file|rf[11][3][3]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|Mux20~4_combout ),
	.datad(\cpu|dp|reg_file|rf[10][3][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux20~5 .lut_mask = 16'hBCB0;
defparam \cpu|dp|reg_file|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux20~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux20~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ) # ((\cpu|dp|reg_file|Mux20~5_combout )))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  
// & ((\cpu|dp|reg_file|rf[12][3][3]~q ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datac(\cpu|dp|reg_file|Mux20~5_combout ),
	.datad(\cpu|dp|reg_file|rf[12][3][3]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux20~6 .lut_mask = 16'hB9A8;
defparam \cpu|dp|reg_file|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux20~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux20~7_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|reg_file|Mux20~6_combout  & ((\cpu|dp|reg_file|rf[14][3][3]~q ))) # (!\cpu|dp|reg_file|Mux20~6_combout  & (\cpu|dp|reg_file|rf[13][3][3]~q )))) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((\cpu|dp|reg_file|Mux20~6_combout ))))

	.dataa(\cpu|dp|reg_file|rf[13][3][3]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datac(\cpu|dp|reg_file|rf[14][3][3]~q ),
	.datad(\cpu|dp|reg_file|Mux20~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux20~7 .lut_mask = 16'hF388;
defparam \cpu|dp|reg_file|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y44_N13
dffeas \cpu|dp|seg_id_ex|RD1E[3][3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[3][3]~26_combout ),
	.asdata(\cpu|dp|reg_file|Mux20~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[3][3] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N22
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WD1M[3][4]~86 (
// Equation(s):
// \cpu|dp|seg_ex_mem|WD1M[3][4]~86_combout  = (\cpu|dp|seg_id_ex|RD1E[3][3]~q  & (!\cpu|dp|seg_ex_mem|WD1M[3][3]~85 )) # (!\cpu|dp|seg_id_ex|RD1E[3][3]~q  & ((\cpu|dp|seg_ex_mem|WD1M[3][3]~85 ) # (GND)))
// \cpu|dp|seg_ex_mem|WD1M[3][4]~87  = CARRY((!\cpu|dp|seg_ex_mem|WD1M[3][3]~85 ) # (!\cpu|dp|seg_id_ex|RD1E[3][3]~q ))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|WD1M[3][3]~85 ),
	.combout(\cpu|dp|seg_ex_mem|WD1M[3][4]~86_combout ),
	.cout(\cpu|dp|seg_ex_mem|WD1M[3][4]~87 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[3][4]~86 .lut_mask = 16'h5A5F;
defparam \cpu|dp|seg_ex_mem|WD1M[3][4]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y43_N23
dffeas \cpu|dp|seg_ex_mem|WD1M[3][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WD1M[3][4]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WD1M[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[3][4] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WD1M[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N2
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|WD1W[3][4]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|WD1W[3][4]~feeder_combout  = \cpu|dp|seg_ex_mem|WD1M[3][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|WD1M[3][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|WD1W[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[3][4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|WD1W[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N3
dffeas \cpu|dp|seg_mem_wb|WD1W[3][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|WD1W[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|WD1W[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[3][4] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|WD1W[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~514 (
// Equation(s):
// \cpu|dp|reg_file|rf~514_combout  = (\cpu|dp|reg_file|rf~44_combout  & ((\cpu|dp|reg_file|rf[4][3][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~44_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][4]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[3][4]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~44_combout ),
	.datad(\cpu|dp|reg_file|rf[4][3][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~514_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~514 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N5
dffeas \cpu|dp|reg_file|rf[3][3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~514_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][3][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~513 (
// Equation(s):
// \cpu|dp|reg_file|rf~513_combout  = (\cpu|dp|reg_file|rf~42_combout  & ((\cpu|dp|reg_file|rf[4][3][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~42_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][4]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[3][4]~q ),
	.datac(\cpu|dp|reg_file|rf~42_combout ),
	.datad(\cpu|dp|reg_file|rf[4][3][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~513_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~513 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N23
dffeas \cpu|dp|reg_file|rf[1][3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~513_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][3][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y43_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux19~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux19~0_combout  = (\cpu|dp|seg_if_id|InstrD [20] & (((\cpu|dp|reg_file|rf[1][3][4]~q ) # (\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|reg_file|rf[0][3][4]~q  & ((!\cpu|dp|seg_if_id|InstrD [18]))))

	.dataa(\cpu|dp|reg_file|rf[0][3][4]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[1][3][4]~q ),
	.datad(\cpu|dp|seg_if_id|InstrD [18]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux19~0 .lut_mask = 16'hCCE2;
defparam \cpu|dp|reg_file|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y43_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux19~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux19~1_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux19~0_combout  & (\cpu|dp|reg_file|rf[3][3][4]~q )) # (!\cpu|dp|reg_file|Mux19~0_combout  & ((\cpu|dp|reg_file|rf[2][3][4]~q ))))) # (!\cpu|dp|seg_if_id|InstrD [18] 
// & (((\cpu|dp|reg_file|Mux19~0_combout ))))

	.dataa(\cpu|dp|reg_file|rf[3][3][4]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|Mux19~0_combout ),
	.datad(\cpu|dp|reg_file|rf[2][3][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux19~1 .lut_mask = 16'hBCB0;
defparam \cpu|dp|reg_file|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~515 (
// Equation(s):
// \cpu|dp|reg_file|rf~515_combout  = (\cpu|dp|reg_file|rf~47_combout  & ((\cpu|dp|reg_file|rf[4][3][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~47_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][4]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[3][4]~q ),
	.datab(\cpu|dp|reg_file|rf~47_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[4][3][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~515_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~515 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N19
dffeas \cpu|dp|reg_file|rf[5][3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~515_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][3][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~517 (
// Equation(s):
// \cpu|dp|reg_file|rf~517_combout  = (\cpu|dp|reg_file|rf~50_combout  & ((\cpu|dp|reg_file|rf[4][3][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~50_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][4]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[3][4]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~50_combout ),
	.datad(\cpu|dp|reg_file|rf[4][3][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~517_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~517 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N7
dffeas \cpu|dp|reg_file|rf[7][3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~517_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][3][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y43_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux19~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux19~2_combout  = (\cpu|dp|seg_if_id|InstrD [20] & (((\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|rf[6][3][4]~q ))) # (!\cpu|dp|seg_if_id|InstrD [18] & 
// (\cpu|dp|reg_file|rf[4][3][4]~q ))))

	.dataa(\cpu|dp|reg_file|rf[4][3][4]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[6][3][4]~q ),
	.datad(\cpu|dp|seg_if_id|InstrD [18]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux19~2 .lut_mask = 16'hFC22;
defparam \cpu|dp|reg_file|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux19~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux19~3_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|Mux19~2_combout  & ((\cpu|dp|reg_file|rf[7][3][4]~q ))) # (!\cpu|dp|reg_file|Mux19~2_combout  & (\cpu|dp|reg_file|rf[5][3][4]~q )))) # (!\cpu|dp|seg_if_id|InstrD [20] 
// & (((\cpu|dp|reg_file|Mux19~2_combout ))))

	.dataa(\cpu|dp|reg_file|rf[5][3][4]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[7][3][4]~q ),
	.datad(\cpu|dp|reg_file|Mux19~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux19~3 .lut_mask = 16'hF388;
defparam \cpu|dp|reg_file|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N22
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[3][4]~28 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[3][4]~28_combout  = (\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux19~3_combout ))) # (!\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux19~1_combout ))

	.dataa(\cpu|dp|reg_file|Mux19~1_combout ),
	.datab(\cpu|dp|seg_if_id|InstrD [19]),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Mux19~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[3][4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[3][4]~28 .lut_mask = 16'hEE22;
defparam \cpu|dp|seg_id_ex|RD1E[3][4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~522 (
// Equation(s):
// \cpu|dp|reg_file|rf~522_combout  = (\cpu|dp|reg_file|rf~54_combout  & ((\cpu|dp|reg_file|rf[4][3][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~54_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][4]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[3][4]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~54_combout ),
	.datad(\cpu|dp|reg_file|rf[4][3][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~522_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~522 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N25
dffeas \cpu|dp|reg_file|rf[13][3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~522_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][3][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux19~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux19~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (((\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout )))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|reg_file|rf[13][3][4]~q 
// ))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (\cpu|dp|reg_file|rf[12][3][4]~q ))))

	.dataa(\cpu|dp|reg_file|rf[12][3][4]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datad(\cpu|dp|reg_file|rf[13][3][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux19~6 .lut_mask = 16'hF2C2;
defparam \cpu|dp|reg_file|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~518 (
// Equation(s):
// \cpu|dp|reg_file|rf~518_combout  = (\cpu|dp|reg_file|rf~56_combout  & ((\cpu|dp|reg_file|rf[4][3][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~56_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][4]~q ))

	.dataa(\cpu|dp|reg_file|rf~56_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[3][4]~q ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[4][3][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~518_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~518 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N11
dffeas \cpu|dp|reg_file|rf[10][3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~518_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][3][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~521 (
// Equation(s):
// \cpu|dp|reg_file|rf~521_combout  = (\cpu|dp|reg_file|rf~61_combout  & ((\cpu|dp|reg_file|rf[4][3][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~61_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][4]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[3][4]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~61_combout ),
	.datad(\cpu|dp|reg_file|rf[4][3][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~521_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~521 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N11
dffeas \cpu|dp|reg_file|rf[11][3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~521_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][3][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~519 (
// Equation(s):
// \cpu|dp|reg_file|rf~519_combout  = (\cpu|dp|reg_file|rf~59_combout  & ((\cpu|dp|reg_file|rf[4][3][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~59_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][4]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~59_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[3][4]~q ),
	.datad(\cpu|dp|reg_file|rf[4][3][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~519_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~519 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N27
dffeas \cpu|dp|reg_file|rf[9][3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~519_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][3][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux19~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux19~4_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (((\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[9][3][4]~q ))) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// (\cpu|dp|reg_file|rf[8][3][4]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|reg_file|rf[8][3][4]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|reg_file|rf[9][3][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux19~4 .lut_mask = 16'hF4A4;
defparam \cpu|dp|reg_file|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux19~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux19~5_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux19~4_combout  & ((\cpu|dp|reg_file|rf[11][3][4]~q ))) # (!\cpu|dp|reg_file|Mux19~4_combout  & (\cpu|dp|reg_file|rf[10][3][4]~q )))) # (!\cpu|dp|seg_if_id|InstrD 
// [18] & (((\cpu|dp|reg_file|Mux19~4_combout ))))

	.dataa(\cpu|dp|reg_file|rf[10][3][4]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[11][3][4]~q ),
	.datad(\cpu|dp|reg_file|Mux19~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux19~5 .lut_mask = 16'hF388;
defparam \cpu|dp|reg_file|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~524 (
// Equation(s):
// \cpu|dp|reg_file|rf~524_combout  = (\cpu|dp|reg_file|rf~63_combout  & ((\cpu|dp|reg_file|rf[4][3][4]~0_combout ))) # (!\cpu|dp|reg_file|rf~63_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][4]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[3][4]~q ),
	.datac(\cpu|dp|reg_file|rf~63_combout ),
	.datad(\cpu|dp|reg_file|rf[4][3][4]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~524_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~524 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N25
dffeas \cpu|dp|reg_file|rf[14][3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~524_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][3][4] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux19~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux19~7_combout  = (\cpu|dp|reg_file|Mux19~6_combout  & (((\cpu|dp|reg_file|rf[14][3][4]~q )) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ))) # (!\cpu|dp|reg_file|Mux19~6_combout  & (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & 
// (\cpu|dp|reg_file|Mux19~5_combout )))

	.dataa(\cpu|dp|reg_file|Mux19~6_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datac(\cpu|dp|reg_file|Mux19~5_combout ),
	.datad(\cpu|dp|reg_file|rf[14][3][4]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux19~7 .lut_mask = 16'hEA62;
defparam \cpu|dp|reg_file|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N23
dffeas \cpu|dp|seg_id_ex|RD1E[3][4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[3][4]~28_combout ),
	.asdata(\cpu|dp|reg_file|Mux19~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[3][4] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N24
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WD1M[3][5]~88 (
// Equation(s):
// \cpu|dp|seg_ex_mem|WD1M[3][5]~88_combout  = (\cpu|dp|seg_id_ex|RD1E[3][4]~q  & (\cpu|dp|seg_ex_mem|WD1M[3][4]~87  $ (GND))) # (!\cpu|dp|seg_id_ex|RD1E[3][4]~q  & (!\cpu|dp|seg_ex_mem|WD1M[3][4]~87  & VCC))
// \cpu|dp|seg_ex_mem|WD1M[3][5]~89  = CARRY((\cpu|dp|seg_id_ex|RD1E[3][4]~q  & !\cpu|dp|seg_ex_mem|WD1M[3][4]~87 ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|WD1M[3][4]~87 ),
	.combout(\cpu|dp|seg_ex_mem|WD1M[3][5]~88_combout ),
	.cout(\cpu|dp|seg_ex_mem|WD1M[3][5]~89 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[3][5]~88 .lut_mask = 16'hC30C;
defparam \cpu|dp|seg_ex_mem|WD1M[3][5]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y43_N25
dffeas \cpu|dp|seg_ex_mem|WD1M[3][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WD1M[3][5]~88_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WD1M[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[3][5] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WD1M[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y45_N23
dffeas \cpu|dp|seg_mem_wb|WD1W[3][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_ex_mem|WD1M[3][5]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|WD1W[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[3][5] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|WD1W[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~502 (
// Equation(s):
// \cpu|dp|reg_file|rf~502_combout  = (\cpu|dp|reg_file|rf~47_combout  & ((\cpu|dp|reg_file|rf[8][3][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~47_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][5]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~47_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[3][5]~q ),
	.datad(\cpu|dp|reg_file|rf[8][3][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~502_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~502 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N19
dffeas \cpu|dp|reg_file|rf[5][3][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~502_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][3][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~505 (
// Equation(s):
// \cpu|dp|reg_file|rf~505_combout  = (\cpu|dp|reg_file|rf~50_combout  & ((\cpu|dp|reg_file|rf[8][3][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~50_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][5]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[3][5]~q ),
	.datac(\cpu|dp|reg_file|rf[8][3][5]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~50_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~505_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~505 .lut_mask = 16'hF0CC;
defparam \cpu|dp|reg_file|rf~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N19
dffeas \cpu|dp|reg_file|rf[7][3][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~505_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][3][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux18~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux18~2_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|rf[6][3][5]~q ) # ((\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|seg_if_id|InstrD [18] & (((\cpu|dp|reg_file|rf[4][3][5]~q  & !\cpu|dp|seg_if_id|InstrD [20]))))

	.dataa(\cpu|dp|reg_file|rf[6][3][5]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[4][3][5]~q ),
	.datad(\cpu|dp|seg_if_id|InstrD [20]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux18~2 .lut_mask = 16'hCCB8;
defparam \cpu|dp|reg_file|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux18~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux18~3_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|Mux18~2_combout  & ((\cpu|dp|reg_file|rf[7][3][5]~q ))) # (!\cpu|dp|reg_file|Mux18~2_combout  & (\cpu|dp|reg_file|rf[5][3][5]~q )))) # (!\cpu|dp|seg_if_id|InstrD [20] 
// & (((\cpu|dp|reg_file|Mux18~2_combout ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|reg_file|rf[5][3][5]~q ),
	.datac(\cpu|dp|reg_file|rf[7][3][5]~q ),
	.datad(\cpu|dp|reg_file|Mux18~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux18~3 .lut_mask = 16'hF588;
defparam \cpu|dp|reg_file|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~501 (
// Equation(s):
// \cpu|dp|reg_file|rf~501_combout  = (\cpu|dp|reg_file|rf~44_combout  & ((\cpu|dp|reg_file|rf[8][3][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~44_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][5]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[3][5]~q ),
	.datab(\cpu|dp|reg_file|rf~44_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][3][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~501_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~501 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N9
dffeas \cpu|dp|reg_file|rf[3][3][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~501_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][3][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~500 (
// Equation(s):
// \cpu|dp|reg_file|rf~500_combout  = (\cpu|dp|reg_file|rf~42_combout  & ((\cpu|dp|reg_file|rf[8][3][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~42_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][5]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[3][5]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~42_combout ),
	.datad(\cpu|dp|reg_file|rf[8][3][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~500_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~500 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N29
dffeas \cpu|dp|reg_file|rf[1][3][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~500_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][3][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux18~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux18~0_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (((\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[1][3][5]~q ))) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// (\cpu|dp|reg_file|rf[0][3][5]~q ))))

	.dataa(\cpu|dp|reg_file|rf[0][3][5]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|reg_file|rf[1][3][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux18~0 .lut_mask = 16'hF2C2;
defparam \cpu|dp|reg_file|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux18~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux18~1_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux18~0_combout  & (\cpu|dp|reg_file|rf[3][3][5]~q )) # (!\cpu|dp|reg_file|Mux18~0_combout  & ((\cpu|dp|reg_file|rf[2][3][5]~q ))))) # (!\cpu|dp|seg_if_id|InstrD [18] 
// & (((\cpu|dp|reg_file|Mux18~0_combout ))))

	.dataa(\cpu|dp|reg_file|rf[3][3][5]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|Mux18~0_combout ),
	.datad(\cpu|dp|reg_file|rf[2][3][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux18~1 .lut_mask = 16'hBCB0;
defparam \cpu|dp|reg_file|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N16
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[3][5]~29 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[3][5]~29_combout  = (\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux18~3_combout )) # (!\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux18~1_combout )))

	.dataa(\cpu|dp|reg_file|Mux18~3_combout ),
	.datab(\cpu|dp|seg_if_id|InstrD [19]),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Mux18~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[3][5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[3][5]~29 .lut_mask = 16'hBB88;
defparam \cpu|dp|seg_id_ex|RD1E[3][5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~511 (
// Equation(s):
// \cpu|dp|reg_file|rf~511_combout  = (\cpu|dp|reg_file|rf~63_combout  & ((\cpu|dp|reg_file|rf[8][3][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~63_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][5]~q ))

	.dataa(\cpu|dp|reg_file|rf~63_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[3][5]~q ),
	.datad(\cpu|dp|reg_file|rf[8][3][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~511_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~511 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N1
dffeas \cpu|dp|reg_file|rf[14][3][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~511_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][3][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~506 (
// Equation(s):
// \cpu|dp|reg_file|rf~506_combout  = (\cpu|dp|reg_file|rf~54_combout  & ((\cpu|dp|reg_file|rf[8][3][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~54_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][5]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[3][5]~q ),
	.datac(\cpu|dp|reg_file|rf~54_combout ),
	.datad(\cpu|dp|reg_file|rf[8][3][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~506_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~506 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N17
dffeas \cpu|dp|reg_file|rf[13][3][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~506_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][3][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~507 (
// Equation(s):
// \cpu|dp|reg_file|rf~507_combout  = (\cpu|dp|reg_file|rf~56_combout  & ((\cpu|dp|reg_file|rf[8][3][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~56_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][5]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[3][5]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~56_combout ),
	.datad(\cpu|dp|reg_file|rf[8][3][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~507_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~507 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y45_N5
dffeas \cpu|dp|reg_file|rf[10][3][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~507_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][3][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~509 (
// Equation(s):
// \cpu|dp|reg_file|rf~509_combout  = (\cpu|dp|reg_file|rf~61_combout  & ((\cpu|dp|reg_file|rf[8][3][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~61_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][5]~q ))

	.dataa(\cpu|dp|reg_file|rf~61_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[3][5]~q ),
	.datad(\cpu|dp|reg_file|rf[8][3][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~509_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~509 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N5
dffeas \cpu|dp|reg_file|rf[11][3][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~509_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][3][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~508 (
// Equation(s):
// \cpu|dp|reg_file|rf~508_combout  = (\cpu|dp|reg_file|rf~59_combout  & ((\cpu|dp|reg_file|rf[8][3][5]~0_combout ))) # (!\cpu|dp|reg_file|rf~59_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][5]~q ))

	.dataa(\cpu|dp|reg_file|rf~59_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[3][5]~q ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][3][5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~508_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~508 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N1
dffeas \cpu|dp|reg_file|rf[9][3][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~508_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][3][5] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux18~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux18~4_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18]) # ((\cpu|dp|reg_file|rf[9][3][5]~q )))) # (!\cpu|dp|seg_if_id|InstrD [20] & (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|rf[8][3][5]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[9][3][5]~q ),
	.datad(\cpu|dp|reg_file|rf[8][3][5]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux18~4 .lut_mask = 16'hB9A8;
defparam \cpu|dp|reg_file|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux18~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux18~5_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux18~4_combout  & ((\cpu|dp|reg_file|rf[11][3][5]~q ))) # (!\cpu|dp|reg_file|Mux18~4_combout  & (\cpu|dp|reg_file|rf[10][3][5]~q )))) # (!\cpu|dp|seg_if_id|InstrD 
// [18] & (((\cpu|dp|reg_file|Mux18~4_combout ))))

	.dataa(\cpu|dp|reg_file|rf[10][3][5]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[11][3][5]~q ),
	.datad(\cpu|dp|reg_file|Mux18~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux18~5 .lut_mask = 16'hF388;
defparam \cpu|dp|reg_file|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux18~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux18~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout )))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|reg_file|Mux18~5_combout 
// ))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (\cpu|dp|reg_file|rf[12][3][5]~q ))))

	.dataa(\cpu|dp|reg_file|rf[12][3][5]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datad(\cpu|dp|reg_file|Mux18~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux18~6 .lut_mask = 16'hF2C2;
defparam \cpu|dp|reg_file|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux18~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux18~7_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|reg_file|Mux18~6_combout  & (\cpu|dp|reg_file|rf[14][3][5]~q )) # (!\cpu|dp|reg_file|Mux18~6_combout  & ((\cpu|dp|reg_file|rf[13][3][5]~q ))))) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((\cpu|dp|reg_file|Mux18~6_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datab(\cpu|dp|reg_file|rf[14][3][5]~q ),
	.datac(\cpu|dp|reg_file|rf[13][3][5]~q ),
	.datad(\cpu|dp|reg_file|Mux18~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux18~7 .lut_mask = 16'hDDA0;
defparam \cpu|dp|reg_file|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N17
dffeas \cpu|dp|seg_id_ex|RD1E[3][5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[3][5]~29_combout ),
	.asdata(\cpu|dp|reg_file|Mux18~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[3][5] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N26
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WD1M[3][6]~90 (
// Equation(s):
// \cpu|dp|seg_ex_mem|WD1M[3][6]~90_combout  = (\cpu|dp|seg_id_ex|RD1E[3][5]~q  & (!\cpu|dp|seg_ex_mem|WD1M[3][5]~89 )) # (!\cpu|dp|seg_id_ex|RD1E[3][5]~q  & ((\cpu|dp|seg_ex_mem|WD1M[3][5]~89 ) # (GND)))
// \cpu|dp|seg_ex_mem|WD1M[3][6]~91  = CARRY((!\cpu|dp|seg_ex_mem|WD1M[3][5]~89 ) # (!\cpu|dp|seg_id_ex|RD1E[3][5]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|WD1M[3][5]~89 ),
	.combout(\cpu|dp|seg_ex_mem|WD1M[3][6]~90_combout ),
	.cout(\cpu|dp|seg_ex_mem|WD1M[3][6]~91 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[3][6]~90 .lut_mask = 16'h3C3F;
defparam \cpu|dp|seg_ex_mem|WD1M[3][6]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y43_N27
dffeas \cpu|dp|seg_ex_mem|WD1M[3][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WD1M[3][6]~90_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WD1M[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[3][6] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WD1M[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N6
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|WD1W[3][6]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|WD1W[3][6]~feeder_combout  = \cpu|dp|seg_ex_mem|WD1M[3][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|WD1M[3][6]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|WD1W[3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[3][6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|WD1W[3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y46_N7
dffeas \cpu|dp|seg_mem_wb|WD1W[3][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|WD1W[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|WD1W[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[3][6] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|WD1W[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~488 (
// Equation(s):
// \cpu|dp|reg_file|rf~488_combout  = (\cpu|dp|reg_file|rf~44_combout  & ((\cpu|dp|reg_file|rf[4][3][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~44_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][6]~q ))

	.dataa(\cpu|dp|reg_file|rf~44_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[3][6]~q ),
	.datad(\cpu|dp|reg_file|rf[4][3][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~488_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~488 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N29
dffeas \cpu|dp|reg_file|rf[3][3][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~488_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][3][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~487 (
// Equation(s):
// \cpu|dp|reg_file|rf~487_combout  = (\cpu|dp|reg_file|rf~42_combout  & (\cpu|dp|reg_file|rf[4][3][6]~0_combout )) # (!\cpu|dp|reg_file|rf~42_combout  & ((\cpu|dp|seg_mem_wb|WD1W[3][6]~q )))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~42_combout ),
	.datac(\cpu|dp|reg_file|rf[4][3][6]~0_combout ),
	.datad(\cpu|dp|seg_mem_wb|WD1W[3][6]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~487_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~487 .lut_mask = 16'hF3C0;
defparam \cpu|dp|reg_file|rf~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N25
dffeas \cpu|dp|reg_file|rf[1][3][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~487_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][3][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux17~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux17~0_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (((\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|reg_file|rf[1][3][6]~q )) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// ((\cpu|dp|reg_file|rf[0][3][6]~q )))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|reg_file|rf[1][3][6]~q ),
	.datac(\cpu|dp|reg_file|rf[0][3][6]~q ),
	.datad(\cpu|dp|seg_if_id|InstrD [20]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux17~0 .lut_mask = 16'hEE50;
defparam \cpu|dp|reg_file|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux17~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux17~1_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux17~0_combout  & (\cpu|dp|reg_file|rf[3][3][6]~q )) # (!\cpu|dp|reg_file|Mux17~0_combout  & ((\cpu|dp|reg_file|rf[2][3][6]~q ))))) # (!\cpu|dp|seg_if_id|InstrD [18] 
// & (((\cpu|dp|reg_file|Mux17~0_combout ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|reg_file|rf[3][3][6]~q ),
	.datac(\cpu|dp|reg_file|rf[2][3][6]~q ),
	.datad(\cpu|dp|reg_file|Mux17~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux17~1 .lut_mask = 16'hDDA0;
defparam \cpu|dp|reg_file|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux17~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux17~2_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|rf[6][3][6]~q ) # ((\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|seg_if_id|InstrD [18] & (((\cpu|dp|reg_file|rf[4][3][6]~q  & !\cpu|dp|seg_if_id|InstrD [20]))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|reg_file|rf[6][3][6]~q ),
	.datac(\cpu|dp|reg_file|rf[4][3][6]~q ),
	.datad(\cpu|dp|seg_if_id|InstrD [20]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux17~2 .lut_mask = 16'hAAD8;
defparam \cpu|dp|reg_file|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~491 (
// Equation(s):
// \cpu|dp|reg_file|rf~491_combout  = (\cpu|dp|reg_file|rf~50_combout  & ((\cpu|dp|reg_file|rf[4][3][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~50_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][6]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[3][6]~q ),
	.datac(\cpu|dp|reg_file|rf~50_combout ),
	.datad(\cpu|dp|reg_file|rf[4][3][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~491_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~491 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N9
dffeas \cpu|dp|reg_file|rf[7][3][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~491_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][3][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~489 (
// Equation(s):
// \cpu|dp|reg_file|rf~489_combout  = (\cpu|dp|reg_file|rf~47_combout  & ((\cpu|dp|reg_file|rf[4][3][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~47_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][6]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[3][6]~q ),
	.datac(\cpu|dp|reg_file|rf~47_combout ),
	.datad(\cpu|dp|reg_file|rf[4][3][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~489_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~489 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N7
dffeas \cpu|dp|reg_file|rf[5][3][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~489_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][3][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux17~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux17~3_combout  = (\cpu|dp|reg_file|Mux17~2_combout  & ((\cpu|dp|reg_file|rf[7][3][6]~q ) # ((!\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|reg_file|Mux17~2_combout  & (((\cpu|dp|seg_if_id|InstrD [20] & \cpu|dp|reg_file|rf[5][3][6]~q 
// ))))

	.dataa(\cpu|dp|reg_file|Mux17~2_combout ),
	.datab(\cpu|dp|reg_file|rf[7][3][6]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|reg_file|rf[5][3][6]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux17~3 .lut_mask = 16'hDA8A;
defparam \cpu|dp|reg_file|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N20
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[3][6]~30 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[3][6]~30_combout  = (\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux17~3_combout ))) # (!\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux17~1_combout ))

	.dataa(\cpu|dp|reg_file|Mux17~1_combout ),
	.datab(\cpu|dp|reg_file|Mux17~3_combout ),
	.datac(gnd),
	.datad(\cpu|dp|seg_if_id|InstrD [19]),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[3][6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[3][6]~30 .lut_mask = 16'hCCAA;
defparam \cpu|dp|seg_id_ex|RD1E[3][6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~496 (
// Equation(s):
// \cpu|dp|reg_file|rf~496_combout  = (\cpu|dp|reg_file|rf~54_combout  & ((\cpu|dp|reg_file|rf[4][3][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~54_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][6]~q ))

	.dataa(\cpu|dp|reg_file|rf~54_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[3][6]~q ),
	.datad(\cpu|dp|reg_file|rf[4][3][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~496_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~496 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N21
dffeas \cpu|dp|reg_file|rf[13][3][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~496_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][3][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux17~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux17~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ) # (\cpu|dp|reg_file|rf[13][3][6]~q )))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (\cpu|dp|reg_file|rf[12][3][6]~q  & 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout )))

	.dataa(\cpu|dp|reg_file|rf[12][3][6]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datad(\cpu|dp|reg_file|rf[13][3][6]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux17~6 .lut_mask = 16'hCEC2;
defparam \cpu|dp|reg_file|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~498 (
// Equation(s):
// \cpu|dp|reg_file|rf~498_combout  = (\cpu|dp|reg_file|rf~63_combout  & ((\cpu|dp|reg_file|rf[4][3][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~63_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][6]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[3][6]~q ),
	.datac(\cpu|dp|reg_file|rf~63_combout ),
	.datad(\cpu|dp|reg_file|rf[4][3][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~498_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~498 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N31
dffeas \cpu|dp|reg_file|rf[14][3][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~498_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][3][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~493 (
// Equation(s):
// \cpu|dp|reg_file|rf~493_combout  = (\cpu|dp|reg_file|rf~59_combout  & ((\cpu|dp|reg_file|rf[4][3][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~59_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][6]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[3][6]~q ),
	.datac(\cpu|dp|reg_file|rf[4][3][6]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~59_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~493_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~493 .lut_mask = 16'hF0CC;
defparam \cpu|dp|reg_file|rf~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N9
dffeas \cpu|dp|reg_file|rf[9][3][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~493_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][3][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux17~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux17~4_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (((\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|reg_file|rf[9][3][6]~q )) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// ((\cpu|dp|reg_file|rf[8][3][6]~q )))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|reg_file|rf[9][3][6]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|reg_file|rf[8][3][6]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux17~4 .lut_mask = 16'hE5E0;
defparam \cpu|dp|reg_file|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~495 (
// Equation(s):
// \cpu|dp|reg_file|rf~495_combout  = (\cpu|dp|reg_file|rf~61_combout  & ((\cpu|dp|reg_file|rf[4][3][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~61_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][6]~q ))

	.dataa(\cpu|dp|reg_file|rf~61_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[3][6]~q ),
	.datad(\cpu|dp|reg_file|rf[4][3][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~495_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~495 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N3
dffeas \cpu|dp|reg_file|rf[11][3][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~495_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][3][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~492 (
// Equation(s):
// \cpu|dp|reg_file|rf~492_combout  = (\cpu|dp|reg_file|rf~56_combout  & ((\cpu|dp|reg_file|rf[4][3][6]~0_combout ))) # (!\cpu|dp|reg_file|rf~56_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][6]~q ))

	.dataa(\cpu|dp|reg_file|rf~56_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[3][6]~q ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[4][3][6]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~492_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~492 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N29
dffeas \cpu|dp|reg_file|rf[10][3][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~492_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][3][6] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux17~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux17~5_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux17~4_combout  & (\cpu|dp|reg_file|rf[11][3][6]~q )) # (!\cpu|dp|reg_file|Mux17~4_combout  & ((\cpu|dp|reg_file|rf[10][3][6]~q ))))) # (!\cpu|dp|seg_if_id|InstrD 
// [18] & (\cpu|dp|reg_file|Mux17~4_combout ))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|reg_file|Mux17~4_combout ),
	.datac(\cpu|dp|reg_file|rf[11][3][6]~q ),
	.datad(\cpu|dp|reg_file|rf[10][3][6]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux17~5 .lut_mask = 16'hE6C4;
defparam \cpu|dp|reg_file|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux17~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux17~7_combout  = (\cpu|dp|reg_file|Mux17~6_combout  & (((\cpu|dp|reg_file|rf[14][3][6]~q )) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ))) # (!\cpu|dp|reg_file|Mux17~6_combout  & (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & 
// ((\cpu|dp|reg_file|Mux17~5_combout ))))

	.dataa(\cpu|dp|reg_file|Mux17~6_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datac(\cpu|dp|reg_file|rf[14][3][6]~q ),
	.datad(\cpu|dp|reg_file|Mux17~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux17~7 .lut_mask = 16'hE6A2;
defparam \cpu|dp|reg_file|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y46_N21
dffeas \cpu|dp|seg_id_ex|RD1E[3][6] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[3][6]~30_combout ),
	.asdata(\cpu|dp|reg_file|Mux17~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[3][6] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N28
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WD1M[3][7]~92 (
// Equation(s):
// \cpu|dp|seg_ex_mem|WD1M[3][7]~92_combout  = (\cpu|dp|seg_id_ex|RD1E[3][6]~q  & (\cpu|dp|seg_ex_mem|WD1M[3][6]~91  $ (GND))) # (!\cpu|dp|seg_id_ex|RD1E[3][6]~q  & (!\cpu|dp|seg_ex_mem|WD1M[3][6]~91  & VCC))
// \cpu|dp|seg_ex_mem|WD1M[3][7]~93  = CARRY((\cpu|dp|seg_id_ex|RD1E[3][6]~q  & !\cpu|dp|seg_ex_mem|WD1M[3][6]~91 ))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|seg_ex_mem|WD1M[3][6]~91 ),
	.combout(\cpu|dp|seg_ex_mem|WD1M[3][7]~92_combout ),
	.cout(\cpu|dp|seg_ex_mem|WD1M[3][7]~93 ));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[3][7]~92 .lut_mask = 16'hA50A;
defparam \cpu|dp|seg_ex_mem|WD1M[3][7]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y43_N29
dffeas \cpu|dp|seg_ex_mem|WD1M[3][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WD1M[3][7]~92_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WD1M[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[3][7] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WD1M[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N20
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|WD1W[3][7]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|WD1W[3][7]~feeder_combout  = \cpu|dp|seg_ex_mem|WD1M[3][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|WD1M[3][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|WD1W[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[3][7]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|WD1W[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N21
dffeas \cpu|dp|seg_mem_wb|WD1W[3][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|WD1W[3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|WD1W[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[3][7] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|WD1W[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~478 (
// Equation(s):
// \cpu|dp|reg_file|rf~478_combout  = (\cpu|dp|reg_file|rf~21_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][7]~q )) # (!\cpu|dp|reg_file|rf~21_combout  & ((\cpu|dp|reg_file|rf[8][3][7]~0_combout )))

	.dataa(\cpu|dp|reg_file|rf~21_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[3][7]~q ),
	.datad(\cpu|dp|reg_file|rf[8][3][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~478_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~478 .lut_mask = 16'hF5A0;
defparam \cpu|dp|reg_file|rf~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y46_N7
dffeas \cpu|dp|reg_file|rf[4][3][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~478_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][3][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~477 (
// Equation(s):
// \cpu|dp|reg_file|rf~477_combout  = (\cpu|dp|reg_file|rf~47_combout  & ((\cpu|dp|reg_file|rf[8][3][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~47_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][7]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[3][7]~q ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf~47_combout ),
	.datad(\cpu|dp|reg_file|rf[8][3][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~477_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~477 .lut_mask = 16'hFA0A;
defparam \cpu|dp|reg_file|rf~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y46_N9
dffeas \cpu|dp|reg_file|rf[5][3][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~477_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][3][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux16~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux16~2_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|seg_if_id|InstrD [18]) # ((\cpu|dp|reg_file|rf[5][3][7]~q )))) # (!\cpu|dp|seg_if_id|InstrD [20] & (!\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|reg_file|rf[4][3][7]~q )))

	.dataa(\cpu|dp|seg_if_id|InstrD [20]),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[4][3][7]~q ),
	.datad(\cpu|dp|reg_file|rf[5][3][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux16~2 .lut_mask = 16'hBA98;
defparam \cpu|dp|reg_file|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~479 (
// Equation(s):
// \cpu|dp|reg_file|rf~479_combout  = (\cpu|dp|reg_file|rf~50_combout  & ((\cpu|dp|reg_file|rf[8][3][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~50_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][7]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[3][7]~q ),
	.datac(\cpu|dp|reg_file|rf~50_combout ),
	.datad(\cpu|dp|reg_file|rf[8][3][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~479_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~479 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N11
dffeas \cpu|dp|reg_file|rf[7][3][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~479_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][3][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux16~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux16~3_combout  = (\cpu|dp|reg_file|Mux16~2_combout  & (((\cpu|dp|reg_file|rf[7][3][7]~q )) # (!\cpu|dp|seg_if_id|InstrD [18]))) # (!\cpu|dp|reg_file|Mux16~2_combout  & (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|rf[6][3][7]~q 
// ))))

	.dataa(\cpu|dp|reg_file|Mux16~2_combout ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[7][3][7]~q ),
	.datad(\cpu|dp|reg_file|rf[6][3][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux16~3 .lut_mask = 16'hE6A2;
defparam \cpu|dp|reg_file|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~475 (
// Equation(s):
// \cpu|dp|reg_file|rf~475_combout  = (\cpu|dp|reg_file|rf~44_combout  & ((\cpu|dp|reg_file|rf[8][3][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~44_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][7]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~44_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[3][7]~q ),
	.datad(\cpu|dp|reg_file|rf[8][3][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~475_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~475 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N1
dffeas \cpu|dp|reg_file|rf[3][3][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~475_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][3][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~473 (
// Equation(s):
// \cpu|dp|reg_file|rf~473_combout  = (\cpu|dp|reg_file|rf~42_combout  & ((\cpu|dp|reg_file|rf[8][3][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~42_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][7]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[3][7]~q ),
	.datac(\cpu|dp|reg_file|rf~42_combout ),
	.datad(\cpu|dp|reg_file|rf[8][3][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~473_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~473 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N9
dffeas \cpu|dp|reg_file|rf[1][3][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~473_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][3][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux16~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux16~0_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|seg_if_id|InstrD [20])) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|reg_file|rf[1][3][7]~q )) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// ((\cpu|dp|reg_file|rf[0][3][7]~q )))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[1][3][7]~q ),
	.datad(\cpu|dp|reg_file|rf[0][3][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux16~0 .lut_mask = 16'hD9C8;
defparam \cpu|dp|reg_file|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux16~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux16~1_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux16~0_combout  & (\cpu|dp|reg_file|rf[3][3][7]~q )) # (!\cpu|dp|reg_file|Mux16~0_combout  & ((\cpu|dp|reg_file|rf[2][3][7]~q ))))) # (!\cpu|dp|seg_if_id|InstrD [18] 
// & (((\cpu|dp|reg_file|Mux16~0_combout ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|reg_file|rf[3][3][7]~q ),
	.datac(\cpu|dp|reg_file|rf[2][3][7]~q ),
	.datad(\cpu|dp|reg_file|Mux16~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux16~1 .lut_mask = 16'hDDA0;
defparam \cpu|dp|reg_file|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N18
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[3][7]~31 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[3][7]~31_combout  = (\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux16~3_combout )) # (!\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux16~1_combout )))

	.dataa(\cpu|dp|reg_file|Mux16~3_combout ),
	.datab(\cpu|dp|seg_if_id|InstrD [19]),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Mux16~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[3][7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[3][7]~31 .lut_mask = 16'hBB88;
defparam \cpu|dp|seg_id_ex|RD1E[3][7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~480 (
// Equation(s):
// \cpu|dp|reg_file|rf~480_combout  = (\cpu|dp|reg_file|rf~54_combout  & ((\cpu|dp|reg_file|rf[8][3][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~54_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][7]~q ))

	.dataa(\cpu|dp|reg_file|rf~54_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[3][7]~q ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][3][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~480_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~480 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N31
dffeas \cpu|dp|reg_file|rf[13][3][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~480_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][3][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~485 (
// Equation(s):
// \cpu|dp|reg_file|rf~485_combout  = (\cpu|dp|reg_file|rf~63_combout  & ((\cpu|dp|reg_file|rf[8][3][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~63_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][7]~q ))

	.dataa(\cpu|dp|reg_file|rf~63_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[3][7]~q ),
	.datad(\cpu|dp|reg_file|rf[8][3][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~485_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~485 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y46_N5
dffeas \cpu|dp|reg_file|rf[14][3][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~485_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][3][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~483 (
// Equation(s):
// \cpu|dp|reg_file|rf~483_combout  = (\cpu|dp|reg_file|rf~61_combout  & ((\cpu|dp|reg_file|rf[8][3][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~61_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][7]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~61_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[3][7]~q ),
	.datad(\cpu|dp|reg_file|rf[8][3][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~483_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~483 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N11
dffeas \cpu|dp|reg_file|rf[11][3][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~483_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][3][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~481 (
// Equation(s):
// \cpu|dp|reg_file|rf~481_combout  = (\cpu|dp|reg_file|rf~56_combout  & ((\cpu|dp|reg_file|rf[8][3][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~56_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][7]~q ))

	.dataa(\cpu|dp|reg_file|rf~56_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[3][7]~q ),
	.datad(\cpu|dp|reg_file|rf[8][3][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~481_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~481 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N31
dffeas \cpu|dp|reg_file|rf[10][3][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~481_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][3][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~482 (
// Equation(s):
// \cpu|dp|reg_file|rf~482_combout  = (\cpu|dp|reg_file|rf~59_combout  & ((\cpu|dp|reg_file|rf[8][3][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~59_combout  & (\cpu|dp|seg_mem_wb|WD1W[3][7]~q ))

	.dataa(\cpu|dp|reg_file|rf~59_combout ),
	.datab(gnd),
	.datac(\cpu|dp|seg_mem_wb|WD1W[3][7]~q ),
	.datad(\cpu|dp|reg_file|rf[8][3][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~482_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~482 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|rf~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N5
dffeas \cpu|dp|reg_file|rf[9][3][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~482_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][3][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux16~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux16~4_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|seg_if_id|InstrD [20])) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|reg_file|rf[9][3][7]~q )) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// ((\cpu|dp|reg_file|rf[8][3][7]~q )))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[9][3][7]~q ),
	.datad(\cpu|dp|reg_file|rf[8][3][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux16~4 .lut_mask = 16'hD9C8;
defparam \cpu|dp|reg_file|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux16~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux16~5_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux16~4_combout  & (\cpu|dp|reg_file|rf[11][3][7]~q )) # (!\cpu|dp|reg_file|Mux16~4_combout  & ((\cpu|dp|reg_file|rf[10][3][7]~q ))))) # (!\cpu|dp|seg_if_id|InstrD 
// [18] & (((\cpu|dp|reg_file|Mux16~4_combout ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|reg_file|rf[11][3][7]~q ),
	.datac(\cpu|dp|reg_file|rf[10][3][7]~q ),
	.datad(\cpu|dp|reg_file|Mux16~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux16~5 .lut_mask = 16'hDDA0;
defparam \cpu|dp|reg_file|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux16~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux16~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ) # ((\cpu|dp|reg_file|Mux16~5_combout )))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  
// & (\cpu|dp|reg_file|rf[12][3][7]~q )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datac(\cpu|dp|reg_file|rf[12][3][7]~q ),
	.datad(\cpu|dp|reg_file|Mux16~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux16~6 .lut_mask = 16'hBA98;
defparam \cpu|dp|reg_file|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux16~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux16~7_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|reg_file|Mux16~6_combout  & ((\cpu|dp|reg_file|rf[14][3][7]~q ))) # (!\cpu|dp|reg_file|Mux16~6_combout  & (\cpu|dp|reg_file|rf[13][3][7]~q )))) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((\cpu|dp|reg_file|Mux16~6_combout ))))

	.dataa(\cpu|dp|reg_file|rf[13][3][7]~q ),
	.datab(\cpu|dp|reg_file|rf[14][3][7]~q ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datad(\cpu|dp|reg_file|Mux16~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux16~7 .lut_mask = 16'hCFA0;
defparam \cpu|dp|reg_file|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N19
dffeas \cpu|dp|seg_id_ex|RD1E[3][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[3][7]~31_combout ),
	.asdata(\cpu|dp|reg_file|Mux16~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[3][7] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N30
cycloneiv_lcell_comb \cpu|dp|seg_ex_mem|WD1M[4][0]~94 (
// Equation(s):
// \cpu|dp|seg_ex_mem|WD1M[4][0]~94_combout  = \cpu|dp|seg_ex_mem|WD1M[3][7]~93  $ (\cpu|dp|seg_id_ex|RD1E[3][7]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|RD1E[3][7]~q ),
	.cin(\cpu|dp|seg_ex_mem|WD1M[3][7]~93 ),
	.combout(\cpu|dp|seg_ex_mem|WD1M[4][0]~94_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[4][0]~94 .lut_mask = 16'h0FF0;
defparam \cpu|dp|seg_ex_mem|WD1M[4][0]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y43_N31
dffeas \cpu|dp|seg_ex_mem|WD1M[4][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WD1M[4][0]~94_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WD1M[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[4][0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WD1M[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N2
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|WD1W[4][0]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|WD1W[4][0]~feeder_combout  = \cpu|dp|seg_ex_mem|WD1M[4][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|seg_ex_mem|WD1M[4][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|WD1W[4][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[4][0]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|dp|seg_mem_wb|WD1W[4][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y43_N3
dffeas \cpu|dp|seg_mem_wb|WD1W[4][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|WD1W[4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|WD1W[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[4][0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|WD1W[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~205 (
// Equation(s):
// \cpu|dp|reg_file|rf~205_combout  = (\cpu|dp|reg_file|Decoder0~4_combout  & (\cpu|dp|seg_mem_wb|WD1W[4][0]~q )) # (!\cpu|dp|reg_file|Decoder0~4_combout  & ((\cpu|dp|reg_file|rf[0][4][0]~q )))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[4][0]~q ),
	.datab(\cpu|dp|reg_file|rf[0][4][0]~q ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~205_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~205 .lut_mask = 16'hAACC;
defparam \cpu|dp|reg_file|rf~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~206 (
// Equation(s):
// \cpu|dp|reg_file|rf~206_combout  = (\cpu|dp|reg_file|always0~0_combout  & ((\cpu|dp|reg_file|rf[8][0][0]~0_combout ))) # (!\cpu|dp|reg_file|always0~0_combout  & (\cpu|dp|reg_file|rf[4][4][0]~0_combout ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf[4][4][0]~0_combout ),
	.datac(\cpu|dp|reg_file|always0~0_combout ),
	.datad(\cpu|dp|reg_file|rf[8][0][0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~206_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~206 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~207 (
// Equation(s):
// \cpu|dp|reg_file|rf~207_combout  = (\cpu|dp|reg_file|rf~28_combout  & (\cpu|dp|reg_file|rf~205_combout )) # (!\cpu|dp|reg_file|rf~28_combout  & ((\cpu|dp|reg_file|rf~206_combout )))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~28_combout ),
	.datac(\cpu|dp|reg_file|rf~205_combout ),
	.datad(\cpu|dp|reg_file|rf~206_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~207_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~207 .lut_mask = 16'hF3C0;
defparam \cpu|dp|reg_file|rf~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y42_N31
dffeas \cpu|dp|reg_file|rf[0][4][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~207_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][4][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N16
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[4][0]~92 (
// Equation(s):
// \cpu|dp|reg_file|RD2[4][0]~92_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[12][4][0]~q ))) # (!\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[8][4][0]~q ))

	.dataa(\cpu|dp|ra2mux|y[2]~0_combout ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[8][4][0]~q ),
	.datad(\cpu|dp|reg_file|rf[12][4][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[4][0]~92_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[4][0]~92 .lut_mask = 16'hFA50;
defparam \cpu|dp|reg_file|RD2[4][0]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[4][0]~93 (
// Equation(s):
// \cpu|dp|reg_file|RD2[4][0]~93_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout )))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & 
// ((\cpu|dp|reg_file|RD2[4][0]~92_combout ))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (\cpu|dp|reg_file|rf[2][4][0]~q ))))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datab(\cpu|dp|reg_file|rf[2][4][0]~q ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datad(\cpu|dp|reg_file|RD2[4][0]~92_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[4][0]~93_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[4][0]~93 .lut_mask = 16'hF4A4;
defparam \cpu|dp|reg_file|RD2[4][0]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[4][0]~94 (
// Equation(s):
// \cpu|dp|reg_file|RD2[4][0]~94_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|reg_file|RD2[4][0]~93_combout  & ((\cpu|dp|reg_file|rf[6][4][0]~q ))) # (!\cpu|dp|reg_file|RD2[4][0]~93_combout  & (\cpu|dp|reg_file|rf[4][4][0]~q )))) # 
// (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (((\cpu|dp|reg_file|RD2[4][0]~93_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datab(\cpu|dp|reg_file|rf[4][4][0]~q ),
	.datac(\cpu|dp|reg_file|rf[6][4][0]~q ),
	.datad(\cpu|dp|reg_file|RD2[4][0]~93_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[4][0]~94_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[4][0]~94 .lut_mask = 16'hF588;
defparam \cpu|dp|reg_file|RD2[4][0]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[4][0]~95 (
// Equation(s):
// \cpu|dp|reg_file|RD2[4][0]~95_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|rf[0][4][0]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|RD2[4][0]~94_combout )))

	.dataa(\cpu|dp|reg_file|rf[0][4][0]~q ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.datad(\cpu|dp|reg_file|RD2[4][0]~94_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[4][0]~95_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[4][0]~95 .lut_mask = 16'hAFA0;
defparam \cpu|dp|reg_file|RD2[4][0]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N25
dffeas \cpu|dp|seg_id_ex|RD2E[4][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[4][0]~95_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[4][0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y40_N20
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[0]~29 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[0]~29_combout  = (\cpu|dp|seg_id_ex|RA2E [1] & ((\cpu|dp|seg_id_ex|RD2E[2][0]~q ))) # (!\cpu|dp|seg_id_ex|RA2E [1] & (\cpu|dp|seg_id_ex|RD2E[0][0]~q ))

	.dataa(\cpu|dp|seg_id_ex|RA2E [1]),
	.datab(\cpu|dp|seg_id_ex|RD2E[0][0]~q ),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|RD2E[2][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[0]~29 .lut_mask = 16'hEE44;
defparam \cpu|dp|alu_lanes|mux3_1|y[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y40_N24
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[0]~30 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[0]~30_combout  = (\cpu|dp|alu_lanes|mux3_1|y[7]~6_combout  & ((\cpu|dp|alu_lanes|mux3_1|y[0]~29_combout ) # ((\cpu|dp|seg_id_ex|RD2E[4][0]~q  & \cpu|dp|alu_lanes|mux3_1|y[7]~4_combout )))) # 
// (!\cpu|dp|alu_lanes|mux3_1|y[7]~6_combout  & (\cpu|dp|seg_id_ex|RD2E[4][0]~q  & (\cpu|dp|alu_lanes|mux3_1|y[7]~4_combout )))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[7]~6_combout ),
	.datab(\cpu|dp|seg_id_ex|RD2E[4][0]~q ),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[7]~4_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[0]~29_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[0]~30 .lut_mask = 16'hEAC0;
defparam \cpu|dp|alu_lanes|mux3_1|y[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N22
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[0]~34 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[0]~34_combout  = (\cpu|dp|alu_lanes|mux3_1|y[0]~31_combout ) # ((!\cpu|dp|seg_id_ex|VSIFlagE [1] & \cpu|dp|alu_lanes|mux3_1|y[0]~30_combout ))

	.dataa(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[0]~31_combout ),
	.datac(gnd),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[0]~30_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[0]~34 .lut_mask = 16'hDDCC;
defparam \cpu|dp|alu_lanes|mux3_1|y[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N2
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux8~6 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux8~6_combout  = (\cpu|dp|seg_id_ex|ALUControlE [0] & ((\cpu|dp|seg_id_ex|ALUControlE [1]) # ((\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout )))) # (!\cpu|dp|seg_id_ex|ALUControlE [0] & (!\cpu|dp|seg_id_ex|ALUControlE [1] & 
// ((\cpu|dp|alu_lanes|alu1|Add0~10_combout ))))

	.dataa(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.datab(\cpu|dp|seg_id_ex|ALUControlE [1]),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Add0~10_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux8~6 .lut_mask = 16'hB9A8;
defparam \cpu|dp|alu_lanes|alu1|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N8
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux8~7 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux8~7_combout  = (\cpu|dp|seg_id_ex|ALUControlE [1] & ((\cpu|dp|seg_id_ex|RD1E[0][0]~q  & ((\cpu|dp|alu_lanes|alu1|Mux8~6_combout ) # (!\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout ))) # (!\cpu|dp|seg_id_ex|RD1E[0][0]~q  & 
// (\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout )))) # (!\cpu|dp|seg_id_ex|ALUControlE [1] & (((\cpu|dp|alu_lanes|alu1|Mux8~6_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[0][0]~q ),
	.datab(\cpu|dp|seg_id_ex|ALUControlE [1]),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Mux8~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux8~7 .lut_mask = 16'hFB48;
defparam \cpu|dp|alu_lanes|alu1|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N30
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux8~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux8~1_combout  = (\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout  & ((\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout  & (\cpu|dp|alu_lanes|alu1|ShiftRight0~5_combout )) # (!\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout  & 
// ((\cpu|dp|alu_lanes|alu1|ShiftRight0~3_combout )))))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|ShiftRight0~5_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|ShiftRight0~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux8~1 .lut_mask = 16'hA280;
defparam \cpu|dp|alu_lanes|alu1|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N30
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux8~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux8~2_combout  = (!\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout  & ((\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout  & ((\cpu|dp|seg_id_ex|RD1E[0][1]~q ))) # (!\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout  & (\cpu|dp|seg_id_ex|RD1E[0][0]~q ))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[0][0]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[0][1]~q ),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux8~2 .lut_mask = 16'h00CA;
defparam \cpu|dp|alu_lanes|alu1|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N16
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux8~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux8~3_combout  = (!\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout  & ((\cpu|dp|alu_lanes|alu1|Mux8~2_combout ) # ((\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout  & \cpu|dp|alu_lanes|alu1|ShiftRight0~4_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux8~2_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|ShiftRight0~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux8~3 .lut_mask = 16'h0E0A;
defparam \cpu|dp|alu_lanes|alu1|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N14
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux8~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux8~4_combout  = (!\cpu|dp|seg_id_ex|ALUControlE [0] & (\cpu|dp|alu_lanes|alu1|ShiftLeft0~4_combout  & ((\cpu|dp|alu_lanes|alu1|Mux8~1_combout ) # (\cpu|dp|alu_lanes|alu1|Mux8~3_combout ))))

	.dataa(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.datab(\cpu|dp|alu_lanes|alu1|Mux8~1_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|ShiftLeft0~4_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Mux8~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux8~4 .lut_mask = 16'h5040;
defparam \cpu|dp|alu_lanes|alu1|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y41_N0
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux2~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux2~0_combout  = (!\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout  & (\cpu|dp|alu_lanes|mux3_1|y[2]~24_combout  & (\cpu|dp|alu_lanes|alu1|ShiftLeft0~4_combout  & !\cpu|dp|alu_lanes|mux3_1|y[2]~25_combout )))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[2]~24_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|ShiftLeft0~4_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[2]~25_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux2~0 .lut_mask = 16'h0040;
defparam \cpu|dp|alu_lanes|alu1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N28
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux8~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux8~0_combout  = (\cpu|dp|seg_id_ex|RD1E[0][0]~q  & (!\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout  & (\cpu|dp|seg_id_ex|ALUControlE [0] & \cpu|dp|alu_lanes|alu1|Mux2~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[0][0]~q ),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout ),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.datad(\cpu|dp|alu_lanes|alu1|Mux2~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux8~0 .lut_mask = 16'h2000;
defparam \cpu|dp|alu_lanes|alu1|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N24
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux8~5 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux8~5_combout  = (\cpu|dp|seg_id_ex|ALUControlE [1] & (\cpu|dp|alu_lanes|alu1|Add0~10_combout )) # (!\cpu|dp|seg_id_ex|ALUControlE [1] & (((\cpu|dp|alu_lanes|alu1|Mux8~4_combout ) # (\cpu|dp|alu_lanes|alu1|Mux8~0_combout ))))

	.dataa(\cpu|dp|alu_lanes|alu1|Add0~10_combout ),
	.datab(\cpu|dp|seg_id_ex|ALUControlE [1]),
	.datac(\cpu|dp|alu_lanes|alu1|Mux8~4_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Mux8~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux8~5 .lut_mask = 16'hBBB8;
defparam \cpu|dp|alu_lanes|alu1|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N30
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux8~8 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux8~8_combout  = (\cpu|dp|seg_id_ex|ALUControlE [2] & ((\cpu|dp|alu_lanes|alu1|Mux8~5_combout ))) # (!\cpu|dp|seg_id_ex|ALUControlE [2] & (\cpu|dp|alu_lanes|alu1|Mux8~7_combout ))

	.dataa(gnd),
	.datab(\cpu|dp|alu_lanes|alu1|Mux8~7_combout ),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datad(\cpu|dp|alu_lanes|alu1|Mux8~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux8~8 .lut_mask = 16'hFC0C;
defparam \cpu|dp|alu_lanes|alu1|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N31
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[0][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|alu_lanes|alu1|Mux8~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[0][0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N2
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|ALUOutputW[0][0]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|ALUOutputW[0][0]~feeder_combout  = \cpu|dp|seg_ex_mem|ALUOutputM[0][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|ALUOutputM[0][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|ALUOutputW[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[0][0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|ALUOutputW[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y42_N3
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[0][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|ALUOutputW[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[0][0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N6
cycloneiv_lcell_comb \data_mem|RAM~23 (
// Equation(s):
// \data_mem|RAM~23_combout  = (\data_mem|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout  & \data_mem|RAM~0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_mem|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(\data_mem|RAM~0_q ),
	.cin(gnd),
	.combout(\data_mem|RAM~23_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~23 .lut_mask = 16'hF000;
defparam \data_mem|RAM~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[8][0][0]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[8][0][0]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~23_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[0][0]~q ))

	.dataa(\cpu|dp|seg_mem_wb|ALUOutputW[0][0]~q ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datac(gnd),
	.datad(\data_mem|RAM~23_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[8][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][0][0]~0 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf[8][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~584 (
// Equation(s):
// \cpu|dp|reg_file|rf~584_combout  = (\cpu|dp|reg_file|rf~16_combout  & ((\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11  & ((\cpu|dp|seg_mem_wb|WD1W[0][0]~q ))) # 
// (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11  & (\cpu|dp|reg_file|rf[8][0][0]~0_combout )))) # (!\cpu|dp|reg_file|rf~16_combout  & (((\cpu|dp|seg_mem_wb|WD1W[0][0]~q ))))

	.dataa(\cpu|dp|reg_file|rf~16_combout ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11 ),
	.datac(\cpu|dp|reg_file|rf[8][0][0]~0_combout ),
	.datad(\cpu|dp|seg_mem_wb|WD1W[0][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~584_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~584 .lut_mask = 16'hFD20;
defparam \cpu|dp|reg_file|rf~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N3
dffeas \cpu|dp|reg_file|rf[0][0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~584_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[0][0][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][0][0] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N22
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[0][0]~88 (
// Equation(s):
// \cpu|dp|reg_file|RD2[0][0]~88_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[12][0][0]~q ))) # (!\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[8][0][0]~q ))

	.dataa(\cpu|dp|reg_file|rf[8][0][0]~q ),
	.datab(\cpu|dp|reg_file|rf[12][0][0]~q ),
	.datac(gnd),
	.datad(\cpu|dp|ra2mux|y[2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[0][0]~88_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[0][0]~88 .lut_mask = 16'hCCAA;
defparam \cpu|dp|reg_file|RD2[0][0]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[0][0]~89 (
// Equation(s):
// \cpu|dp|reg_file|RD2[0][0]~89_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & ((\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & ((\cpu|dp|reg_file|rf[4][0][0]~q ))) # 
// (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (\cpu|dp|reg_file|rf[2][0][0]~q ))))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datac(\cpu|dp|reg_file|rf[2][0][0]~q ),
	.datad(\cpu|dp|reg_file|rf[4][0][0]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[0][0]~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[0][0]~89 .lut_mask = 16'hDC98;
defparam \cpu|dp|reg_file|RD2[0][0]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[0][0]~90 (
// Equation(s):
// \cpu|dp|reg_file|RD2[0][0]~90_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & ((\cpu|dp|reg_file|RD2[0][0]~89_combout  & (\cpu|dp|reg_file|rf[6][0][0]~q )) # (!\cpu|dp|reg_file|RD2[0][0]~89_combout  & ((\cpu|dp|reg_file|RD2[0][0]~88_combout ))))) # 
// (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & (((\cpu|dp|reg_file|RD2[0][0]~89_combout ))))

	.dataa(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datab(\cpu|dp|reg_file|rf[6][0][0]~q ),
	.datac(\cpu|dp|reg_file|RD2[0][0]~88_combout ),
	.datad(\cpu|dp|reg_file|RD2[0][0]~89_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[0][0]~90_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[0][0]~90 .lut_mask = 16'hDDA0;
defparam \cpu|dp|reg_file|RD2[0][0]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y40_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[0][0]~91 (
// Equation(s):
// \cpu|dp|reg_file|RD2[0][0]~91_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|rf[0][0][0]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|RD2[0][0]~90_combout )))

	.dataa(\cpu|dp|reg_file|rf[0][0][0]~q ),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.datad(\cpu|dp|reg_file|RD2[0][0]~90_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[0][0]~91_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[0][0]~91 .lut_mask = 16'hAFA0;
defparam \cpu|dp|reg_file|RD2[0][0]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y40_N31
dffeas \cpu|dp|seg_id_ex|RD2E[0][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[0][0]~91_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[0][0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y42_N21
dffeas \cpu|dp|seg_ex_mem|WriteDataM[0][0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_id_ex|RD2E[0][0]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WriteDataM[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WriteDataM[0][0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WriteDataM[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N16
cycloneiv_lcell_comb \data_mem|RAM~1 (
// Equation(s):
// \data_mem|RAM~1_combout  = (\data_mem|RAM~0_q  & \data_mem|RAM_rtl_0|auto_generated|ram_block1a7 )

	.dataa(gnd),
	.datab(\data_mem|RAM~0_q ),
	.datac(gnd),
	.datad(\data_mem|RAM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\data_mem|RAM~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_mem|RAM~1 .lut_mask = 16'hCC00;
defparam \data_mem|RAM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf[8][0][7]~0 (
// Equation(s):
// \cpu|dp|reg_file|rf[8][0][7]~0_combout  = (\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & ((\data_mem|RAM~1_combout ))) # (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5  & 
// (\cpu|dp|seg_mem_wb|ALUOutputW[0][7]~q ))

	.dataa(\cpu|dp|seg_mem_wb|ALUOutputW[0][7]~q ),
	.datab(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datac(gnd),
	.datad(\data_mem|RAM~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf[8][0][7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][0][7]~0 .lut_mask = 16'hEE22;
defparam \cpu|dp|reg_file|rf[8][0][7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~48 (
// Equation(s):
// \cpu|dp|reg_file|rf~48_combout  = (\cpu|dp|reg_file|rf~47_combout  & ((\cpu|dp|reg_file|rf[8][0][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~47_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][7]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~47_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[0][7]~q ),
	.datad(\cpu|dp|reg_file|rf[8][0][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~48 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N5
dffeas \cpu|dp|reg_file|rf[5][0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[5][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[5][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[5][0][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[5][0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~51 (
// Equation(s):
// \cpu|dp|reg_file|rf~51_combout  = (\cpu|dp|reg_file|rf~50_combout  & ((\cpu|dp|reg_file|rf[8][0][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~50_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][7]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[0][7]~q ),
	.datac(\cpu|dp|reg_file|rf~50_combout ),
	.datad(\cpu|dp|reg_file|rf[8][0][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~51 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N5
dffeas \cpu|dp|reg_file|rf[7][0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[7][0][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[7][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[7][0][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[7][0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N4
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~22 (
// Equation(s):
// \cpu|dp|reg_file|rf~22_combout  = (\cpu|dp|reg_file|rf~21_combout  & ((\cpu|dp|seg_mem_wb|WD1W[0][7]~q ))) # (!\cpu|dp|reg_file|rf~21_combout  & (\cpu|dp|reg_file|rf[8][0][7]~0_combout ))

	.dataa(\cpu|dp|reg_file|rf~21_combout ),
	.datab(\cpu|dp|reg_file|rf[8][0][7]~0_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[0][7]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~22 .lut_mask = 16'hE4E4;
defparam \cpu|dp|reg_file|rf~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N5
dffeas \cpu|dp|reg_file|rf[4][0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[4][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[4][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[4][0][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[4][0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~26 (
// Equation(s):
// \cpu|dp|reg_file|rf~26_combout  = (\cpu|dp|reg_file|rf~25_combout  & (\cpu|dp|reg_file|rf[8][0][7]~0_combout )) # (!\cpu|dp|reg_file|rf~25_combout  & ((\cpu|dp|seg_mem_wb|WD1W[0][7]~q )))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~25_combout ),
	.datac(\cpu|dp|reg_file|rf[8][0][7]~0_combout ),
	.datad(\cpu|dp|seg_mem_wb|WD1W[0][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~26 .lut_mask = 16'hF3C0;
defparam \cpu|dp|reg_file|rf~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N27
dffeas \cpu|dp|reg_file|rf[6][0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[6][1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[6][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[6][0][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[6][0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N18
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux40~2 (
// Equation(s):
// \cpu|dp|reg_file|Mux40~2_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (((\cpu|dp|reg_file|rf[6][0][7]~q ) # (\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|seg_if_id|InstrD [18] & (\cpu|dp|reg_file|rf[4][0][7]~q  & ((!\cpu|dp|seg_if_id|InstrD [20]))))

	.dataa(\cpu|dp|reg_file|rf[4][0][7]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|rf[6][0][7]~q ),
	.datad(\cpu|dp|seg_if_id|InstrD [20]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux40~2 .lut_mask = 16'hCCE2;
defparam \cpu|dp|reg_file|Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux40~3 (
// Equation(s):
// \cpu|dp|reg_file|Mux40~3_combout  = (\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|Mux40~2_combout  & ((\cpu|dp|reg_file|rf[7][0][7]~q ))) # (!\cpu|dp|reg_file|Mux40~2_combout  & (\cpu|dp|reg_file|rf[5][0][7]~q )))) # (!\cpu|dp|seg_if_id|InstrD [20] 
// & (((\cpu|dp|reg_file|Mux40~2_combout ))))

	.dataa(\cpu|dp|reg_file|rf[5][0][7]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [20]),
	.datac(\cpu|dp|reg_file|rf[7][0][7]~q ),
	.datad(\cpu|dp|reg_file|Mux40~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux40~3 .lut_mask = 16'hF388;
defparam \cpu|dp|reg_file|Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~45 (
// Equation(s):
// \cpu|dp|reg_file|rf~45_combout  = (\cpu|dp|reg_file|rf~44_combout  & (\cpu|dp|reg_file|rf[8][0][7]~0_combout )) # (!\cpu|dp|reg_file|rf~44_combout  & ((\cpu|dp|seg_mem_wb|WD1W[0][7]~q )))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf[8][0][7]~0_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[0][7]~q ),
	.datad(\cpu|dp|reg_file|rf~44_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~45 .lut_mask = 16'hCCF0;
defparam \cpu|dp|reg_file|rf~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N15
dffeas \cpu|dp|reg_file|rf[3][0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[3][0][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[3][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[3][0][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[3][0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~43 (
// Equation(s):
// \cpu|dp|reg_file|rf~43_combout  = (\cpu|dp|reg_file|rf~42_combout  & ((\cpu|dp|reg_file|rf[8][0][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~42_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][7]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][7]~q ),
	.datab(\cpu|dp|reg_file|rf~42_combout ),
	.datac(\cpu|dp|reg_file|rf[8][0][7]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~43 .lut_mask = 16'hE2E2;
defparam \cpu|dp|reg_file|rf~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N25
dffeas \cpu|dp|reg_file|rf[1][0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[1][2][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[1][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[1][0][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[1][0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux40~0 (
// Equation(s):
// \cpu|dp|reg_file|Mux40~0_combout  = (\cpu|dp|seg_if_id|InstrD [20] & (((\cpu|dp|reg_file|rf[1][0][7]~q ) # (\cpu|dp|seg_if_id|InstrD [18])))) # (!\cpu|dp|seg_if_id|InstrD [20] & (\cpu|dp|reg_file|rf[0][0][7]~q  & ((!\cpu|dp|seg_if_id|InstrD [18]))))

	.dataa(\cpu|dp|reg_file|rf[0][0][7]~q ),
	.datab(\cpu|dp|reg_file|rf[1][0][7]~q ),
	.datac(\cpu|dp|seg_if_id|InstrD [20]),
	.datad(\cpu|dp|seg_if_id|InstrD [18]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux40~0 .lut_mask = 16'hF0CA;
defparam \cpu|dp|reg_file|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~24 (
// Equation(s):
// \cpu|dp|reg_file|rf~24_combout  = (\cpu|dp|reg_file|rf~23_combout  & ((\cpu|dp|reg_file|rf[8][0][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~23_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][7]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[0][7]~q ),
	.datac(\cpu|dp|reg_file|rf[8][0][7]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~23_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~24 .lut_mask = 16'hF0CC;
defparam \cpu|dp|reg_file|rf~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N21
dffeas \cpu|dp|reg_file|rf[2][0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[2][0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[2][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[2][0][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[2][0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N28
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux40~1 (
// Equation(s):
// \cpu|dp|reg_file|Mux40~1_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux40~0_combout  & (\cpu|dp|reg_file|rf[3][0][7]~q )) # (!\cpu|dp|reg_file|Mux40~0_combout  & ((\cpu|dp|reg_file|rf[2][0][7]~q ))))) # (!\cpu|dp|seg_if_id|InstrD [18] 
// & (((\cpu|dp|reg_file|Mux40~0_combout ))))

	.dataa(\cpu|dp|reg_file|rf[3][0][7]~q ),
	.datab(\cpu|dp|seg_if_id|InstrD [18]),
	.datac(\cpu|dp|reg_file|Mux40~0_combout ),
	.datad(\cpu|dp|reg_file|rf[2][0][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux40~1 .lut_mask = 16'hBCB0;
defparam \cpu|dp|reg_file|Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N0
cycloneiv_lcell_comb \cpu|dp|seg_id_ex|RD1E[0][7]~5 (
// Equation(s):
// \cpu|dp|seg_id_ex|RD1E[0][7]~5_combout  = (\cpu|dp|seg_if_id|InstrD [19] & (\cpu|dp|reg_file|Mux40~3_combout )) # (!\cpu|dp|seg_if_id|InstrD [19] & ((\cpu|dp|reg_file|Mux40~1_combout )))

	.dataa(\cpu|dp|seg_if_id|InstrD [19]),
	.datab(\cpu|dp|reg_file|Mux40~3_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|Mux40~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|seg_id_ex|RD1E[0][7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[0][7]~5 .lut_mask = 16'hDD88;
defparam \cpu|dp|seg_id_ex|RD1E[0][7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N8
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~64 (
// Equation(s):
// \cpu|dp|reg_file|rf~64_combout  = (\cpu|dp|reg_file|rf~63_combout  & ((\cpu|dp|reg_file|rf[8][0][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~63_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][7]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[0][7]~q ),
	.datac(\cpu|dp|reg_file|rf~63_combout ),
	.datad(\cpu|dp|reg_file|rf[8][0][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~64 .lut_mask = 16'hFC0C;
defparam \cpu|dp|reg_file|rf~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N9
dffeas \cpu|dp|reg_file|rf[14][0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[14][3][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[14][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[14][0][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[14][0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~55 (
// Equation(s):
// \cpu|dp|reg_file|rf~55_combout  = (\cpu|dp|reg_file|rf~54_combout  & (\cpu|dp|reg_file|rf[8][0][7]~0_combout )) # (!\cpu|dp|reg_file|rf~54_combout  & ((\cpu|dp|seg_mem_wb|WD1W[0][7]~q )))

	.dataa(\cpu|dp|reg_file|rf~54_combout ),
	.datab(gnd),
	.datac(\cpu|dp|reg_file|rf[8][0][7]~0_combout ),
	.datad(\cpu|dp|seg_mem_wb|WD1W[0][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~55 .lut_mask = 16'hF5A0;
defparam \cpu|dp|reg_file|rf~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N21
dffeas \cpu|dp|reg_file|rf[13][0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[13][2][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[13][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[13][0][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[13][0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N14
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~19 (
// Equation(s):
// \cpu|dp|reg_file|rf~19_combout  = (\cpu|dp|reg_file|rf~18_combout  & ((\cpu|dp|reg_file|rf[8][0][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~18_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][7]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|reg_file|rf~18_combout ),
	.datac(\cpu|dp|seg_mem_wb|WD1W[0][7]~q ),
	.datad(\cpu|dp|reg_file|rf[8][0][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~19 .lut_mask = 16'hFC30;
defparam \cpu|dp|reg_file|rf~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y42_N15
dffeas \cpu|dp|reg_file|rf[12][0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[12][3][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[12][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[12][0][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[12][0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~57 (
// Equation(s):
// \cpu|dp|reg_file|rf~57_combout  = (\cpu|dp|reg_file|rf~56_combout  & ((\cpu|dp|reg_file|rf[8][0][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~56_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][7]~q ))

	.dataa(\cpu|dp|reg_file|rf~56_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[0][7]~q ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|rf[8][0][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~57 .lut_mask = 16'hEE44;
defparam \cpu|dp|reg_file|rf~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N3
dffeas \cpu|dp|reg_file|rf[10][0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[10][3][3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[10][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[10][0][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[10][0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N26
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~62 (
// Equation(s):
// \cpu|dp|reg_file|rf~62_combout  = (\cpu|dp|reg_file|rf~61_combout  & ((\cpu|dp|reg_file|rf[8][0][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~61_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][7]~q ))

	.dataa(gnd),
	.datab(\cpu|dp|seg_mem_wb|WD1W[0][7]~q ),
	.datac(\cpu|dp|reg_file|rf[8][0][7]~0_combout ),
	.datad(\cpu|dp|reg_file|rf~61_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~62 .lut_mask = 16'hF0CC;
defparam \cpu|dp|reg_file|rf~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N27
dffeas \cpu|dp|reg_file|rf[11][0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[11][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[11][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[11][0][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[11][0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y42_N9
dffeas \cpu|dp|reg_file|rf[8][0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf[8][0][7]~0_combout ),
	.asdata(\cpu|dp|seg_mem_wb|WD1W[0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|dp|reg_file|rf~20_combout ),
	.ena(\cpu|dp|reg_file|rf[8][4][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[8][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[8][0][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[8][0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~60 (
// Equation(s):
// \cpu|dp|reg_file|rf~60_combout  = (\cpu|dp|reg_file|rf~59_combout  & ((\cpu|dp|reg_file|rf[8][0][7]~0_combout ))) # (!\cpu|dp|reg_file|rf~59_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][7]~q ))

	.dataa(\cpu|dp|reg_file|rf~59_combout ),
	.datab(\cpu|dp|seg_mem_wb|WD1W[0][7]~q ),
	.datac(\cpu|dp|reg_file|rf[8][0][7]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~60 .lut_mask = 16'hE4E4;
defparam \cpu|dp|reg_file|rf~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N1
dffeas \cpu|dp|reg_file|rf[9][0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[9][3][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[9][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[9][0][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[9][0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux40~4 (
// Equation(s):
// \cpu|dp|reg_file|Mux40~4_combout  = (\cpu|dp|seg_if_id|InstrD [18] & (((\cpu|dp|seg_if_id|InstrD [20])))) # (!\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|seg_if_id|InstrD [20] & ((\cpu|dp|reg_file|rf[9][0][7]~q ))) # (!\cpu|dp|seg_if_id|InstrD [20] & 
// (\cpu|dp|reg_file|rf[8][0][7]~q ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|reg_file|rf[8][0][7]~q ),
	.datac(\cpu|dp|reg_file|rf[9][0][7]~q ),
	.datad(\cpu|dp|seg_if_id|InstrD [20]),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux40~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux40~4 .lut_mask = 16'hFA44;
defparam \cpu|dp|reg_file|Mux40~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N30
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux40~5 (
// Equation(s):
// \cpu|dp|reg_file|Mux40~5_combout  = (\cpu|dp|seg_if_id|InstrD [18] & ((\cpu|dp|reg_file|Mux40~4_combout  & ((\cpu|dp|reg_file|rf[11][0][7]~q ))) # (!\cpu|dp|reg_file|Mux40~4_combout  & (\cpu|dp|reg_file|rf[10][0][7]~q )))) # (!\cpu|dp|seg_if_id|InstrD 
// [18] & (((\cpu|dp|reg_file|Mux40~4_combout ))))

	.dataa(\cpu|dp|seg_if_id|InstrD [18]),
	.datab(\cpu|dp|reg_file|rf[10][0][7]~q ),
	.datac(\cpu|dp|reg_file|rf[11][0][7]~q ),
	.datad(\cpu|dp|reg_file|Mux40~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux40~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux40~5 .lut_mask = 16'hF588;
defparam \cpu|dp|reg_file|Mux40~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N2
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux40~6 (
// Equation(s):
// \cpu|dp|reg_file|Mux40~6_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout )))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & ((\cpu|dp|reg_file|Mux40~5_combout 
// ))) # (!\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout  & (\cpu|dp|reg_file|rf[12][0][7]~q ))))

	.dataa(\cpu|dp|reg_file|rf[12][0][7]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[3][2]~49_combout ),
	.datad(\cpu|dp|reg_file|Mux40~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux40~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux40~6 .lut_mask = 16'hF2C2;
defparam \cpu|dp|reg_file|Mux40~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N0
cycloneiv_lcell_comb \cpu|dp|reg_file|Mux40~7 (
// Equation(s):
// \cpu|dp|reg_file|Mux40~7_combout  = (\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & ((\cpu|dp|reg_file|Mux40~6_combout  & (\cpu|dp|reg_file|rf[14][0][7]~q )) # (!\cpu|dp|reg_file|Mux40~6_combout  & ((\cpu|dp|reg_file|rf[13][0][7]~q ))))) # 
// (!\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout  & (((\cpu|dp|reg_file|Mux40~6_combout ))))

	.dataa(\cpu|dp|reg_file|rf[14][0][7]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[3][2]~48_combout ),
	.datac(\cpu|dp|reg_file|rf[13][0][7]~q ),
	.datad(\cpu|dp|reg_file|Mux40~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|Mux40~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|Mux40~7 .lut_mask = 16'hBBC0;
defparam \cpu|dp|reg_file|Mux40~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N1
dffeas \cpu|dp|seg_id_ex|RD1E[0][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_id_ex|RD1E[0][7]~5_combout ),
	.asdata(\cpu|dp|reg_file|Mux40~7_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\cpu|dp|seg_id_ex|RD1E[3][2]~50_combout ),
	.sload(\cpu|dp|seg_if_id|InstrD [20]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD1E[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD1E[0][7] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD1E[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y44_N15
dffeas \cpu|dp|seg_ex_mem|WD1M[0][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_ex_mem|WD1M[0][7]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|WD1M[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|WD1M[0][7] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|WD1M[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y39_N22
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|WD1W[0][7]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|WD1W[0][7]~feeder_combout  = \cpu|dp|seg_ex_mem|WD1M[0][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|WD1M[0][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|WD1W[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[0][7]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|WD1W[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y39_N23
dffeas \cpu|dp|seg_mem_wb|WD1W[0][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|WD1W[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|WD1W[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|WD1W[0][7] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|WD1W[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N20
cycloneiv_lcell_comb \cpu|dp|reg_file|rf~577 (
// Equation(s):
// \cpu|dp|reg_file|rf~577_combout  = (\cpu|dp|reg_file|rf~16_combout  & ((\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11  & (\cpu|dp|seg_mem_wb|WD1W[0][7]~q )) # 
// (!\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11  & ((\cpu|dp|reg_file|rf[8][0][7]~0_combout ))))) # (!\cpu|dp|reg_file|rf~16_combout  & (\cpu|dp|seg_mem_wb|WD1W[0][7]~q ))

	.dataa(\cpu|dp|seg_mem_wb|WD1W[0][7]~q ),
	.datab(\cpu|dp|reg_file|rf[8][0][7]~0_combout ),
	.datac(\cpu|dp|reg_file|rf~16_combout ),
	.datad(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a11 ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|rf~577_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|rf~577 .lut_mask = 16'hAACA;
defparam \cpu|dp|reg_file|rf~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N21
dffeas \cpu|dp|reg_file|rf[0][0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|rf~577_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|reg_file|rf[0][0][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|reg_file|rf[0][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|reg_file|rf[0][0][7] .is_wysiwyg = "true";
defparam \cpu|dp|reg_file|rf[0][0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N12
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[0][7]~1 (
// Equation(s):
// \cpu|dp|reg_file|RD2[0][7]~1_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ) # (\cpu|dp|reg_file|rf[4][0][7]~q )))) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout  & (\cpu|dp|reg_file|rf[2][0][7]~q  & 
// (!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout )))

	.dataa(\cpu|dp|reg_file|rf[2][0][7]~q ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~1_combout ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datad(\cpu|dp|reg_file|rf[4][0][7]~q ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[0][7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[0][7]~1 .lut_mask = 16'hCEC2;
defparam \cpu|dp|reg_file|RD2[0][7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N6
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[0][7]~0 (
// Equation(s):
// \cpu|dp|reg_file|RD2[0][7]~0_combout  = (\cpu|dp|ra2mux|y[2]~0_combout  & (\cpu|dp|reg_file|rf[12][0][7]~q )) # (!\cpu|dp|ra2mux|y[2]~0_combout  & ((\cpu|dp|reg_file|rf[8][0][7]~q )))

	.dataa(\cpu|dp|reg_file|rf[12][0][7]~q ),
	.datab(\cpu|dp|reg_file|rf[8][0][7]~q ),
	.datac(gnd),
	.datad(\cpu|dp|ra2mux|y[2]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[0][7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[0][7]~0 .lut_mask = 16'hAACC;
defparam \cpu|dp|reg_file|RD2[0][7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N24
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[0][7]~2 (
// Equation(s):
// \cpu|dp|reg_file|RD2[0][7]~2_combout  = (\cpu|dp|reg_file|RD2[0][7]~1_combout  & ((\cpu|dp|reg_file|rf[6][0][7]~q ) # ((!\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout )))) # (!\cpu|dp|reg_file|RD2[0][7]~1_combout  & (((\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout  & 
// \cpu|dp|reg_file|RD2[0][7]~0_combout ))))

	.dataa(\cpu|dp|reg_file|RD2[0][7]~1_combout ),
	.datab(\cpu|dp|reg_file|rf[6][0][7]~q ),
	.datac(\cpu|dp|seg_id_ex|RD2E[2][1]~0_combout ),
	.datad(\cpu|dp|reg_file|RD2[0][7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[0][7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[0][7]~2 .lut_mask = 16'hDA8A;
defparam \cpu|dp|reg_file|RD2[0][7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N10
cycloneiv_lcell_comb \cpu|dp|reg_file|RD2[0][7]~3 (
// Equation(s):
// \cpu|dp|reg_file|RD2[0][7]~3_combout  = (\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & (\cpu|dp|reg_file|rf[0][0][7]~q )) # (!\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout  & ((\cpu|dp|reg_file|RD2[0][7]~2_combout )))

	.dataa(\cpu|dp|reg_file|rf[0][0][7]~q ),
	.datab(\cpu|dp|seg_id_ex|RD2E[2][1]~3_combout ),
	.datac(gnd),
	.datad(\cpu|dp|reg_file|RD2[0][7]~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|reg_file|RD2[0][7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|reg_file|RD2[0][7]~3 .lut_mask = 16'hBB88;
defparam \cpu|dp|reg_file|RD2[0][7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N11
dffeas \cpu|dp|seg_id_ex|RD2E[0][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|reg_file|RD2[0][7]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_id_ex|RD2E[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_id_ex|RD2E[0][7] .is_wysiwyg = "true";
defparam \cpu|dp|seg_id_ex|RD2E[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N8
cycloneiv_lcell_comb \cpu|dp|alu_lanes|mux3_1|y[7]~43 (
// Equation(s):
// \cpu|dp|alu_lanes|mux3_1|y[7]~43_combout  = ((\cpu|dp|seg_id_ex|RD2E[0][7]~q  & (!\cpu|dp|seg_id_ex|VSIFlagE [1] & !\cpu|dp|seg_id_ex|VSIFlagE [0]))) # (!\cpu|dp|alu_lanes|mux3_1|y[7]~8_combout )

	.dataa(\cpu|dp|seg_id_ex|RD2E[0][7]~q ),
	.datab(\cpu|dp|seg_id_ex|VSIFlagE [1]),
	.datac(\cpu|dp|seg_id_ex|VSIFlagE [0]),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[7]~8_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|mux3_1|y[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|mux3_1|y[7]~43 .lut_mask = 16'h02FF;
defparam \cpu|dp|alu_lanes|mux3_1|y[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y39_N2
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Add0~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Add0~0_combout  = \cpu|dp|seg_id_ex|ALUControlE [2] $ (\cpu|dp|alu_lanes|mux3_1|y[7]~43_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[7]~43_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Add0~0 .lut_mask = 16'h0FF0;
defparam \cpu|dp|alu_lanes|alu1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y39_N22
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Add0~24 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Add0~24_combout  = ((\cpu|dp|seg_id_ex|RD1E[0][7]~q  $ (\cpu|dp|alu_lanes|alu1|Add0~0_combout  $ (!\cpu|dp|alu_lanes|alu1|Add0~23 )))) # (GND)
// \cpu|dp|alu_lanes|alu1|Add0~25  = CARRY((\cpu|dp|seg_id_ex|RD1E[0][7]~q  & ((\cpu|dp|alu_lanes|alu1|Add0~0_combout ) # (!\cpu|dp|alu_lanes|alu1|Add0~23 ))) # (!\cpu|dp|seg_id_ex|RD1E[0][7]~q  & (\cpu|dp|alu_lanes|alu1|Add0~0_combout  & 
// !\cpu|dp|alu_lanes|alu1|Add0~23 )))

	.dataa(\cpu|dp|seg_id_ex|RD1E[0][7]~q ),
	.datab(\cpu|dp|alu_lanes|alu1|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu_lanes|alu1|Add0~23 ),
	.combout(\cpu|dp|alu_lanes|alu1|Add0~24_combout ),
	.cout(\cpu|dp|alu_lanes|alu1|Add0~25 ));
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Add0~24 .lut_mask = 16'h698E;
defparam \cpu|dp|alu_lanes|alu1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y39_N4
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux1~5 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux1~5_combout  = (\cpu|dp|seg_id_ex|ALUControlE [0] & ((\cpu|dp|alu_lanes|mux3_1|y[7]~43_combout ) # ((\cpu|dp|seg_id_ex|ALUControlE [1])))) # (!\cpu|dp|seg_id_ex|ALUControlE [0] & (((\cpu|dp|alu_lanes|alu1|Add0~24_combout  & 
// !\cpu|dp|seg_id_ex|ALUControlE [1]))))

	.dataa(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[7]~43_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Add0~24_combout ),
	.datad(\cpu|dp|seg_id_ex|ALUControlE [1]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux1~5 .lut_mask = 16'hAAD8;
defparam \cpu|dp|alu_lanes|alu1|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y39_N28
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux1~6 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux1~6_combout  = (\cpu|dp|seg_id_ex|ALUControlE [1] & ((\cpu|dp|seg_id_ex|RD1E[0][7]~q  & ((\cpu|dp|alu_lanes|alu1|Mux1~5_combout ) # (!\cpu|dp|alu_lanes|mux3_1|y[7]~43_combout ))) # (!\cpu|dp|seg_id_ex|RD1E[0][7]~q  & 
// ((\cpu|dp|alu_lanes|mux3_1|y[7]~43_combout ))))) # (!\cpu|dp|seg_id_ex|ALUControlE [1] & (\cpu|dp|alu_lanes|alu1|Mux1~5_combout ))

	.dataa(\cpu|dp|seg_id_ex|ALUControlE [1]),
	.datab(\cpu|dp|alu_lanes|alu1|Mux1~5_combout ),
	.datac(\cpu|dp|seg_id_ex|RD1E[0][7]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[7]~43_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux1~6 .lut_mask = 16'hCEE4;
defparam \cpu|dp|alu_lanes|alu1|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y40_N28
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux1~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux1~0_combout  = (!\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout  & ((\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout  & (\cpu|dp|seg_id_ex|RD1E[0][6]~q )) # (!\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout  & ((\cpu|dp|seg_id_ex|RD1E[0][7]~q )))))

	.dataa(\cpu|dp|seg_id_ex|RD1E[0][6]~q ),
	.datab(\cpu|dp|seg_id_ex|RD1E[0][7]~q ),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux1~0 .lut_mask = 16'h0A0C;
defparam \cpu|dp|alu_lanes|alu1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N8
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux1~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux1~1_combout  = (!\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout  & ((\cpu|dp|alu_lanes|alu1|Mux1~0_combout ) # ((\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout  & \cpu|dp|alu_lanes|alu1|ShiftLeft0~0_combout ))))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|ShiftLeft0~0_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Mux1~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux1~1 .lut_mask = 16'h5540;
defparam \cpu|dp|alu_lanes|alu1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y40_N12
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux1~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux1~2_combout  = (\cpu|dp|alu_lanes|alu1|Mux4~0_combout  & ((\cpu|dp|alu_lanes|alu1|Mux1~1_combout ) # ((\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout  & \cpu|dp|alu_lanes|alu1|ShiftLeft0~3_combout ))))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux1~1_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux4~0_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|ShiftLeft0~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux1~2 .lut_mask = 16'hE0C0;
defparam \cpu|dp|alu_lanes|alu1|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N22
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux1~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux1~3_combout  = (\cpu|dp|alu_lanes|alu1|Mux1~2_combout ) # ((!\cpu|dp|seg_id_ex|ALUControlE [0] & (\cpu|dp|alu_lanes|alu1|Mux2~0_combout  & \cpu|dp|alu_lanes|alu1|Mux5~0_combout )))

	.dataa(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.datab(\cpu|dp|alu_lanes|alu1|Mux2~0_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux5~0_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Mux1~2_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux1~3 .lut_mask = 16'hFF40;
defparam \cpu|dp|alu_lanes|alu1|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y39_N0
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux1~4 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux1~4_combout  = (\cpu|dp|seg_id_ex|ALUControlE [2] & ((\cpu|dp|seg_id_ex|ALUControlE [1] & (\cpu|dp|alu_lanes|alu1|Add0~24_combout )) # (!\cpu|dp|seg_id_ex|ALUControlE [1] & ((\cpu|dp|alu_lanes|alu1|Mux1~3_combout )))))

	.dataa(\cpu|dp|alu_lanes|alu1|Add0~24_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux1~3_combout ),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datad(\cpu|dp|seg_id_ex|ALUControlE [1]),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux1~4 .lut_mask = 16'hA0C0;
defparam \cpu|dp|alu_lanes|alu1|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y39_N30
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux1~7 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux1~7_combout  = (\cpu|dp|alu_lanes|alu1|Mux1~4_combout ) # ((\cpu|dp|alu_lanes|alu1|Mux1~6_combout  & !\cpu|dp|seg_id_ex|ALUControlE [2]))

	.dataa(gnd),
	.datab(\cpu|dp|alu_lanes|alu1|Mux1~6_combout ),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datad(\cpu|dp|alu_lanes|alu1|Mux1~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux1~7 .lut_mask = 16'hFF0C;
defparam \cpu|dp|alu_lanes|alu1|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y39_N31
dffeas \cpu|dp|seg_ex_mem|ALUOutputM[0][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|alu_lanes|alu1|Mux1~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUOutputM[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUOutputM[0][7] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUOutputM[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y39_N23
dffeas \cpu|dp|seg_mem_wb|ALUOutputW[0][7] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_ex_mem|ALUOutputM[0][7]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUOutputW[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUOutputW[0][7] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUOutputW[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y40_N29
dffeas \cpu|pcu|flagreg1|q[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_mem_wb|ALUOutputW[0][7]~q ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcu|flagreg1|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcu|flagreg1|q[1] .is_wysiwyg = "true";
defparam \cpu|pcu|flagreg1|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y39_N24
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Add0~26 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Add0~26_combout  = \cpu|dp|alu_lanes|alu1|Add0~25  $ (\cpu|dp|seg_id_ex|ALUControlE [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_id_ex|ALUControlE [1]),
	.cin(\cpu|dp|alu_lanes|alu1|Add0~25 ),
	.combout(\cpu|dp|alu_lanes|alu1|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Add0~26 .lut_mask = 16'h0FF0;
defparam \cpu|dp|alu_lanes|alu1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y39_N26
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux0~3 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux0~3_combout  = (\cpu|dp|alu_lanes|alu1|Add0~26_combout  & ((\cpu|dp|seg_id_ex|ALUControlE [1] & ((\cpu|dp|seg_id_ex|ALUControlE [2]))) # (!\cpu|dp|seg_id_ex|ALUControlE [1] & (!\cpu|dp|seg_id_ex|ALUControlE [0] & 
// !\cpu|dp|seg_id_ex|ALUControlE [2]))))

	.dataa(\cpu|dp|seg_id_ex|ALUControlE [1]),
	.datab(\cpu|dp|seg_id_ex|ALUControlE [0]),
	.datac(\cpu|dp|seg_id_ex|ALUControlE [2]),
	.datad(\cpu|dp|alu_lanes|alu1|Add0~26_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux0~3 .lut_mask = 16'hA100;
defparam \cpu|dp|alu_lanes|alu1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N4
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|ShiftLeft0~10 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|ShiftLeft0~10_combout  = (\cpu|dp|alu_lanes|mux3_1|y[3]~44_combout  & (((\cpu|dp|seg_id_ex|RD1E[0][0]~q  & !\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout )))) # (!\cpu|dp|alu_lanes|mux3_1|y[3]~44_combout  & 
// (\cpu|dp|seg_id_ex|RD1E[0][7]~q  & ((\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout ))))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[3]~44_combout ),
	.datab(\cpu|dp|seg_id_ex|RD1E[0][7]~q ),
	.datac(\cpu|dp|seg_id_ex|RD1E[0][0]~q ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[0]~34_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|ShiftLeft0~10 .lut_mask = 16'h44A0;
defparam \cpu|dp|alu_lanes|alu1|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N2
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|ShiftLeft0~11 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|ShiftLeft0~11_combout  = (\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout  & (\cpu|dp|alu_lanes|alu1|ShiftLeft0~8_combout  & ((!\cpu|dp|alu_lanes|mux3_1|y[3]~44_combout )))) # (!\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout  & 
// (((\cpu|dp|alu_lanes|alu1|ShiftLeft0~10_combout ))))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[1]~35_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|ShiftLeft0~8_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|ShiftLeft0~10_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[3]~44_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|ShiftLeft0~11 .lut_mask = 16'h50D8;
defparam \cpu|dp|alu_lanes|alu1|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N10
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|ShiftLeft0~14 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|ShiftLeft0~14_combout  = (\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout  & (!\cpu|dp|alu_lanes|mux3_1|y[3]~44_combout  & (\cpu|dp|alu_lanes|alu1|ShiftLeft0~13_combout ))) # (!\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout  & 
// (((\cpu|dp|alu_lanes|alu1|ShiftLeft0~11_combout ))))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[3]~44_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|ShiftLeft0~13_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[2]~38_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|ShiftLeft0~11_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|ShiftLeft0~14 .lut_mask = 16'h4F40;
defparam \cpu|dp|alu_lanes|alu1|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N28
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|ShiftRight0~6 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|ShiftRight0~6_combout  = (\cpu|dp|alu_lanes|mux3_1|y[7]~43_combout ) # ((\cpu|dp|alu_lanes|mux3_1|y[4]~39_combout ) # ((\cpu|dp|alu_lanes|mux3_1|y[6]~12_combout ) # (\cpu|dp|alu_lanes|mux3_1|y[5]~33_combout )))

	.dataa(\cpu|dp|alu_lanes|mux3_1|y[7]~43_combout ),
	.datab(\cpu|dp|alu_lanes|mux3_1|y[4]~39_combout ),
	.datac(\cpu|dp|alu_lanes|mux3_1|y[6]~12_combout ),
	.datad(\cpu|dp|alu_lanes|mux3_1|y[5]~33_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|ShiftRight0~6 .lut_mask = 16'hFFFE;
defparam \cpu|dp|alu_lanes|alu1|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N6
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Mux0~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Mux0~2_combout  = (\cpu|dp|alu_lanes|alu1|ShiftLeft0~14_combout  & (\cpu|dp|alu_lanes|alu1|Mux5~11_combout  & (\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout  & !\cpu|dp|alu_lanes|alu1|ShiftRight0~6_combout )))

	.dataa(\cpu|dp|alu_lanes|alu1|ShiftLeft0~14_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux5~11_combout ),
	.datac(\cpu|dp|seg_ex_mem|ALUOutputM[1][0]~72_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Mux0~2 .lut_mask = 16'h0080;
defparam \cpu|dp|alu_lanes|alu1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N12
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Equal0~0 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Equal0~0_combout  = (!\cpu|dp|alu_lanes|alu1|Mux6~5_combout  & (!\cpu|dp|alu_lanes|alu1|Mux2~7_combout  & (!\cpu|dp|alu_lanes|alu1|Mux5~12_combout  & !\cpu|dp|alu_lanes|alu1|Mux3~5_combout )))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux6~5_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux2~7_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux5~12_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Mux3~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Equal0~0 .lut_mask = 16'h0001;
defparam \cpu|dp|alu_lanes|alu1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N28
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Equal0~1 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Equal0~1_combout  = (!\cpu|dp|alu_lanes|alu1|Mux8~8_combout  & (!\cpu|dp|alu_lanes|alu1|Mux0~3_combout  & (!\cpu|dp|alu_lanes|alu1|Mux0~2_combout  & \cpu|dp|alu_lanes|alu1|Equal0~0_combout )))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux8~8_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux0~3_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux0~2_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Equal0~1 .lut_mask = 16'h0100;
defparam \cpu|dp|alu_lanes|alu1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N18
cycloneiv_lcell_comb \cpu|dp|alu_lanes|alu1|Equal0~2 (
// Equation(s):
// \cpu|dp|alu_lanes|alu1|Equal0~2_combout  = (!\cpu|dp|alu_lanes|alu1|Mux7~8_combout  & (!\cpu|dp|alu_lanes|alu1|Mux1~7_combout  & (!\cpu|dp|alu_lanes|alu1|Mux4~8_combout  & \cpu|dp|alu_lanes|alu1|Equal0~1_combout )))

	.dataa(\cpu|dp|alu_lanes|alu1|Mux7~8_combout ),
	.datab(\cpu|dp|alu_lanes|alu1|Mux1~7_combout ),
	.datac(\cpu|dp|alu_lanes|alu1|Mux4~8_combout ),
	.datad(\cpu|dp|alu_lanes|alu1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu_lanes|alu1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu_lanes|alu1|Equal0~2 .lut_mask = 16'h0100;
defparam \cpu|dp|alu_lanes|alu1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N19
dffeas \cpu|dp|seg_ex_mem|ALUFlagsM[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|alu_lanes|alu1|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_ex_mem|ALUFlagsM [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_ex_mem|ALUFlagsM[0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_ex_mem|ALUFlagsM[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N0
cycloneiv_lcell_comb \cpu|dp|seg_mem_wb|ALUFlagsW[0]~feeder (
// Equation(s):
// \cpu|dp|seg_mem_wb|ALUFlagsW[0]~feeder_combout  = \cpu|dp|seg_ex_mem|ALUFlagsM [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|seg_ex_mem|ALUFlagsM [0]),
	.cin(gnd),
	.combout(\cpu|dp|seg_mem_wb|ALUFlagsW[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUFlagsW[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|seg_mem_wb|ALUFlagsW[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N1
dffeas \cpu|dp|seg_mem_wb|ALUFlagsW[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|seg_mem_wb|ALUFlagsW[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|seg_mem_wb|ALUFlagsW [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|seg_mem_wb|ALUFlagsW[0] .is_wysiwyg = "true";
defparam \cpu|dp|seg_mem_wb|ALUFlagsW[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y40_N5
dffeas \cpu|pcu|flagreg1|q[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|seg_mem_wb|ALUFlagsW [0]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|seg_id_ex|FlagsWriteE_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcu|flagreg1|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcu|flagreg1|q[0] .is_wysiwyg = "true";
defparam \cpu|pcu|flagreg1|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N4
cycloneiv_lcell_comb \cpu|pcu|pcreg|q[7]~1 (
// Equation(s):
// \cpu|pcu|pcreg|q[7]~1_combout  = (\instr_mem|RAM~47_combout  & (((!\cpu|pcu|flagreg1|q [0])))) # (!\instr_mem|RAM~47_combout  & (!\cpu|pcu|flagreg1|q [1] & ((!\cpu|pcu|pcreg|q[7]~0_combout ))))

	.dataa(\instr_mem|RAM~47_combout ),
	.datab(\cpu|pcu|flagreg1|q [1]),
	.datac(\cpu|pcu|flagreg1|q [0]),
	.datad(\cpu|pcu|pcreg|q[7]~0_combout ),
	.cin(gnd),
	.combout(\cpu|pcu|pcreg|q[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcu|pcreg|q[7]~1 .lut_mask = 16'h0A1B;
defparam \cpu|pcu|pcreg|q[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N0
cycloneiv_lcell_comb \cpu|pcu|pcreg|q[7]~2 (
// Equation(s):
// \cpu|pcu|pcreg|q[7]~2_combout  = (\instr_mem|RAM~47_combout ) # ((\cpu|pcu|pcreg|q [6] & ((\instr_mem|RAM~26_combout ))) # (!\cpu|pcu|pcreg|q [6] & (\instr_mem|RAM~25_combout )))

	.dataa(\instr_mem|RAM~25_combout ),
	.datab(\cpu|pcu|pcreg|q [6]),
	.datac(\instr_mem|RAM~47_combout ),
	.datad(\instr_mem|RAM~26_combout ),
	.cin(gnd),
	.combout(\cpu|pcu|pcreg|q[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcu|pcreg|q[7]~2 .lut_mask = 16'hFEF2;
defparam \cpu|pcu|pcreg|q[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N10
cycloneiv_lcell_comb \cpu|pcu|pcreg|q[7]~3 (
// Equation(s):
// \cpu|pcu|pcreg|q[7]~3_combout  = (\cpu|pcu|pcreg|q[7]~1_combout ) # ((\cpu|pcu|pcreg|q[7]~0_combout  & ((\cpu|pcu|pcreg|q[7]~2_combout ) # (!\instr_mem|RAM~23_combout ))))

	.dataa(\instr_mem|RAM~23_combout ),
	.datab(\cpu|pcu|pcreg|q[7]~0_combout ),
	.datac(\cpu|pcu|pcreg|q[7]~1_combout ),
	.datad(\cpu|pcu|pcreg|q[7]~2_combout ),
	.cin(gnd),
	.combout(\cpu|pcu|pcreg|q[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcu|pcreg|q[7]~3 .lut_mask = 16'hFCF4;
defparam \cpu|pcu|pcreg|q[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y39_N1
cycloneiv_io_ibuf \start~input (
	.i(start),
	.ibar(gnd),
	.o(\start~input_o ));
// synopsys translate_off
defparam \start~input .bus_hold = "false";
defparam \start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N18
cycloneiv_lcell_comb \cpu|pcu|pcreg|q[8]~11 (
// Equation(s):
// \cpu|pcu|pcreg|q[8]~11_combout  = (\cpu|pcu|pcreg|q [8] & !\start~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|pcu|pcreg|q [8]),
	.datad(\start~input_o ),
	.cin(gnd),
	.combout(\cpu|pcu|pcreg|q[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcu|pcreg|q[8]~11 .lut_mask = 16'h00F0;
defparam \cpu|pcu|pcreg|q[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N16
cycloneiv_lcell_comb \cpu|pcu|Add0~16 (
// Equation(s):
// \cpu|pcu|Add0~16_combout  = \cpu|pcu|pcreg|q [8] $ (!\cpu|pcu|Add0~15 )

	.dataa(gnd),
	.datab(\cpu|pcu|pcreg|q [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|pcu|Add0~15 ),
	.combout(\cpu|pcu|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcu|Add0~16 .lut_mask = 16'hC3C3;
defparam \cpu|pcu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N8
cycloneiv_lcell_comb \cpu|pcu|pcreg|q[8]~12 (
// Equation(s):
// \cpu|pcu|pcreg|q[8]~12_combout  = (\cpu|pcu|pcreg|q[8]~11_combout ) # ((\cpu|pcu|pcreg|q[7]~3_combout  & (\cpu|pcu|pcreg|q[2]~6_combout  & \cpu|pcu|Add0~16_combout )))

	.dataa(\cpu|pcu|pcreg|q[7]~3_combout ),
	.datab(\cpu|pcu|pcreg|q[8]~11_combout ),
	.datac(\cpu|pcu|pcreg|q[2]~6_combout ),
	.datad(\cpu|pcu|Add0~16_combout ),
	.cin(gnd),
	.combout(\cpu|pcu|pcreg|q[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcu|pcreg|q[8]~12 .lut_mask = 16'hECCC;
defparam \cpu|pcu|pcreg|q[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N9
dffeas \cpu|pcu|pcreg|q[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|pcu|pcreg|q[8]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcu|pcreg|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcu|pcreg|q[8] .is_wysiwyg = "true";
defparam \cpu|pcu|pcreg|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N18
cycloneiv_lcell_comb \instr_mem|RAM~17 (
// Equation(s):
// \instr_mem|RAM~17_combout  = (\cpu|pcu|pcreg|q [6] & (!\cpu|pcu|pcreg|q [3] & ((\cpu|pcu|pcreg|q [5]) # (\cpu|pcu|pcreg|q [4])))) # (!\cpu|pcu|pcreg|q [6] & (\cpu|pcu|pcreg|q [3] & (\cpu|pcu|pcreg|q [5] $ (\cpu|pcu|pcreg|q [4]))))

	.dataa(\cpu|pcu|pcreg|q [6]),
	.datab(\cpu|pcu|pcreg|q [3]),
	.datac(\cpu|pcu|pcreg|q [5]),
	.datad(\cpu|pcu|pcreg|q [4]),
	.cin(gnd),
	.combout(\instr_mem|RAM~17_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~17 .lut_mask = 16'h2660;
defparam \instr_mem|RAM~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N20
cycloneiv_lcell_comb \instr_mem|RAM~18 (
// Equation(s):
// \instr_mem|RAM~18_combout  = (\cpu|pcu|pcreg|q [2] & (!\cpu|pcu|pcreg|q [7] & ((\instr_mem|RAM~17_combout )))) # (!\cpu|pcu|pcreg|q [2] & (\cpu|pcu|pcreg|q [7] & (\instr_mem|RAM~16_combout )))

	.dataa(\cpu|pcu|pcreg|q [2]),
	.datab(\cpu|pcu|pcreg|q [7]),
	.datac(\instr_mem|RAM~16_combout ),
	.datad(\instr_mem|RAM~17_combout ),
	.cin(gnd),
	.combout(\instr_mem|RAM~18_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~18 .lut_mask = 16'h6240;
defparam \instr_mem|RAM~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N14
cycloneiv_lcell_comb \instr_mem|RAM~19 (
// Equation(s):
// \instr_mem|RAM~19_combout  = (!\cpu|pcu|pcreg|q [8] & \instr_mem|RAM~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|pcu|pcreg|q [8]),
	.datad(\instr_mem|RAM~18_combout ),
	.cin(gnd),
	.combout(\instr_mem|RAM~19_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~19 .lut_mask = 16'h0F00;
defparam \instr_mem|RAM~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N18
cycloneiv_lcell_comb \instr_mem|RAM~24 (
// Equation(s):
// \instr_mem|RAM~24_combout  = (\cpu|pcu|pcreg|q [6] & (!\cpu|pcu|pcreg|q [3] & (\cpu|pcu|pcreg|q [4] $ (\cpu|pcu|pcreg|q [5])))) # (!\cpu|pcu|pcreg|q [6] & (((\cpu|pcu|pcreg|q [5] & \cpu|pcu|pcreg|q [3]))))

	.dataa(\cpu|pcu|pcreg|q [6]),
	.datab(\cpu|pcu|pcreg|q [4]),
	.datac(\cpu|pcu|pcreg|q [5]),
	.datad(\cpu|pcu|pcreg|q [3]),
	.cin(gnd),
	.combout(\instr_mem|RAM~24_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~24 .lut_mask = 16'h5028;
defparam \instr_mem|RAM~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N14
cycloneiv_lcell_comb \cpu|pcu|pcreg|q[2]~4 (
// Equation(s):
// \cpu|pcu|pcreg|q[2]~4_combout  = (\cpu|pcu|pcreg|q [2] & ((\instr_mem|RAM~24_combout ) # ((\instr_mem|RAM~21_combout )))) # (!\cpu|pcu|pcreg|q [2] & (((\instr_mem|RAM~22_combout ))))

	.dataa(\cpu|pcu|pcreg|q [2]),
	.datab(\instr_mem|RAM~24_combout ),
	.datac(\instr_mem|RAM~22_combout ),
	.datad(\instr_mem|RAM~21_combout ),
	.cin(gnd),
	.combout(\cpu|pcu|pcreg|q[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcu|pcreg|q[2]~4 .lut_mask = 16'hFAD8;
defparam \cpu|pcu|pcreg|q[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N16
cycloneiv_lcell_comb \cpu|pcu|pcreg|q[2]~5 (
// Equation(s):
// \cpu|pcu|pcreg|q[2]~5_combout  = (\cpu|pcu|pcreg|q[2]~4_combout ) # ((\cpu|pcu|pcreg|q [6] & ((!\instr_mem|RAM~26_combout ))) # (!\cpu|pcu|pcreg|q [6] & (!\instr_mem|RAM~25_combout )))

	.dataa(\instr_mem|RAM~25_combout ),
	.datab(\cpu|pcu|pcreg|q [6]),
	.datac(\cpu|pcu|pcreg|q[2]~4_combout ),
	.datad(\instr_mem|RAM~26_combout ),
	.cin(gnd),
	.combout(\cpu|pcu|pcreg|q[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcu|pcreg|q[2]~5 .lut_mask = 16'hF1FD;
defparam \cpu|pcu|pcreg|q[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N26
cycloneiv_lcell_comb \cpu|pcu|pcreg|q[2]~6 (
// Equation(s):
// \cpu|pcu|pcreg|q[2]~6_combout  = (\start~input_o  & (((!\cpu|pcu|pcreg|q [7] & \cpu|pcu|pcreg|q[2]~5_combout )) # (!\instr_mem|RAM~19_combout )))

	.dataa(\instr_mem|RAM~19_combout ),
	.datab(\start~input_o ),
	.datac(\cpu|pcu|pcreg|q [7]),
	.datad(\cpu|pcu|pcreg|q[2]~5_combout ),
	.cin(gnd),
	.combout(\cpu|pcu|pcreg|q[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcu|pcreg|q[2]~6 .lut_mask = 16'h4C44;
defparam \cpu|pcu|pcreg|q[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N2
cycloneiv_lcell_comb \cpu|pcu|pcreg|q[2]~7 (
// Equation(s):
// \cpu|pcu|pcreg|q[2]~7_combout  = (\cpu|pcu|pcreg|q[2]~6_combout  & ((\cpu|pcu|pcreg|q[7]~3_combout  & ((\cpu|pcu|Add0~0_combout ))) # (!\cpu|pcu|pcreg|q[7]~3_combout  & (\instr_mem|RAM~31_combout ))))

	.dataa(\instr_mem|RAM~31_combout ),
	.datab(\cpu|pcu|Add0~0_combout ),
	.datac(\cpu|pcu|pcreg|q[7]~3_combout ),
	.datad(\cpu|pcu|pcreg|q[2]~6_combout ),
	.cin(gnd),
	.combout(\cpu|pcu|pcreg|q[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcu|pcreg|q[2]~7 .lut_mask = 16'hCA00;
defparam \cpu|pcu|pcreg|q[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N24
cycloneiv_lcell_comb \cpu|pcu|pcreg|q[2]~8 (
// Equation(s):
// \cpu|pcu|pcreg|q[2]~8_combout  = (\cpu|pcu|pcreg|q[2]~7_combout ) # ((!\cpu|pcu|pcreg|q[2]~6_combout  & \cpu|pcu|pcreg|q [2]))

	.dataa(\cpu|pcu|pcreg|q[2]~6_combout ),
	.datab(gnd),
	.datac(\cpu|pcu|pcreg|q [2]),
	.datad(\cpu|pcu|pcreg|q[2]~7_combout ),
	.cin(gnd),
	.combout(\cpu|pcu|pcreg|q[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcu|pcreg|q[2]~8 .lut_mask = 16'hFF50;
defparam \cpu|pcu|pcreg|q[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N25
dffeas \cpu|pcu|pcreg|q[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|pcu|pcreg|q[2]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pcu|pcreg|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pcu|pcreg|q[2] .is_wysiwyg = "true";
defparam \cpu|pcu|pcreg|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N30
cycloneiv_lcell_comb \instr_mem|RAM~47 (
// Equation(s):
// \instr_mem|RAM~47_combout  = (\cpu|pcu|pcreg|q [2] & (!\cpu|pcu|pcreg|q [7] & (\instr_mem|RAM~24_combout  & !\cpu|pcu|pcreg|q [8])))

	.dataa(\cpu|pcu|pcreg|q [2]),
	.datab(\cpu|pcu|pcreg|q [7]),
	.datac(\instr_mem|RAM~24_combout ),
	.datad(\cpu|pcu|pcreg|q [8]),
	.cin(gnd),
	.combout(\instr_mem|RAM~47_combout ),
	.cout());
// synopsys translate_off
defparam \instr_mem|RAM~47 .lut_mask = 16'h0020;
defparam \instr_mem|RAM~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y40_N6
cycloneiv_lcell_comb \cpu|pcu|Equal0~0 (
// Equation(s):
// \cpu|pcu|Equal0~0_combout  = (!\instr_mem|RAM~47_combout  & (!\instr_mem|RAM~23_combout  & (\instr_mem|RAM~19_combout  & !\instr_mem|RAM~27_combout )))

	.dataa(\instr_mem|RAM~47_combout ),
	.datab(\instr_mem|RAM~23_combout ),
	.datac(\instr_mem|RAM~19_combout ),
	.datad(\instr_mem|RAM~27_combout ),
	.cin(gnd),
	.combout(\cpu|pcu|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcu|Equal0~0 .lut_mask = 16'h0010;
defparam \cpu|pcu|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign EndFlag = \EndFlag~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_NCEO~	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// ~ALTERA_DATA0~	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_NCSO~	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_NCSO~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_NCSO~~ibuf_o ;


endmodule
