$date
	Sat Dec 11 10:48:48 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module comparator $end
$var wire 4 ! a [3:0] $end
$var wire 4 " b [3:0] $end
$var reg 1 # equal $end
$var reg 1 $ greater $end
$var reg 1 % lower $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
1$
0#
bz "
bz !
$end
