Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto f6c95f69d9eb4263a4efcd5a6a528bdb --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RegFile_TestBench_behav xil_defaultlib.RegFile_TestBench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [/home/diego/Desktop/SemArq/211573851_P7/register_file/register_file.srcs/sources_1/new/Reg_File.v:40]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [/home/diego/Desktop/SemArq/211573851_P7/register_file/register_file.srcs/sources_1/new/Reg_File.v:41]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [/home/diego/Desktop/SemArq/211573851_P7/register_file/register_file.srcs/sources_1/new/Reg_File.v:42]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rst [/home/diego/Desktop/SemArq/211573851_P7/register_file/register_file.srcs/sources_1/new/Reg_File.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decodificador
Compiling module xil_defaultlib.flipFlopD8
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.RegFile_TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot RegFile_TestBench_behav
