
Efinity Interface Designer Timing Report
Version: 2019.3.272
Date: 2020-02-01 21:48

Copyright (C) 2017 - 2019 Efinix Inc. All rights reserved.

Device: T20F256
Project: Mcst2MIIDebug
Timing Model: C4 (final)

---------- 1. PLL Timing Report (begin) ----------

+-------------+-------------+-----------------------+
|    Clock    | Period (ns) | Phase Shift (degrees) |
+-------------+-------------+-----------------------+
|  TxMcstClk  |    10.00    |           0           |
|  TxMcstSClk |     2.50    |           90          |
|   TxSysClk  |    10.00    |           0           |
|    SysClk   |     7.50    |           0           |
|  DPllRefClk |    10.00    |           0           |
|  LvdsTxClk  |     2.50    |           90          |
|  TxMcstClkA |     9.70    |           0           |
| TxMcstSClkA |     9.70    |           0           |
|  TxSysClkA  |     9.70    |           0           |
|  RxMcstSClk |     2.50    |           90          |
|  RxTestClk  |    80.00    |           0           |
|  RxMcstClk  |    10.00    |           0           |
+-------------+-------------+-----------------------+

---------- PLL Timing Report (end) ----------

---------- 2. GPIO Timing Report (begin) ----------

Clock Network Delay:
=====================

+-----------+----------+----------+
| Clock Pin | Max (ns) | Min (ns) |
+-----------+----------+----------+
|  Clk50MIn |  4.110   |  2.055   |
| RxMcstClk |  4.110   |  2.055   |
+-----------+----------+----------+

Clkout GPIO Configuration:
===========================

+---------------+-----------+--------------+----------+----------+
| Instance Name | Clock Pin |  Parameter   | Max (ns) | Min (ns) |
+---------------+-----------+--------------+----------+----------+
|  TestLvdsClk  | RxMcstClk | GPIO_CLK_OUT |  7.769   |  3.885   |
+---------------+-----------+--------------+----------+----------+

Non-registered GPIO Configuration:
===================================

+---------------+----------+-------------+----------+----------+
| Instance Name | Pin Name |  Parameter  | Max (ns) | Min (ns) |
+---------------+----------+-------------+----------+----------+
|    Clk50MIn   | Clk50MIn | GPIO_CLK_IN |  1.401   |  0.701   |
|     LED[0]    |  LED[0]  |   GPIO_OUT  |  3.511   |  1.756   |
|     LED[1]    |  LED[1]  |   GPIO_OUT  |  3.511   |  1.756   |
|     LED[2]    |  LED[2]  |   GPIO_OUT  |  3.511   |  1.756   |
|     LED[3]    |  LED[3]  |   GPIO_OUT  |  3.511   |  1.756   |
|     LED[4]    |  LED[4]  |   GPIO_OUT  |  3.511   |  1.756   |
|     LED[5]    |  LED[5]  |   GPIO_OUT  |  3.511   |  1.756   |
|     LED[6]    |  LED[6]  |   GPIO_OUT  |  3.511   |  1.756   |
|     LED[7]    |  LED[7]  |   GPIO_OUT  |  3.511   |  1.756   |
+---------------+----------+-------------+----------+----------+

---------- GPIO Timing Report (end) ----------

---------- 3. LVDS Rx Timing Report (begin) ----------

---------- LVDS Rx Timing Report (end) ----------

---------- 4. LVDS Tx Timing Report (begin) ----------

---------- LVDS Tx Timing Report (end) ----------

---------- 5. JTAG Timing Report (begin) ----------

+---------------+----------------+-----------+----------+----------+
| Instance Name |    Pin Name    | Parameter | Max (ns) | Min (ns) |
+---------------+----------------+-----------+----------+----------+
|   jtag_inst1  | jtag_inst1_TDI |  JTAG_IN  |  2.415   |  1.208   |
|   jtag_inst1  | jtag_inst1_TMS |  JTAG_IN  |  1.755   |  0.877   |
+---------------+----------------+-----------+----------+----------+

---------- JTAG Timing Report (end) ----------
