// Seed: 599809751
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    module_0,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  input wire id_27;
  inout wire id_26;
  input wire id_25;
  inout wire id_24;
  input wire id_23;
  input wire id_22;
  inout wire id_21;
  output wire id_20;
  output tri0 id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  assign module_1.id_0 = 0;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_19 = -1;
endmodule
module module_1 #(
    parameter id_10 = 32'd96
) (
    input uwire id_0,
    input tri id_1,
    input supply1 id_2,
    input uwire id_3,
    input tri id_4,
    input wand id_5,
    input tri0 id_6,
    input supply0 id_7,
    input supply0 id_8,
    input wor id_9,
    input wand _id_10,
    input supply1 id_11
    , id_24,
    input uwire id_12,
    input wor id_13,
    output supply1 id_14,
    input wire id_15,
    output tri0 id_16,
    input supply0 id_17,
    input wor id_18,
    input tri0 id_19,
    input tri id_20,
    input supply1 id_21,
    output tri0 id_22
);
  logic [1 : id_10] id_25 = 1;
  module_0 modCall_1 (
      id_24,
      id_25,
      id_24,
      id_25,
      id_24,
      id_25,
      id_24,
      id_25,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_25,
      id_24,
      id_24,
      id_24,
      id_24,
      id_25,
      id_25,
      id_24,
      id_24,
      id_25,
      id_24,
      id_25,
      id_25,
      id_24
  );
  wire id_26;
  assign id_16 = id_25;
  assign id_22 = -1;
endmodule
