Analysis & Synthesis report for TASK_1
Fri Jun 05 13:13:38 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for Project_V1:inst8|FBCV_RAM:inst|altsyncram:altsyncram_component|altsyncram_jfo1:auto_generated
 14. Parameter Settings for User Entity Instance: Project_V1:inst8|LPM_ADD_SUB:ALU
 15. Parameter Settings for User Entity Instance: Project_V1:inst8|BUSMUX:MUX_LS
 16. Parameter Settings for User Entity Instance: Project_V1:inst8|LPM_FF:PREV_SUM
 17. Parameter Settings for User Entity Instance: Project_V1:inst8|LPM_CONSTANT:Unit
 18. Parameter Settings for User Entity Instance: Project_V1:inst8|BUSMUX:MUX_RS
 19. Parameter Settings for User Entity Instance: Project_V1:inst8|FBCV_RAM:inst|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: Project_V1:inst8|LPM_CONSTANT:Base
 21. Parameter Settings for User Entity Instance: Project_V1:inst8|LPM_COUNTER:PC
 22. Parameter Settings for User Entity Instance: Project_V1:inst8|LPM_CONSTANT:Reset
 23. altsyncram Parameter Settings by Entity Instance
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 05 13:13:38 2020       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; TASK_1                                      ;
; Top-level Entity Name              ; FBCV_Testing_V1                             ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 142                                         ;
;     Total combinational functions  ; 126                                         ;
;     Dedicated logic registers      ; 30                                          ;
; Total registers                    ; 30                                          ;
; Total pins                         ; 99                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 65,536                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; FBCV_Testing_V1    ; TASK_1             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                      ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; ThreeBitRegister.bdf             ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/ThreeBitRegister.bdf        ;         ;
; COMBLOGFETCH.v                   ; yes             ; User Verilog HDL File              ; C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/COMBLOGFETCH.v              ;         ;
; Project_V1.bdf                   ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/Project_V1.bdf              ;         ;
; Fibonacci_ALU.v                  ; yes             ; User Verilog HDL File              ; C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/Fibonacci_ALU.v             ;         ;
; FBCV_RAM.v                       ; yes             ; User Wizard-Generated File         ; C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_RAM.v                  ;         ;
; FBC_FORCELOGIC.v                 ; yes             ; User Verilog HDL File              ; C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBC_FORCELOGIC.v            ;         ;
; Project_StateMachine_V1.bdf      ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/Project_StateMachine_V1.bdf ;         ;
; FBCV_COMBLOGSTATE.v              ; yes             ; User Verilog HDL File              ; C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_COMBLOGSTATE.v         ;         ;
; FBCV_Testing_V1.bdf              ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Testing_V1.bdf         ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                            ;         ;
; addcore.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/addcore.inc                                                ;         ;
; look_add.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/look_add.inc                                               ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                                               ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc                                               ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                    ;         ;
; aglobal191.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                             ;         ;
; db/add_sub_dlb.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/db/add_sub_dlb.tdf          ;         ;
; busmux.tdf                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf                                                 ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                                                ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                ;         ;
; muxlut.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/muxlut.inc                                                 ;         ;
; db/mux_tsc.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/db/mux_tsc.tdf              ;         ;
; lpm_ff.tdf                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_ff.tdf                                                 ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_constant.inc                                           ;         ;
; lpm_constant.tdf                 ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_constant.tdf                                           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                                             ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                      ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                                             ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                                              ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                                                 ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                                                 ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                               ;         ;
; db/altsyncram_jfo1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/db/altsyncram_jfo1.tdf      ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf                                            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                            ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cmpconst.inc                                               ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_compare.inc                                            ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.inc                                            ;         ;
; dffeea.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dffeea.inc                                                 ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                    ;         ;
; db/cntr_enh.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/db/cntr_enh.tdf             ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 142         ;
;                                             ;             ;
; Total combinational functions               ; 126         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 49          ;
;     -- 3 input functions                    ; 21          ;
;     -- <=2 input functions                  ; 56          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 79          ;
;     -- arithmetic mode                      ; 47          ;
;                                             ;             ;
; Total registers                             ; 30          ;
;     -- Dedicated logic registers            ; 30          ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 99          ;
; Total memory bits                           ; 65536       ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; CLOCK~input ;
; Maximum fan-out                             ; 46          ;
; Total fan-out                               ; 1074        ;
; Average fan-out                             ; 2.90        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                            ; Entity Name               ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |FBCV_Testing_V1                             ; 126 (1)             ; 30 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 99   ; 0            ; |FBCV_Testing_V1                                                                                               ; FBCV_Testing_V1           ; work         ;
;    |Project_StateMachine_V1:inst2|           ; 3 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FBCV_Testing_V1|Project_StateMachine_V1:inst2                                                                 ; Project_StateMachine_V1   ; work         ;
;       |FBCV_COMBLOGSTATE_VERILOG:inst3|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FBCV_Testing_V1|Project_StateMachine_V1:inst2|FBCV_COMBLOGSTATE_VERILOG:inst3                                 ; FBCV_COMBLOGSTATE_VERILOG ; work         ;
;       |ThreeBitRegister:inst2|               ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FBCV_Testing_V1|Project_StateMachine_V1:inst2|ThreeBitRegister:inst2                                          ; ThreeBitRegister          ; work         ;
;    |Project_V1:inst8|                        ; 122 (0)             ; 28 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FBCV_Testing_V1|Project_V1:inst8                                                                              ; Project_V1                ; work         ;
;       |FBCV_RAM:inst|                        ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FBCV_Testing_V1|Project_V1:inst8|FBCV_RAM:inst                                                                ; FBCV_RAM                  ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FBCV_Testing_V1|Project_V1:inst8|FBCV_RAM:inst|altsyncram:altsyncram_component                                ; altsyncram                ; work         ;
;             |altsyncram_jfo1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FBCV_Testing_V1|Project_V1:inst8|FBCV_RAM:inst|altsyncram:altsyncram_component|altsyncram_jfo1:auto_generated ; altsyncram_jfo1           ; work         ;
;       |Fibonacci_ALU:inst1|                  ; 62 (62)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FBCV_Testing_V1|Project_V1:inst8|Fibonacci_ALU:inst1                                                          ; Fibonacci_ALU             ; work         ;
;       |busmux:MUX_LS|                        ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FBCV_Testing_V1|Project_V1:inst8|busmux:MUX_LS                                                                ; busmux                    ; work         ;
;          |lpm_mux:$00000|                    ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FBCV_Testing_V1|Project_V1:inst8|busmux:MUX_LS|lpm_mux:$00000                                                 ; lpm_mux                   ; work         ;
;             |mux_tsc:auto_generated|         ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FBCV_Testing_V1|Project_V1:inst8|busmux:MUX_LS|lpm_mux:$00000|mux_tsc:auto_generated                          ; mux_tsc                   ; work         ;
;       |busmux:MUX_RS|                        ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FBCV_Testing_V1|Project_V1:inst8|busmux:MUX_RS                                                                ; busmux                    ; work         ;
;          |lpm_mux:$00000|                    ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FBCV_Testing_V1|Project_V1:inst8|busmux:MUX_RS|lpm_mux:$00000                                                 ; lpm_mux                   ; work         ;
;             |mux_tsc:auto_generated|         ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FBCV_Testing_V1|Project_V1:inst8|busmux:MUX_RS|lpm_mux:$00000|mux_tsc:auto_generated                          ; mux_tsc                   ; work         ;
;       |lpm_add_sub:ALU|                      ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FBCV_Testing_V1|Project_V1:inst8|lpm_add_sub:ALU                                                              ; lpm_add_sub               ; work         ;
;          |add_sub_dlb:auto_generated|        ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FBCV_Testing_V1|Project_V1:inst8|lpm_add_sub:ALU|add_sub_dlb:auto_generated                                   ; add_sub_dlb               ; work         ;
;       |lpm_counter:PC|                       ; 12 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FBCV_Testing_V1|Project_V1:inst8|lpm_counter:PC                                                               ; lpm_counter               ; work         ;
;          |cntr_enh:auto_generated|           ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FBCV_Testing_V1|Project_V1:inst8|lpm_counter:PC|cntr_enh:auto_generated                                       ; cntr_enh                  ; work         ;
;       |lpm_ff:PREV_SUM|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FBCV_Testing_V1|Project_V1:inst8|lpm_ff:PREV_SUM                                                              ; lpm_ff                    ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Project_V1:inst8|FBCV_RAM:inst|altsyncram:altsyncram_component|altsyncram_jfo1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; None ;
+----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                             ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |FBCV_Testing_V1|Project_V1:inst8|FBCV_RAM:inst ; FBCV_RAM.v      ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                 ;
+-----------------------------------------------------------+----------------------------------------+
; Register name                                             ; Reason for Removal                     ;
+-----------------------------------------------------------+----------------------------------------+
; Project_StateMachine_V1:inst2|ThreeBitRegister:inst2|inst ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1                     ;                                        ;
+-----------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 30    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 12    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 12    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |FBCV_Testing_V1|Project_V1:inst8|Fibonacci_ALU:inst1|FBCV_Reg[15] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Project_V1:inst8|FBCV_RAM:inst|altsyncram:altsyncram_component|altsyncram_jfo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Project_V1:inst8|LPM_ADD_SUB:ALU ;
+------------------------+--------------+---------------------------------------+
; Parameter Name         ; Value        ; Type                                  ;
+------------------------+--------------+---------------------------------------+
; LPM_WIDTH              ; 16           ; Signed Integer                        ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                               ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                               ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                               ;
; LPM_PIPELINE           ; 0            ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                               ;
; REGISTERED_AT_END      ; 0            ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                               ;
; USE_CS_BUFFERS         ; 1            ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                               ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                               ;
; USE_WYS                ; OFF          ; Untyped                               ;
; STYLE                  ; FAST         ; Untyped                               ;
; CBXI_PARAMETER         ; add_sub_dlb  ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                        ;
+------------------------+--------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Project_V1:inst8|BUSMUX:MUX_LS ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; WIDTH          ; 16    ; Untyped                                            ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Project_V1:inst8|LPM_FF:PREV_SUM ;
+------------------------+--------------+---------------------------------------+
; Parameter Name         ; Value        ; Type                                  ;
+------------------------+--------------+---------------------------------------+
; LPM_WIDTH              ; 16           ; Untyped                               ;
; LPM_AVALUE             ; UNUSED       ; Untyped                               ;
; LPM_SVALUE             ; UNUSED       ; Untyped                               ;
; LPM_FFTYPE             ; DFF          ; Untyped                               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                               ;
; CBXI_PARAMETER         ; NOTHING      ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                        ;
+------------------------+--------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Project_V1:inst8|LPM_CONSTANT:Unit ;
+--------------------+------------------+-----------------------------------------+
; Parameter Name     ; Value            ; Type                                    ;
+--------------------+------------------+-----------------------------------------+
; LPM_WIDTH          ; 16               ; Signed Integer                          ;
; LPM_CVALUE         ; 1                ; Signed Integer                          ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                 ;
; CBXI_PARAMETER     ; lpm_constant_3d4 ; Untyped                                 ;
+--------------------+------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Project_V1:inst8|BUSMUX:MUX_RS ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; WIDTH          ; 16    ; Untyped                                            ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Project_V1:inst8|FBCV_RAM:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                                  ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                  ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 16                   ; Signed Integer                                  ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                  ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_jfo1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Project_V1:inst8|LPM_CONSTANT:Base ;
+--------------------+------------------+-----------------------------------------+
; Parameter Name     ; Value            ; Type                                    ;
+--------------------+------------------+-----------------------------------------+
; LPM_WIDTH          ; 16               ; Signed Integer                          ;
; LPM_CVALUE         ; 1                ; Signed Integer                          ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                 ;
; CBXI_PARAMETER     ; lpm_constant_3d4 ; Untyped                                 ;
+--------------------+------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Project_V1:inst8|LPM_COUNTER:PC ;
+------------------------+-------------------+---------------------------------+
; Parameter Name         ; Value             ; Type                            ;
+------------------------+-------------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                  ;
; LPM_WIDTH              ; 12                ; Signed Integer                  ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped                         ;
; LPM_MODULUS            ; 0                 ; Untyped                         ;
; LPM_AVALUE             ; UNUSED            ; Untyped                         ;
; LPM_SVALUE             ; UNUSED            ; Untyped                         ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                         ;
; DEVICE_FAMILY          ; Cyclone IV E      ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                         ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH              ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK              ;
; CARRY_CNT_EN           ; SMART             ; Untyped                         ;
; LABWIDE_SCLR           ; ON                ; Untyped                         ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                         ;
; CBXI_PARAMETER         ; cntr_enh          ; Untyped                         ;
+------------------------+-------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Project_V1:inst8|LPM_CONSTANT:Reset ;
+--------------------+------------------+------------------------------------------+
; Parameter Name     ; Value            ; Type                                     ;
+--------------------+------------------+------------------------------------------+
; LPM_WIDTH          ; 12               ; Signed Integer                           ;
; LPM_CVALUE         ; 0                ; Signed Integer                           ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                  ;
; CBXI_PARAMETER     ; lpm_constant_eb4 ; Untyped                                  ;
+--------------------+------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                           ;
+-------------------------------------------+----------------------------------------------------------------+
; Name                                      ; Value                                                          ;
+-------------------------------------------+----------------------------------------------------------------+
; Number of entity instances                ; 1                                                              ;
; Entity Instance                           ; Project_V1:inst8|FBCV_RAM:inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                      ;
;     -- WIDTH_A                            ; 16                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 16                                                             ;
;     -- NUMWORDS_B                         ; 4096                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
+-------------------------------------------+----------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 99                          ;
; cycloneiii_ff         ; 30                          ;
;     ENA SLD           ; 12                          ;
;     SLD               ; 16                          ;
;     plain             ; 2                           ;
; cycloneiii_lcell_comb ; 127                         ;
;     arith             ; 47                          ;
;         2 data inputs ; 32                          ;
;         3 data inputs ; 15                          ;
;     normal            ; 80                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 19                          ;
;         3 data inputs ; 6                           ;
;         4 data inputs ; 49                          ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 7.50                        ;
; Average LUT depth     ; 4.87                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Fri Jun 05 13:13:23 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MU0a -c TASK_1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: RAM File: C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/RAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file task1.bdf
    Info (12023): Found entity 1: TASK1
Info (12021): Found 1 design units, including 1 entities, in source file threebitregister.bdf
    Info (12023): Found entity 1: ThreeBitRegister
Info (12021): Found 1 design units, including 1 entities, in source file comblogstate.v
    Info (12023): Found entity 1: COMBLOGSTATE File: C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/COMBLOGSTATE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file task3.bdf
    Info (12023): Found entity 1: TASK3
Info (12021): Found 1 design units, including 1 entities, in source file comblogfetch.v
    Info (12023): Found entity 1: COMBLOGFETCH File: C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/COMBLOGFETCH.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file task4.bdf
    Info (12023): Found entity 1: TASK4
Info (12021): Found 1 design units, including 1 entities, in source file state_machine_bdf.bdf
    Info (12023): Found entity 1: STATE_MACHINE_BDF
Info (12021): Found 1 design units, including 1 entities, in source file decode.v
    Info (12023): Found entity 1: DECODE File: C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/DECODE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decode_bdf.bdf
    Info (12023): Found entity 1: DECODE_BDF
Info (12021): Found 1 design units, including 1 entities, in source file task4_v2.bdf
    Info (12023): Found entity 1: TASK4_V2
Info (12021): Found 1 design units, including 1 entities, in source file task5.bdf
    Info (12023): Found entity 1: TASK5
Info (12021): Found 1 design units, including 1 entities, in source file pc_test.bdf
    Info (12023): Found entity 1: PC_TEST
Info (12021): Found 1 design units, including 1 entities, in source file bitregister.bdf
    Info (12023): Found entity 1: BitRegister
Info (12021): Found 1 design units, including 1 entities, in source file forcelogic.v
    Info (12023): Found entity 1: FORCE File: C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FORCELOGIC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file force_bdf.bdf
    Info (12023): Found entity 1: FORCE_BDF
Info (12021): Found 1 design units, including 1 entities, in source file task6.bdf
    Info (12023): Found entity 1: TASK6
Info (12021): Found 1 design units, including 1 entities, in source file shiftreg_test_bdf.bdf
    Info (12023): Found entity 1: SHIFTREG_TEST_BDF
Info (12021): Found 1 design units, including 1 entities, in source file eq_verilog.v
    Info (12023): Found entity 1: EQ File: C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/EQ_VERILOG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file task7.bdf
    Info (12023): Found entity 1: TASK7
Info (12021): Found 1 design units, including 1 entities, in source file task8.bdf
    Info (12023): Found entity 1: TASK8
Info (12021): Found 1 design units, including 1 entities, in source file pipelining_v1.bdf
    Info (12023): Found entity 1: PIPELINING_V1
Info (12021): Found 1 design units, including 1 entities, in source file project_v1.bdf
    Info (12023): Found entity 1: Project_V1
Info (12021): Found 1 design units, including 1 entities, in source file fibonacci_alu.v
    Info (12023): Found entity 1: Fibonacci_ALU File: C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/Fibonacci_ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fbcv_ram.v
    Info (12023): Found entity 1: FBCV_RAM File: C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_RAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file fbc_forcelogic.v
    Info (12023): Found entity 1: FBCV_FORCE File: C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBC_FORCELOGIC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file project_mu0_basic_v1.bdf
    Info (12023): Found entity 1: Project_MU0_Basic_V1
Info (12021): Found 1 design units, including 1 entities, in source file project_statemachine_v1.bdf
    Info (12023): Found entity 1: Project_StateMachine_V1
Info (12021): Found 1 design units, including 1 entities, in source file test_lpm_counter.bdf
    Info (12023): Found entity 1: TEST_LPM_COUNTER
Info (12021): Found 1 design units, including 1 entities, in source file fbcv_comblogstate.v
    Info (12023): Found entity 1: FBCV_COMBLOGSTATE_VERILOG File: C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_COMBLOGSTATE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fbcv_testing_v1.bdf
    Info (12023): Found entity 1: FBCV_Testing_V1
Info (12127): Elaborating entity "FBCV_Testing_V1" for the top level hierarchy
Info (12128): Elaborating entity "Project_V1" for hierarchy "Project_V1:inst8"
Info (12128): Elaborating entity "Fibonacci_ALU" for hierarchy "Project_V1:inst8|Fibonacci_ALU:inst1"
Warning (10230): Verilog HDL assignment warning at Fibonacci_ALU.v(35): truncated value with size 32 to match size of target (12) File: C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/Fibonacci_ALU.v Line: 35
Warning (10230): Verilog HDL assignment warning at Fibonacci_ALU.v(36): truncated value with size 32 to match size of target (12) File: C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/Fibonacci_ALU.v Line: 36
Info (12128): Elaborating entity "FBCV_FORCE" for hierarchy "Project_V1:inst8|FBCV_FORCE:inst4"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "Project_V1:inst8|LPM_ADD_SUB:ALU"
Info (12130): Elaborated megafunction instantiation "Project_V1:inst8|LPM_ADD_SUB:ALU"
Info (12133): Instantiated megafunction "Project_V1:inst8|LPM_ADD_SUB:ALU" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_dlb.tdf
    Info (12023): Found entity 1: add_sub_dlb File: C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/db/add_sub_dlb.tdf Line: 23
Info (12128): Elaborating entity "add_sub_dlb" for hierarchy "Project_V1:inst8|LPM_ADD_SUB:ALU|add_sub_dlb:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "BUSMUX" for hierarchy "Project_V1:inst8|BUSMUX:MUX_LS"
Info (12130): Elaborated megafunction instantiation "Project_V1:inst8|BUSMUX:MUX_LS"
Info (12133): Instantiated megafunction "Project_V1:inst8|BUSMUX:MUX_LS" with the following parameter:
    Info (12134): Parameter "WIDTH" = "16"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "Project_V1:inst8|BUSMUX:MUX_LS|lpm_mux:$00000" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12131): Elaborated megafunction instantiation "Project_V1:inst8|BUSMUX:MUX_LS|lpm_mux:$00000", which is child of megafunction instantiation "Project_V1:inst8|BUSMUX:MUX_LS" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc File: C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/db/mux_tsc.tdf Line: 23
Info (12128): Elaborating entity "mux_tsc" for hierarchy "Project_V1:inst8|BUSMUX:MUX_LS|lpm_mux:$00000|mux_tsc:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "LPM_FF" for hierarchy "Project_V1:inst8|LPM_FF:PREV_SUM"
Info (12130): Elaborated megafunction instantiation "Project_V1:inst8|LPM_FF:PREV_SUM"
Info (12133): Instantiated megafunction "Project_V1:inst8|LPM_FF:PREV_SUM" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "16"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "Project_V1:inst8|LPM_CONSTANT:Unit"
Info (12130): Elaborated megafunction instantiation "Project_V1:inst8|LPM_CONSTANT:Unit"
Info (12133): Instantiated megafunction "Project_V1:inst8|LPM_CONSTANT:Unit" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "1"
    Info (12134): Parameter "LPM_WIDTH" = "16"
Info (12128): Elaborating entity "FBCV_RAM" for hierarchy "Project_V1:inst8|FBCV_RAM:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Project_V1:inst8|FBCV_RAM:inst|altsyncram:altsyncram_component" File: C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_RAM.v Line: 89
Info (12130): Elaborated megafunction instantiation "Project_V1:inst8|FBCV_RAM:inst|altsyncram:altsyncram_component" File: C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_RAM.v Line: 89
Info (12133): Instantiated megafunction "Project_V1:inst8|FBCV_RAM:inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_RAM.v Line: 89
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jfo1.tdf
    Info (12023): Found entity 1: altsyncram_jfo1 File: C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/db/altsyncram_jfo1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_jfo1" for hierarchy "Project_V1:inst8|FBCV_RAM:inst|altsyncram:altsyncram_component|altsyncram_jfo1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "LPM_COUNTER" for hierarchy "Project_V1:inst8|LPM_COUNTER:PC"
Info (12130): Elaborated megafunction instantiation "Project_V1:inst8|LPM_COUNTER:PC"
Info (12133): Instantiated megafunction "Project_V1:inst8|LPM_COUNTER:PC" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_enh.tdf
    Info (12023): Found entity 1: cntr_enh File: C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/db/cntr_enh.tdf Line: 26
Info (12128): Elaborating entity "cntr_enh" for hierarchy "Project_V1:inst8|LPM_COUNTER:PC|cntr_enh:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "Project_V1:inst8|LPM_CONSTANT:Reset"
Info (12130): Elaborated megafunction instantiation "Project_V1:inst8|LPM_CONSTANT:Reset"
Info (12133): Instantiated megafunction "Project_V1:inst8|LPM_CONSTANT:Reset" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "0"
    Info (12134): Parameter "LPM_WIDTH" = "12"
Info (12128): Elaborating entity "Project_StateMachine_V1" for hierarchy "Project_StateMachine_V1:inst2"
Info (12128): Elaborating entity "ThreeBitRegister" for hierarchy "Project_StateMachine_V1:inst2|ThreeBitRegister:inst2"
Info (12128): Elaborating entity "FBCV_COMBLOGSTATE_VERILOG" for hierarchy "Project_StateMachine_V1:inst2|FBCV_COMBLOGSTATE_VERILOG:inst3"
Info (12128): Elaborating entity "COMBLOGFETCH" for hierarchy "Project_StateMachine_V1:inst2|COMBLOGFETCH:inst"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FBCV_IR_PRIME_16_BITS[15]"
    Warning (15610): No output dependent on input pin "FBCV_IR_PRIME_16_BITS[14]"
    Warning (15610): No output dependent on input pin "FBCV_IR_PRIME_16_BITS[13]"
    Warning (15610): No output dependent on input pin "FBCV_IR_PRIME_16_BITS[12]"
Info (21057): Implemented 257 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 82 output pins
    Info (21061): Implemented 142 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 640 megabytes
    Info: Processing ended: Fri Jun 05 13:13:38 2020
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:31


