#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-full64' '-sverilog' '-timescale=1ns/1ps' '-debug_access+all' '+incdir+../' '+incdir+../../rtl' '+incdir+../../rtl/scl180_wrapper' '+incdir+/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/6M1L/verilog/tsl18cio250/zero' '+define+FUNCTIONAL' '+define+SIM' 'hkspi_tb.v' '-o' 'simv' 2>&1
