;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <-2
	DAT #412, #210
	MOV 7, <20
	MOV 7, <20
	SUB #12, @25
	SUB #12, @25
	MOV 7, <20
	DAT #412, #210
	SUB #2, @7
	SUB @121, 106
	SLT @21, @70
	SUB @121, 106
	SUB @121, 106
	SUB #12, @10
	JMP -1, @-20
	MOV 416, -210
	MOV 412, 210
	SUB #40, @200
	MOV 412, 210
	CMP @121, 103
	SUB #2, @-7
	DAT #412, #210
	CMP @121, 103
	CMP @121, 103
	SLT @81, @71
	SUB @-127, 100
	CMP @0, @2
	SUB #12, @10
	SUB #40, @200
	SUB @121, 106
	SUB 10, @10
	SUB #12, @10
	CMP @-127, 100
	CMP #12, @512
	SUB #2, @-7
	MOV 7, <20
	SUB 10, @10
	CMP @0, @2
	MOV -7, <-20
	SPL 700, 601
	ADD 210, 30
	ADD #270, <1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <-2
	DAT #412, #210
	MOV 7, <20
