<?xml version="1.0" encoding="utf-8"?>
<xd:acceleratorMap xmlns:xd="http://www.xilinx.com/xidane" xd:functionName="fifo_dequeue" xd:componentRef="fifo_dequeue" xd:initiationInterval="x" xd:clockPeriod="10.000000" xd:sequential="true" xd:hostMachine="64">
  <xd:returnValue xd:interfaceRef="S_AXI_AXI_FIFO" xd:busTypeRef="axilite" xd:offset="0x10" xd:dataWidth="32"/>
  <xd:controlReg xd:name="control" xd:interfaceRef="S_AXI_AXI_FIFO" xd:busTypeRef="axilite" xd:type="generic_axi_lite" xd:offset="0x0"/>
  <xd:arg xd:name="*(fifo_data)" xd:originalName="fifo_data" xd:direction="in" xd:interfaceRef="fifo_data" xd:busTypeRef="register" xd:handshakeRef="ap_none" xd:dataWidth="32"/>
  <xd:arg xd:name="*(fifo_recv_enable)" xd:originalName="fifo_recv_enable" xd:direction="out" xd:interfaceRef="fifo_recv_enable" xd:busTypeRef="register" xd:handshakeRef="ap_none" xd:dataWidth="1"/>
  <xd:arg xd:name="*(fifo_recv_valid)" xd:originalName="fifo_recv_valid" xd:direction="in" xd:interfaceRef="fifo_recv_valid" xd:busTypeRef="register" xd:handshakeRef="ap_none" xd:dataWidth="1"/>
  <xd:latencyEstimates xd:best-case="undef" xd:worst-case="undef" xd:average-case="undef"/>
  <xd:resourceEstimates xd:LUT="2" xd:FF="3" xd:BRAM="0" xd:DSP="0"/>
</xd:acceleratorMap>
