--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml dragonv5_main.twx dragonv5_main.ncd -o dragonv5_main.twr
dragonv5_main.pcf

Design file:              dragonv5_main.ncd
Physical constraint file: dragonv5_main.pcf
Device,package,speed:     xc6slx100,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_OSC = PERIOD TIMEGRP "OSC" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_OSC = PERIOD TIMEGRP "OSC" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Logical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 2.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Logical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Logical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AD9222_DCO = PERIOD TIMEGRP "AD9222_DCO" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AD9222_DCO = PERIOD TIMEGRP "AD9222_DCO" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: BUFIO2_ADC_TL/I
  Logical resource: BUFIO2_ADC_TL/I
  Location pin: BUFIO2_X2Y28.I
  Clock network: adc_dco_ibufout
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: BUFIO2_ADC_TR/I
  Logical resource: BUFIO2_ADC_TR/I
  Location pin: BUFIO2_X4Y28.I
  Clock network: adc_dco_ibufout
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: BUFIO2_ADC_INV_TL/I
  Logical resource: BUFIO2_ADC_INV_TL/I
  Location pin: BUFIO2_X2Y29.I
  Clock network: adc_dco_ibufout
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_BP_EXTCLK = PERIOD TIMEGRP "BP_EXTCLK" 100 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  32.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_BP_EXTCLK = PERIOD TIMEGRP "BP_EXTCLK" 100 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.330ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: dcm_extclk/dcm_sp_inst/CLKFX
  Logical resource: dcm_extclk/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: dcm_extclk/clkfx
--------------------------------------------------------------------------------
Slack: 68.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Logical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: dcm_extclk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 68.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100.000ns
  High pulse: 50.000ns
  High pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Logical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: dcm_extclk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_gmii_clk0 = PERIOD TIMEGRP "dcm_gmii_clk0" TS_OSC 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2236 paths analyzed, 1097 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.448ns.
--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M (SLICE_X65Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RX_SELECT (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M (FF)
  Requirement:          0.500ns
  Data Path Delay:      0.678ns (Levels of Logic = 0)
  Clock Path Skew:      0.686ns (-0.259 - -0.945)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.501ns

  Clock Uncertainty:          0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.417ns
    Phase Error (PE):           0.257ns

  Maximum Data Path at Fast Process Corner: RX_SELECT to SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y59.AMUX    Tshcko                0.259   Maccum_RX_COUNT_lut<0>
                                                       RX_SELECT
    SLICE_X65Y61.AX      net (fanout=19)       0.349   RX_SELECT
    SLICE_X65Y61.CLK     Tdick                 0.070   SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    -------------------------------------------------  ---------------------------
    Total                                      0.678ns (0.329ns logic, 0.349ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXCNT/memRe (SLICE_X85Y118.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXCNT/memRe (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.333ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (0.796 - 0.776)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M to SiTCP/SiTCP/GMII/GMII_TXCNT/memRe
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y61.AQ      Tcko                  0.391   SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X85Y118.A3     net (fanout=22)       5.620   SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X85Y118.CLK    Tas                   0.322   SiTCP/SiTCP/GMII/GMII_TXCNT/memRe
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/n02661
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/memRe
    -------------------------------------------------  ---------------------------
    Total                                      6.333ns (0.713ns logic, 5.620ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv (SLICE_X85Y116.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.146ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.801 - 0.776)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M to SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y61.AQ      Tcko                  0.391   SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X85Y116.A3     net (fanout=22)       5.433   SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X85Y116.CLK    Tas                   0.322   SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv
    -------------------------------------------------  ---------------------------
    Total                                      6.146ns (0.713ns logic, 5.433ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_gmii_clk0 = PERIOD TIMEGRP "dcm_gmii_clk0" TS_OSC HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2 (SLICE_X55Y61.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.299ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.305ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.043 - 0.037)
  Source Clock:         int_ETH_TX_CLK rising at 8.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet to SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y59.CQ      Tcko                  0.200   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X55Y61.SR      net (fanout=5)        0.236   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X55Y61.CLK     Tcksr       (-Th)     0.131   SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr<5>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.305ns (0.069ns logic, 0.236ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3 (SLICE_X55Y61.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.302ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.308ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.043 - 0.037)
  Source Clock:         int_ETH_TX_CLK rising at 8.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet to SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y59.CQ      Tcko                  0.200   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X55Y61.SR      net (fanout=5)        0.236   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X55Y61.CLK     Tcksr       (-Th)     0.128   SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr<5>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.308ns (0.072ns logic, 0.236ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5 (SLICE_X55Y61.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.303ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.309ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.043 - 0.037)
  Source Clock:         int_ETH_TX_CLK rising at 8.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet to SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y59.CQ      Tcko                  0.200   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X55Y61.SR      net (fanout=5)        0.236   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X55Y61.CLK     Tcksr       (-Th)     0.127   SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr<5>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.309ns (0.073ns logic, 0.236ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_gmii_clk0 = PERIOD TIMEGRP "dcm_gmii_clk0" TS_OSC HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKB
  Location pin: RAMB16_X2Y28.CLKB
  Clock network: int_ETH_TX_CLK
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKB
  Location pin: RAMB16_X2Y26.CLKB
  Clock network: int_ETH_TX_CLK
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKA
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKA
  Location pin: RAMB16_X5Y60.CLKA
  Clock network: int_ETH_TX_CLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_v5_clkout2 = PERIOD TIMEGRP "dcm_v5_clkout2" TS_OSC / 
0.266666667 PHASE         7.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.941ns.
--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X30Y118.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          7.500ns
  Data Path Delay:      3.957ns (Levels of Logic = 0)
  Clock Path Skew:      -0.263ns (1.605 - 1.868)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_33m_90 rising at 7.500ns
  Clock Uncertainty:    0.265ns

  Clock Uncertainty:          0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_sync to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X30Y118.SR     net (fanout=899)      3.317   rst_sync
    SLICE_X30Y118.CLK    Trck                  0.232   int_clk_33m_90
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      3.957ns (0.640ns logic, 3.317ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X30Y118.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               int_clk_33m_90 (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          30.000ns
  Data Path Delay:      0.873ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_33m_90 rising at 7.500ns
  Destination Clock:    clk_33m_90 rising at 37.500ns
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: int_clk_33m_90 to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y118.AQ     Tcko                  0.408   int_clk_33m_90
                                                       int_clk_33m_90
    SLICE_X30Y118.A6     net (fanout=2)        0.124   int_clk_33m_90
    SLICE_X30Y118.CLK    Tas                   0.341   int_clk_33m_90
                                                       int_clk_33m_90_INV_81_o1_INV_0
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      0.873ns (0.749ns logic, 0.124ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_v5_clkout2 = PERIOD TIMEGRP "dcm_v5_clkout2" TS_OSC / 0.266666667 PHASE
        7.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X30Y118.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               int_clk_33m_90 (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_33m_90 rising at 37.500ns
  Destination Clock:    clk_33m_90 rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: int_clk_33m_90 to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y118.AQ     Tcko                  0.200   int_clk_33m_90
                                                       int_clk_33m_90
    SLICE_X30Y118.A6     net (fanout=2)        0.022   int_clk_33m_90
    SLICE_X30Y118.CLK    Tah         (-Th)    -0.190   int_clk_33m_90
                                                       int_clk_33m_90_INV_81_o1_INV_0
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X30Y118.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.361ns (Levels of Logic = 0)
  Clock Path Skew:      0.162ns (0.969 - 0.807)
  Source Clock:         clk rising at 15.000ns
  Destination Clock:    clk_33m_90 rising at 7.500ns
  Clock Uncertainty:    0.265ns

  Clock Uncertainty:          0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: rst_sync to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X30Y118.SR     net (fanout=899)      2.044   rst_sync
    SLICE_X30Y118.CLK    Tremck      (-Th)    -0.117   int_clk_33m_90
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      2.361ns (0.317ns logic, 2.044ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_v5_clkout2 = PERIOD TIMEGRP "dcm_v5_clkout2" TS_OSC / 0.266666667 PHASE
        7.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.270ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_v5/clkout3_buf/I0
  Logical resource: dcm_v5/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: dcm_v5/clkout2
--------------------------------------------------------------------------------
Slack: 28.361ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: adc_clk/CLK0
  Logical resource: ODDR2_AD9222_CLK/CK0
  Location pin: OLOGIC_X8Y175.CLK0
  Clock network: clk_33m_90
--------------------------------------------------------------------------------
Slack: 28.597ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: adc_clk/CLK1
  Logical resource: ODDR2_AD9222_CLK/CK1
  Location pin: OLOGIC_X8Y175.CLK1
  Clock network: clk_33m_90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_v5_clkout0 = PERIOD TIMEGRP "dcm_v5_clkout0" TS_OSC / 
1.06666667 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 142291 paths analyzed, 27795 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.495ns.
--------------------------------------------------------------------------------

Paths for end point spi_if_drs/cmdWord_7 (SLICE_X11Y63.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          spi_if_drs/cmdWord_7 (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.031ns (Levels of Logic = 0)
  Clock Path Skew:      -0.215ns (1.653 - 1.868)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_sync to spi_if_drs/cmdWord_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X11Y63.SR      net (fanout=899)      6.310   rst_sync
    SLICE_X11Y63.CLK     Trck                  0.313   spi_if_drs/cmdWord<7>
                                                       spi_if_drs/cmdWord_7
    -------------------------------------------------  ---------------------------
    Total                                      7.031ns (0.721ns logic, 6.310ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Paths for end point rbcp_reg/regX99Data_1 (SLICE_X49Y148.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          rbcp_reg/regX99Data_1 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.938ns (Levels of Logic = 0)
  Clock Path Skew:      -0.299ns (1.569 - 1.868)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_sync to rbcp_reg/regX99Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X49Y148.SR     net (fanout=899)      6.217   rst_sync
    SLICE_X49Y148.CLK    Trck                  0.313   rbcp_reg/regX99Data<1>
                                                       rbcp_reg/regX99Data_1
    -------------------------------------------------  ---------------------------
    Total                                      6.938ns (0.721ns logic, 6.217ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Paths for end point spi_if_drs/cmdWord_6 (SLICE_X11Y63.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          spi_if_drs/cmdWord_6 (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.007ns (Levels of Logic = 0)
  Clock Path Skew:      -0.215ns (1.653 - 1.868)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_sync to spi_if_drs/cmdWord_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X11Y63.SR      net (fanout=899)      6.310   rst_sync
    SLICE_X11Y63.CLK     Trck                  0.289   spi_if_drs/cmdWord<7>
                                                       spi_if_drs/cmdWord_6
    -------------------------------------------------  ---------------------------
    Total                                      7.007ns (0.697ns logic, 6.310ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_v5_clkout0 = PERIOD TIMEGRP "dcm_v5_clkout0" TS_OSC / 1.06666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12 (SLICE_X69Y62.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12 (FF)
  Destination:          DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 0)
  Clock Path Skew:      0.189ns (0.907 - 0.718)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 0.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12 to DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y63.DQ      Tcko                  0.198   DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<12>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_12
    SLICE_X69Y62.DX      net (fanout=1)        0.190   DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<12>
    SLICE_X69Y62.CLK     Tckdi       (-Th)    -0.059   DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<12>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_12
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.257ns logic, 0.190ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4 (SLICE_X76Y112.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4 (FF)
  Destination:          DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.942 - 0.746)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 0.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4 to DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y112.CQ     Tcko                  0.198   DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4
    SLICE_X76Y112.AX     net (fanout=1)        0.208   DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<4>
    SLICE_X76Y112.CLK    Tckdi       (-Th)    -0.048   DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.246ns logic, 0.208ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (SLICE_X72Y104.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 (FF)
  Destination:          DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Clock Path Skew:      0.187ns (0.908 - 0.721)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 0.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 to DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y105.AQ     Tcko                  0.200   DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0
    SLICE_X72Y104.AX     net (fanout=1)        0.198   DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<0>
    SLICE_X72Y104.CLK    Tckdi       (-Th)    -0.048   DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.248ns logic, 0.198ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_v5_clkout0 = PERIOD TIMEGRP "dcm_v5_clkout0" TS_OSC / 1.06666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 4.376ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM1/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM1/CLKB
  Location pin: RAMB16_X1Y26.CLKB
  Clock network: clk_133m
--------------------------------------------------------------------------------
Slack: 4.376ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM2/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM2/CLKB
  Location pin: RAMB16_X1Y24.CLKB
  Clock network: clk_133m
--------------------------------------------------------------------------------
Slack: 4.376ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKA
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKA
  Location pin: RAMB16_X2Y28.CLKA
  Clock network: clk_133m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_v5_clkout1 = PERIOD TIMEGRP "dcm_v5_clkout1" TS_OSC / 
0.533333333 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137493 paths analyzed, 16873 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.636ns.
--------------------------------------------------------------------------------

Paths for end point PPS_counter_4 (SLICE_X86Y73.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_dwrite_ir3 (FF)
  Destination:          PPS_counter_4 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.862ns (Levels of Logic = 1)
  Clock Path Skew:      -0.207ns (1.606 - 1.813)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: drs_dwrite_ir3 to PPS_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y93.DQ      Tcko                  0.391   drs_dwrite_ir3
                                                       drs_dwrite_ir3
    SLICE_X55Y97.A4      net (fanout=5)        1.165   drs_dwrite_ir3
    SLICE_X55Y97.A       Tilo                  0.259   drs_dwrite_sync
                                                       _n2124_inv1
    SLICE_X86Y73.CE      net (fanout=39)       4.716   _n2124_inv
    SLICE_X86Y73.CLK     Tceck                 0.331   PPS_counter<7>
                                                       PPS_counter_4
    -------------------------------------------------  ---------------------------
    Total                                      6.862ns (0.981ns logic, 5.881ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_dwrite_stop_ir (FF)
  Destination:          PPS_counter_4 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.438ns (Levels of Logic = 1)
  Clock Path Skew:      -0.196ns (1.606 - 1.802)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: drs_dwrite_stop_ir to PPS_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y100.DMUX   Tshcko                0.455   drs_dwrite_start_ir
                                                       drs_dwrite_stop_ir
    SLICE_X55Y97.A3      net (fanout=2)        0.677   drs_dwrite_stop_ir
    SLICE_X55Y97.A       Tilo                  0.259   drs_dwrite_sync
                                                       _n2124_inv1
    SLICE_X86Y73.CE      net (fanout=39)       4.716   _n2124_inv
    SLICE_X86Y73.CLK     Tceck                 0.331   PPS_counter<7>
                                                       PPS_counter_4
    -------------------------------------------------  ---------------------------
    Total                                      6.438ns (1.045ns logic, 5.393ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_dwrite_sync (FF)
  Destination:          PPS_counter_4 (FF)
  Requirement:          7.500ns
  Data Path Delay:      5.825ns (Levels of Logic = 1)
  Clock Path Skew:      -0.201ns (1.606 - 1.807)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: drs_dwrite_sync to PPS_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y97.AQ      Tcko                  0.391   drs_dwrite_sync
                                                       drs_dwrite_sync
    SLICE_X55Y97.A6      net (fanout=4)        0.128   drs_dwrite_sync
    SLICE_X55Y97.A       Tilo                  0.259   drs_dwrite_sync
                                                       _n2124_inv1
    SLICE_X86Y73.CE      net (fanout=39)       4.716   _n2124_inv
    SLICE_X86Y73.CLK     Tceck                 0.331   PPS_counter<7>
                                                       PPS_counter_4
    -------------------------------------------------  ---------------------------
    Total                                      5.825ns (0.981ns logic, 4.844ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point PPS_counter_6 (SLICE_X86Y73.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_dwrite_ir3 (FF)
  Destination:          PPS_counter_6 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.826ns (Levels of Logic = 1)
  Clock Path Skew:      -0.207ns (1.606 - 1.813)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: drs_dwrite_ir3 to PPS_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y93.DQ      Tcko                  0.391   drs_dwrite_ir3
                                                       drs_dwrite_ir3
    SLICE_X55Y97.A4      net (fanout=5)        1.165   drs_dwrite_ir3
    SLICE_X55Y97.A       Tilo                  0.259   drs_dwrite_sync
                                                       _n2124_inv1
    SLICE_X86Y73.CE      net (fanout=39)       4.716   _n2124_inv
    SLICE_X86Y73.CLK     Tceck                 0.295   PPS_counter<7>
                                                       PPS_counter_6
    -------------------------------------------------  ---------------------------
    Total                                      6.826ns (0.945ns logic, 5.881ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_dwrite_stop_ir (FF)
  Destination:          PPS_counter_6 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.402ns (Levels of Logic = 1)
  Clock Path Skew:      -0.196ns (1.606 - 1.802)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: drs_dwrite_stop_ir to PPS_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y100.DMUX   Tshcko                0.455   drs_dwrite_start_ir
                                                       drs_dwrite_stop_ir
    SLICE_X55Y97.A3      net (fanout=2)        0.677   drs_dwrite_stop_ir
    SLICE_X55Y97.A       Tilo                  0.259   drs_dwrite_sync
                                                       _n2124_inv1
    SLICE_X86Y73.CE      net (fanout=39)       4.716   _n2124_inv
    SLICE_X86Y73.CLK     Tceck                 0.295   PPS_counter<7>
                                                       PPS_counter_6
    -------------------------------------------------  ---------------------------
    Total                                      6.402ns (1.009ns logic, 5.393ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_dwrite_sync (FF)
  Destination:          PPS_counter_6 (FF)
  Requirement:          7.500ns
  Data Path Delay:      5.789ns (Levels of Logic = 1)
  Clock Path Skew:      -0.201ns (1.606 - 1.807)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: drs_dwrite_sync to PPS_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y97.AQ      Tcko                  0.391   drs_dwrite_sync
                                                       drs_dwrite_sync
    SLICE_X55Y97.A6      net (fanout=4)        0.128   drs_dwrite_sync
    SLICE_X55Y97.A       Tilo                  0.259   drs_dwrite_sync
                                                       _n2124_inv1
    SLICE_X86Y73.CE      net (fanout=39)       4.716   _n2124_inv
    SLICE_X86Y73.CLK     Tceck                 0.295   PPS_counter<7>
                                                       PPS_counter_6
    -------------------------------------------------  ---------------------------
    Total                                      5.789ns (0.945ns logic, 4.844ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point PPS_counter_7 (SLICE_X86Y73.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_dwrite_ir3 (FF)
  Destination:          PPS_counter_7 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.822ns (Levels of Logic = 1)
  Clock Path Skew:      -0.207ns (1.606 - 1.813)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: drs_dwrite_ir3 to PPS_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y93.DQ      Tcko                  0.391   drs_dwrite_ir3
                                                       drs_dwrite_ir3
    SLICE_X55Y97.A4      net (fanout=5)        1.165   drs_dwrite_ir3
    SLICE_X55Y97.A       Tilo                  0.259   drs_dwrite_sync
                                                       _n2124_inv1
    SLICE_X86Y73.CE      net (fanout=39)       4.716   _n2124_inv
    SLICE_X86Y73.CLK     Tceck                 0.291   PPS_counter<7>
                                                       PPS_counter_7
    -------------------------------------------------  ---------------------------
    Total                                      6.822ns (0.941ns logic, 5.881ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_dwrite_stop_ir (FF)
  Destination:          PPS_counter_7 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.398ns (Levels of Logic = 1)
  Clock Path Skew:      -0.196ns (1.606 - 1.802)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: drs_dwrite_stop_ir to PPS_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y100.DMUX   Tshcko                0.455   drs_dwrite_start_ir
                                                       drs_dwrite_stop_ir
    SLICE_X55Y97.A3      net (fanout=2)        0.677   drs_dwrite_stop_ir
    SLICE_X55Y97.A       Tilo                  0.259   drs_dwrite_sync
                                                       _n2124_inv1
    SLICE_X86Y73.CE      net (fanout=39)       4.716   _n2124_inv
    SLICE_X86Y73.CLK     Tceck                 0.291   PPS_counter<7>
                                                       PPS_counter_7
    -------------------------------------------------  ---------------------------
    Total                                      6.398ns (1.005ns logic, 5.393ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_dwrite_sync (FF)
  Destination:          PPS_counter_7 (FF)
  Requirement:          7.500ns
  Data Path Delay:      5.785ns (Levels of Logic = 1)
  Clock Path Skew:      -0.201ns (1.606 - 1.807)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: drs_dwrite_sync to PPS_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y97.AQ      Tcko                  0.391   drs_dwrite_sync
                                                       drs_dwrite_sync
    SLICE_X55Y97.A6      net (fanout=4)        0.128   drs_dwrite_sync
    SLICE_X55Y97.A       Tilo                  0.259   drs_dwrite_sync
                                                       _n2124_inv1
    SLICE_X86Y73.CE      net (fanout=39)       4.716   _n2124_inv
    SLICE_X86Y73.CLK     Tceck                 0.291   PPS_counter<7>
                                                       PPS_counter_7
    -------------------------------------------------  ---------------------------
    Total                                      5.785ns (0.941ns logic, 4.844ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_v5_clkout1 = PERIOD TIMEGRP "dcm_v5_clkout1" TS_OSC / 0.533333333 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point sram/sramread_check_0 (SLICE_X26Y70.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX71Data_2 (FF)
  Destination:          sram/sramread_check_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.189ns (0.963 - 0.774)
  Source Clock:         clk_133m rising at 15.000ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX71Data_2 to sram/sramread_check_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y70.BQ      Tcko                  0.198   rbcp_reg/regX71Data<6>
                                                       rbcp_reg/regX71Data_2
    SLICE_X26Y70.A5      net (fanout=2)        0.053   rbcp_reg/regX71Data<2>
    SLICE_X26Y70.CLK     Tah         (-Th)    -0.190   sram/sramread_check<1>
                                                       sram/Mmux_command_sramread_sramread_ir[4]_MUX_1638_o11
                                                       sram/sramread_check_0
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.388ns logic, 0.053ns route)
                                                       (88.0% logic, 12.0% route)

--------------------------------------------------------------------------------

Paths for end point scb/scb_sr_27 (SLICE_X55Y70.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXB2Data_3 (FF)
  Destination:          scb/scb_sr_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.189ns (0.925 - 0.736)
  Source Clock:         clk_133m rising at 15.000ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXB2Data_3 to scb/scb_sr_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y70.DQ      Tcko                  0.200   rbcp_reg/regXB2Data<3>
                                                       rbcp_reg/regXB2Data_3
    SLICE_X55Y70.C6      net (fanout=2)        0.026   rbcp_reg/regXB2Data<3>
    SLICE_X55Y70.CLK     Tah         (-Th)    -0.215   scb/scb_sr<28>
                                                       scb/_n1641<27>1
                                                       scb/scb_sr_27
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.415ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point sram/sramwrite_check_0 (SLICE_X26Y67.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX70Data_2 (FF)
  Destination:          sram/sramwrite_check_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.443ns (Levels of Logic = 1)
  Clock Path Skew:      0.189ns (0.970 - 0.781)
  Source Clock:         clk_133m rising at 15.000ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX70Data_2 to sram/sramwrite_check_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y67.BQ      Tcko                  0.198   rbcp_reg/regX70Data<6>
                                                       rbcp_reg/regX70Data_2
    SLICE_X26Y67.A5      net (fanout=2)        0.055   rbcp_reg/regX70Data<2>
    SLICE_X26Y67.CLK     Tah         (-Th)    -0.190   sram/sramwrite_check<1>
                                                       sram/Mmux_command_sramwrite_sramwrite_ir[2]_MUX_1637_o11
                                                       sram/sramwrite_check_0
    -------------------------------------------------  ---------------------------
    Total                                      0.443ns (0.388ns logic, 0.055ns route)
                                                       (87.6% logic, 12.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_v5_clkout1 = PERIOD TIMEGRP "dcm_v5_clkout1" TS_OSC / 0.533333333 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X5Y50.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y44.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y44.CLKA
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_divclk = PERIOD TIMEGRP "adc_divclk" TS_AD9222_DCO 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1808 paths analyzed, 1646 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.986ns.
--------------------------------------------------------------------------------

Paths for end point adc_ddrout0_ir_6 (SLICE_X39Y176.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_IF_GEN_TL[6].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout0_ir_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.328ns (Levels of Logic = 0)
  Clock Path Skew:      0.377ns (2.556 - 2.179)
  Source Clock:         adc_ioclk2 rising at 0.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_IF_GEN_TL[6].IDDR2_AD9222 to adc_ddrout0_ir_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y173.Q4     Tickq                 1.220   adc_ddrout1<6>
                                                       ADC_IF_GEN_TL[6].IDDR2_AD9222
    SLICE_X39Y176.CX     net (fanout=1)        4.045   adc_ddrout0<6>
    SLICE_X39Y176.CLK    Tdick                 0.063   adc_ddrout0_ir<7>
                                                       adc_ddrout0_ir_6
    -------------------------------------------------  ---------------------------
    Total                                      5.328ns (1.283ns logic, 4.045ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout1_ir_7 (SLICE_X38Y183.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_IF_GEN_TL[7].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout1_ir_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.292ns (Levels of Logic = 0)
  Clock Path Skew:      0.366ns (2.545 - 2.179)
  Source Clock:         adc_ioclk2 rising at 0.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_IF_GEN_TL[7].IDDR2_AD9222 to adc_ddrout1_ir_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y175.Q3    Tickq                 0.728   adc_ddrout1<7>
                                                       ADC_IF_GEN_TL[7].IDDR2_AD9222
    SLICE_X38Y183.DX     net (fanout=1)        4.428   adc_ddrout1<7>
    SLICE_X38Y183.CLK    Tdick                 0.136   adc_ddrout1_ir<7>
                                                       adc_ddrout1_ir_7
    -------------------------------------------------  ---------------------------
    Total                                      5.292ns (0.864ns logic, 4.428ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout1_ir_6 (SLICE_X38Y183.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_IF_GEN_TL[6].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout1_ir_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.182ns (Levels of Logic = 0)
  Clock Path Skew:      0.366ns (2.545 - 2.179)
  Source Clock:         adc_ioclk2 rising at 0.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_IF_GEN_TL[6].IDDR2_AD9222 to adc_ddrout1_ir_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y173.Q3     Tickq                 0.728   adc_ddrout1<6>
                                                       ADC_IF_GEN_TL[6].IDDR2_AD9222
    SLICE_X38Y183.CX     net (fanout=1)        4.318   adc_ddrout1<6>
    SLICE_X38Y183.CLK    Tdick                 0.136   adc_ddrout1_ir<7>
                                                       adc_ddrout1_ir_6
    -------------------------------------------------  ---------------------------
    Total                                      5.182ns (0.864ns logic, 4.318ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_adc_divclk = PERIOD TIMEGRP "adc_divclk" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adc_ddrout1_ir_4 (SLICE_X38Y183.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_IF_GEN_TL[4].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout1_ir_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.595ns (Levels of Logic = 0)
  Clock Path Skew:      1.547ns (2.954 - 1.407)
  Source Clock:         adc_ioclk2 rising at 5.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: ADC_IF_GEN_TL[4].IDDR2_AD9222 to adc_ddrout1_ir_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y175.Q3    Tickq                 0.685   adc_ddrout1<4>
                                                       ADC_IF_GEN_TL[4].IDDR2_AD9222
    SLICE_X38Y183.AX     net (fanout=1)        0.803   adc_ddrout1<4>
    SLICE_X38Y183.CLK    Tckdi       (-Th)    -0.107   adc_ddrout1_ir<7>
                                                       adc_ddrout1_ir_4
    -------------------------------------------------  ---------------------------
    Total                                      1.595ns (0.792ns logic, 0.803ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Paths for end point adc_fcoddrout1_ir (SLICE_X42Y186.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               IDDR2_ADCFCO (FF)
  Destination:          adc_fcoddrout1_ir (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.644ns (Levels of Logic = 1)
  Clock Path Skew:      1.553ns (2.960 - 1.407)
  Source Clock:         adc_ioclk2 rising at 5.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: IDDR2_ADCFCO to adc_fcoddrout1_ir
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y173.Q3    Tickq                 0.685   adc_fcoddrout1
                                                       IDDR2_ADCFCO
    SLICE_X42Y186.A1     net (fanout=1)        0.780   adc_fcoddrout1
    SLICE_X42Y186.CLK    Tah         (-Th)    -0.179   adc_fcoddrout0_ir
                                                       adc_fcoddrout1_rt
                                                       adc_fcoddrout1_ir
    -------------------------------------------------  ---------------------------
    Total                                      1.644ns (0.864ns logic, 0.780ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout1_ir_2 (SLICE_X69Y184.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_IF_GEN_TR[2].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout1_ir_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.483ns (Levels of Logic = 0)
  Clock Path Skew:      1.311ns (2.322 - 1.011)
  Source Clock:         adc_ioclk rising at 5.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: ADC_IF_GEN_TR[2].IDDR2_AD9222 to adc_ddrout1_ir_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X16Y175.Q3    Tickq                 0.685   adc_ddrout1<2>
                                                       ADC_IF_GEN_TR[2].IDDR2_AD9222
    SLICE_X69Y184.CX     net (fanout=1)        0.750   adc_ddrout1<2>
    SLICE_X69Y184.CLK    Tckdi       (-Th)    -0.048   adc_ddrout1_ir<3>
                                                       adc_ddrout1_ir_2
    -------------------------------------------------  ---------------------------
    Total                                      1.483ns (0.733ns logic, 0.750ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_divclk = PERIOD TIMEGRP "adc_divclk" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: adc_dco_bufg/I0
  Logical resource: adc_dco_bufg/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: adc_divclk
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<95>/CLK
  Logical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMA/CLK
  Location pin: SLICE_X36Y146.CLK
  Clock network: adc_dco
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<95>/CLK
  Logical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMA_D1/CLK
  Location pin: SLICE_X36Y146.CLK
  Clock network: adc_dco
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk = PERIOD TIMEGRP "adc_ioclk" TS_AD9222_DCO HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.818ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk = PERIOD TIMEGRP "adc_ioclk" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<0>/CLK0
  Logical resource: ADC_IF_GEN_TR[0].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X18Y175.CLK0
  Clock network: adc_ioclk
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<1>/CLK0
  Logical resource: ADC_IF_GEN_TR[1].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X14Y175.CLK0
  Clock network: adc_ioclk
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<2>/CLK0
  Logical resource: ADC_IF_GEN_TR[2].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X16Y175.CLK0
  Clock network: adc_ioclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk_inv = PERIOD TIMEGRP "adc_ioclk_inv" 
TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.814ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk_inv = PERIOD TIMEGRP "adc_ioclk_inv" TS_AD9222_DCO PHASE 2.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<0>/CLK1
  Logical resource: ADC_IF_GEN_TR[0].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X18Y175.CLK1
  Clock network: adc_ioclk_inv
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<1>/CLK1
  Logical resource: ADC_IF_GEN_TR[1].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X14Y175.CLK1
  Clock network: adc_ioclk_inv
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<2>/CLK1
  Logical resource: ADC_IF_GEN_TR[2].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X16Y175.CLK1
  Clock network: adc_ioclk_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk_inv2 = PERIOD TIMEGRP "adc_ioclk_inv2" 
TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.814ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk_inv2 = PERIOD TIMEGRP "adc_ioclk_inv2" TS_AD9222_DCO PHASE 2.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<4>/CLK1
  Logical resource: ADC_IF_GEN_TL[4].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X11Y175.CLK1
  Clock network: adc_ioclk_inv2
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<5>/CLK1
  Logical resource: ADC_IF_GEN_TL[5].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X10Y173.CLK1
  Clock network: adc_ioclk_inv2
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<6>/CLK1
  Logical resource: ADC_IF_GEN_TL[6].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X9Y173.CLK1
  Clock network: adc_ioclk_inv2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk2 = PERIOD TIMEGRP "adc_ioclk2" TS_AD9222_DCO 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.818ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk2 = PERIOD TIMEGRP "adc_ioclk2" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<4>/CLK0
  Logical resource: ADC_IF_GEN_TL[4].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X11Y175.CLK0
  Clock network: adc_ioclk2
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<5>/CLK0
  Logical resource: ADC_IF_GEN_TL[5].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X10Y173.CLK0
  Clock network: adc_ioclk2
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<6>/CLK0
  Logical resource: ADC_IF_GEN_TL[6].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X9Y173.CLK0
  Clock network: adc_ioclk2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_extclk_clkfx = PERIOD TIMEGRP "dcm_extclk_clkfx" 
TS_BP_EXTCLK / 4 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_extclk_clkfx = PERIOD TIMEGRP "dcm_extclk_clkfx" TS_BP_EXTCLK / 4 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 23.270ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_extclk/clkout2_buf/I0
  Logical resource: dcm_extclk/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y14.I0
  Clock network: dcm_extclk/clkfx
--------------------------------------------------------------------------------
Slack: 23.361ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: drs_tag_h/CLK0
  Logical resource: ODDR2_DRS_TAG_H/CK0
  Location pin: OLOGIC_X4Y173.CLK0
  Clock network: clk_ext40m
--------------------------------------------------------------------------------
Slack: 23.361ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: drs_tag_l/CLK0
  Logical resource: ODDR2_DRS_TAG_L/CK0
  Location pin: OLOGIC_X2Y175.CLK0
  Clock network: clk_ext40m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_extclk_clk180 = PERIOD TIMEGRP "dcm_extclk_clk180" 
TS_BP_EXTCLK PHASE         50 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 41266 paths analyzed, 694 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.797ns.
--------------------------------------------------------------------------------

Paths for end point drs_refclkTenM (SLICE_X41Y144.D4), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     93.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_5_C_5 (FF)
  Destination:          drs_refclkTenM (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.607ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.746 - 0.751)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_5_C_5 to drs_refclkTenM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y110.AQ     Tcko                  0.391   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_5_C_5
    SLICE_X29Y110.A1     net (fanout=1)        1.035   drs_sampfreq_TenMreg_5_C_5
    SLICE_X29Y110.A      Tilo                  0.259   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_51
    SLICE_X34Y111.B2     net (fanout=1)        0.949   drs_sampfreq_TenMreg_5
    SLICE_X34Y111.B      Tilo                  0.205   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X35Y112.A4     net (fanout=4)        0.552   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X35Y112.A      Tilo                  0.259   drs_sampfreq_TenMreg_1_P_1
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X41Y144.D4     net (fanout=15)       2.635   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X41Y144.CLK    Tas                   0.322   drs_refclkTenM
                                                       drs_refclkTenM_rstpot
                                                       drs_refclkTenM
    -------------------------------------------------  ---------------------------
    Total                                      6.607ns (1.436ns logic, 5.171ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     93.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_4_C_4 (FF)
  Destination:          drs_refclkTenM (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.316ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.746 - 0.766)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_4_C_4 to drs_refclkTenM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y108.AQ     Tcko                  0.447   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_4_C_4
    SLICE_X36Y108.A3     net (fanout=1)        0.837   drs_sampfreq_TenMreg_4_C_4
    SLICE_X36Y108.A      Tilo                  0.203   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_41
    SLICE_X34Y111.B3     net (fanout=1)        0.856   drs_sampfreq_TenMreg_4
    SLICE_X34Y111.B      Tilo                  0.205   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X35Y112.A4     net (fanout=4)        0.552   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X35Y112.A      Tilo                  0.259   drs_sampfreq_TenMreg_1_P_1
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X41Y144.D4     net (fanout=15)       2.635   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X41Y144.CLK    Tas                   0.322   drs_refclkTenM
                                                       drs_refclkTenM_rstpot
                                                       drs_refclkTenM
    -------------------------------------------------  ---------------------------
    Total                                      6.316ns (1.436ns logic, 4.880ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     93.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_5_P_5 (FF)
  Destination:          drs_refclkTenM (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.170ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.746 - 0.750)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_5_P_5 to drs_refclkTenM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y109.AQ     Tcko                  0.391   drs_sampfreq_TenMreg_5_P_5
                                                       drs_sampfreq_TenMreg_5_P_5
    SLICE_X29Y110.A2     net (fanout=1)        0.598   drs_sampfreq_TenMreg_5_P_5
    SLICE_X29Y110.A      Tilo                  0.259   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_51
    SLICE_X34Y111.B2     net (fanout=1)        0.949   drs_sampfreq_TenMreg_5
    SLICE_X34Y111.B      Tilo                  0.205   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X35Y112.A4     net (fanout=4)        0.552   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X35Y112.A      Tilo                  0.259   drs_sampfreq_TenMreg_1_P_1
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X41Y144.D4     net (fanout=15)       2.635   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X41Y144.CLK    Tas                   0.322   drs_refclkTenM
                                                       drs_refclkTenM_rstpot
                                                       drs_refclkTenM
    -------------------------------------------------  ---------------------------
    Total                                      6.170ns (1.436ns logic, 4.734ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_C_7 (SLICE_X26Y110.AX), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     93.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_5_C_5 (FF)
  Destination:          drs_sampfreq_TenMreg_7_C_7 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.059ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.250 - 0.267)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_5_C_5 to drs_sampfreq_TenMreg_7_C_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y110.AQ     Tcko                  0.391   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_5_C_5
    SLICE_X29Y110.A1     net (fanout=1)        1.035   drs_sampfreq_TenMreg_5_C_5
    SLICE_X29Y110.A      Tilo                  0.259   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_51
    SLICE_X34Y111.B2     net (fanout=1)        0.949   drs_sampfreq_TenMreg_5
    SLICE_X34Y111.B      Tilo                  0.205   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X35Y112.A4     net (fanout=4)        0.552   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X35Y112.A      Tilo                  0.259   drs_sampfreq_TenMreg_1_P_1
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X26Y110.A3     net (fanout=15)       1.355   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X26Y110.AMUX   Tilo                  0.251   drs_sampfreq_TenMreg_7_C_7
                                                       mux1511
    SLICE_X26Y110.AX     net (fanout=2)        0.667   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<7>
    SLICE_X26Y110.CLK    Tdick                 0.136   drs_sampfreq_TenMreg_7_C_7
                                                       drs_sampfreq_TenMreg_7_C_7
    -------------------------------------------------  ---------------------------
    Total                                      6.059ns (1.501ns logic, 4.558ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_4_C_4 (FF)
  Destination:          drs_sampfreq_TenMreg_7_C_7 (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.768ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.250 - 0.282)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_4_C_4 to drs_sampfreq_TenMreg_7_C_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y108.AQ     Tcko                  0.447   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_4_C_4
    SLICE_X36Y108.A3     net (fanout=1)        0.837   drs_sampfreq_TenMreg_4_C_4
    SLICE_X36Y108.A      Tilo                  0.203   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_41
    SLICE_X34Y111.B3     net (fanout=1)        0.856   drs_sampfreq_TenMreg_4
    SLICE_X34Y111.B      Tilo                  0.205   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X35Y112.A4     net (fanout=4)        0.552   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X35Y112.A      Tilo                  0.259   drs_sampfreq_TenMreg_1_P_1
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X26Y110.A3     net (fanout=15)       1.355   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X26Y110.AMUX   Tilo                  0.251   drs_sampfreq_TenMreg_7_C_7
                                                       mux1511
    SLICE_X26Y110.AX     net (fanout=2)        0.667   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<7>
    SLICE_X26Y110.CLK    Tdick                 0.136   drs_sampfreq_TenMreg_7_C_7
                                                       drs_sampfreq_TenMreg_7_C_7
    -------------------------------------------------  ---------------------------
    Total                                      5.768ns (1.501ns logic, 4.267ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_5_P_5 (FF)
  Destination:          drs_sampfreq_TenMreg_7_C_7 (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.622ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.250 - 0.266)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_5_P_5 to drs_sampfreq_TenMreg_7_C_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y109.AQ     Tcko                  0.391   drs_sampfreq_TenMreg_5_P_5
                                                       drs_sampfreq_TenMreg_5_P_5
    SLICE_X29Y110.A2     net (fanout=1)        0.598   drs_sampfreq_TenMreg_5_P_5
    SLICE_X29Y110.A      Tilo                  0.259   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_51
    SLICE_X34Y111.B2     net (fanout=1)        0.949   drs_sampfreq_TenMreg_5
    SLICE_X34Y111.B      Tilo                  0.205   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X35Y112.A4     net (fanout=4)        0.552   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X35Y112.A      Tilo                  0.259   drs_sampfreq_TenMreg_1_P_1
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X26Y110.A3     net (fanout=15)       1.355   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X26Y110.AMUX   Tilo                  0.251   drs_sampfreq_TenMreg_7_C_7
                                                       mux1511
    SLICE_X26Y110.AX     net (fanout=2)        0.667   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<7>
    SLICE_X26Y110.CLK    Tdick                 0.136   drs_sampfreq_TenMreg_7_C_7
                                                       drs_sampfreq_TenMreg_7_C_7
    -------------------------------------------------  ---------------------------
    Total                                      5.622ns (1.501ns logic, 4.121ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_P_5 (SLICE_X29Y109.AX), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     93.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_5_C_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_P_5 (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.870ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.152 - 0.162)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_5_C_5 to drs_sampfreq_TenMreg_5_P_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y110.AQ     Tcko                  0.391   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_5_C_5
    SLICE_X29Y110.A1     net (fanout=1)        1.035   drs_sampfreq_TenMreg_5_C_5
    SLICE_X29Y110.A      Tilo                  0.259   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_51
    SLICE_X34Y111.B2     net (fanout=1)        0.949   drs_sampfreq_TenMreg_5
    SLICE_X34Y111.B      Tilo                  0.205   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X35Y112.A4     net (fanout=4)        0.552   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X35Y112.A      Tilo                  0.259   drs_sampfreq_TenMreg_1_P_1
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X29Y110.A3     net (fanout=15)       1.303   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X29Y110.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_5_C_5
                                                       mux1311
    SLICE_X29Y109.AX     net (fanout=2)        0.541   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<5>
    SLICE_X29Y109.CLK    Tdick                 0.063   drs_sampfreq_TenMreg_5_P_5
                                                       drs_sampfreq_TenMreg_5_P_5
    -------------------------------------------------  ---------------------------
    Total                                      5.870ns (1.490ns logic, 4.380ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_4_C_4 (FF)
  Destination:          drs_sampfreq_TenMreg_5_P_5 (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.579ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.252 - 0.282)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_4_C_4 to drs_sampfreq_TenMreg_5_P_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y108.AQ     Tcko                  0.447   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_4_C_4
    SLICE_X36Y108.A3     net (fanout=1)        0.837   drs_sampfreq_TenMreg_4_C_4
    SLICE_X36Y108.A      Tilo                  0.203   drs_sampfreq_TenMreg_4_C_4
                                                       drs_sampfreq_TenMreg_41
    SLICE_X34Y111.B3     net (fanout=1)        0.856   drs_sampfreq_TenMreg_4
    SLICE_X34Y111.B      Tilo                  0.205   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X35Y112.A4     net (fanout=4)        0.552   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X35Y112.A      Tilo                  0.259   drs_sampfreq_TenMreg_1_P_1
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X29Y110.A3     net (fanout=15)       1.303   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X29Y110.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_5_C_5
                                                       mux1311
    SLICE_X29Y109.AX     net (fanout=2)        0.541   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<5>
    SLICE_X29Y109.CLK    Tdick                 0.063   drs_sampfreq_TenMreg_5_P_5
                                                       drs_sampfreq_TenMreg_5_P_5
    -------------------------------------------------  ---------------------------
    Total                                      5.579ns (1.490ns logic, 4.089ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               drs_sampfreq_TenMreg_5_P_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_P_5 (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.433ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: drs_sampfreq_TenMreg_5_P_5 to drs_sampfreq_TenMreg_5_P_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y109.AQ     Tcko                  0.391   drs_sampfreq_TenMreg_5_P_5
                                                       drs_sampfreq_TenMreg_5_P_5
    SLICE_X29Y110.A2     net (fanout=1)        0.598   drs_sampfreq_TenMreg_5_P_5
    SLICE_X29Y110.A      Tilo                  0.259   drs_sampfreq_TenMreg_5_C_5
                                                       drs_sampfreq_TenMreg_51
    SLICE_X34Y111.B2     net (fanout=1)        0.949   drs_sampfreq_TenMreg_5
    SLICE_X34Y111.B      Tilo                  0.205   drs_sampfreq_TenMreg_3_P_3
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82
    SLICE_X35Y112.A4     net (fanout=4)        0.552   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81
    SLICE_X35Y112.A      Tilo                  0.259   drs_sampfreq_TenMreg_1_P_1
                                                       drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83
    SLICE_X29Y110.A3     net (fanout=15)       1.303   drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o
    SLICE_X29Y110.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_5_C_5
                                                       mux1311
    SLICE_X29Y109.AX     net (fanout=2)        0.541   drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT<5>
    SLICE_X29Y109.CLK    Tdick                 0.063   drs_sampfreq_TenMreg_5_P_5
                                                       drs_sampfreq_TenMreg_5_P_5
    -------------------------------------------------  ---------------------------
    Total                                      5.433ns (1.490ns logic, 3.943ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_extclk_clk180 = PERIOD TIMEGRP "dcm_extclk_clk180" TS_BP_EXTCLK PHASE
        50 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point drs_refclkTenM (SLICE_X41Y144.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               drs_refclkTenM (FF)
  Destination:          drs_refclkTenM (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 150.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: drs_refclkTenM to drs_refclkTenM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y144.DQ     Tcko                  0.198   drs_refclkTenM
                                                       drs_refclkTenM
    SLICE_X41Y144.D6     net (fanout=2)        0.026   drs_refclkTenM
    SLICE_X41Y144.CLK    Tah         (-Th)    -0.215   drs_refclkTenM
                                                       drs_refclkTenM_rstpot
                                                       drs_refclkTenM
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point TenMHz_counter_tmp_31 (SLICE_X88Y84.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TenMHz_counter_tmp_31 (FF)
  Destination:          TenMHz_counter_tmp_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 150.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: TenMHz_counter_tmp_31 to TenMHz_counter_tmp_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y84.DQ      Tcko                  0.200   TenMHz_counter_tmp<31>
                                                       TenMHz_counter_tmp_31
    SLICE_X88Y84.D6      net (fanout=2)        0.022   TenMHz_counter_tmp<31>
    SLICE_X88Y84.CLK     Tah         (-Th)    -0.237   TenMHz_counter_tmp<31>
                                                       Mcount_TenMHz_counter_tmp_lut<31>
                                                       Mcount_TenMHz_counter_tmp_xor<31>
                                                       TenMHz_counter_tmp_31
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.437ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point drs_refclkTenM_c_7 (SLICE_X34Y113.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               drs_refclkTenM_c_7 (FF)
  Destination:          drs_refclkTenM_c_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 150.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: drs_refclkTenM_c_7 to drs_refclkTenM_c_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y113.DQ     Tcko                  0.200   drs_refclkTenM_c<7>
                                                       drs_refclkTenM_c_7
    SLICE_X34Y113.D6     net (fanout=2)        0.026   drs_refclkTenM_c<7>
    SLICE_X34Y113.CLK    Tah         (-Th)    -0.237   drs_refclkTenM_c<7>
                                                       Mcount_drs_refclkTenM_c_lut<7>
                                                       Mcount_drs_refclkTenM_c_xor<7>
                                                       drs_refclkTenM_c_7
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.437ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_extclk_clk180 = PERIOD TIMEGRP "dcm_extclk_clk180" TS_BP_EXTCLK PHASE
        50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 98.270ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_extclk/clkout1_buf/I0
  Logical resource: dcm_extclk/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: dcm_extclk/clk180
--------------------------------------------------------------------------------
Slack: 99.570ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: TenMHz_counter_tmp<3>/CLK
  Logical resource: TenMHz_counter_tmp_0/CK
  Location pin: SLICE_X88Y77.CLK
  Clock network: clk_ext10m
--------------------------------------------------------------------------------
Slack: 99.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100.000ns
  High pulse: 50.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: TenMHz_counter_tmp<3>/SR
  Logical resource: TenMHz_counter_tmp_0/SR
  Location pin: SLICE_X88Y77.SR
  Clock network: rst_read_sync
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dtapbuf_0_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_dtapbuf_0_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.476ns.
--------------------------------------------------------------------------------

Paths for end point drs_dtapbuf_0_LDC (SLICE_X84Y113.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dtapbuf_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.476ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_DRS_DTAP[0]_AND_902_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dtapbuf_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X85Y113.B5     net (fanout=590)      5.232   rst_read_sync
    SLICE_X85Y113.BMUX   Tilo                  0.313   drs_dtapbuf_0_P_0
                                                       rst_read_DRS_DTAP[0]_AND_903_o1
    SLICE_X84Y113.SR     net (fanout=2)        0.310   rst_read_DRS_DTAP[0]_AND_903_o
    SLICE_X84Y113.CLK    Trck                  0.230   drs_dtapbuf_0_LDC
                                                       drs_dtapbuf_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.476ns (0.934ns logic, 5.542ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.471ns (requirement - data path)
  Source:               DRS_DTAP<0> (PAD)
  Destination:          drs_dtapbuf_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.028ns (Levels of Logic = 2)
  Destination Clock:    rst_read_DRS_DTAP[0]_AND_902_o falling

  Maximum Data Path at Slow Process Corner: DRS_DTAP<0> to drs_dtapbuf_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N26.I                Tiopi                 0.790   DRS_DTAP<0>
                                                       DRS_DTAP<0>
                                                       DRS_DTAP_0_IBUF
                                                       ProtoComp987.IMUX.20
    SLICE_X85Y113.B2     net (fanout=4)        3.385   DRS_DTAP_0_IBUF
    SLICE_X85Y113.BMUX   Tilo                  0.313   drs_dtapbuf_0_P_0
                                                       rst_read_DRS_DTAP[0]_AND_903_o1
    SLICE_X84Y113.SR     net (fanout=2)        0.310   rst_read_DRS_DTAP[0]_AND_903_o
    SLICE_X84Y113.CLK    Trck                  0.230   drs_dtapbuf_0_LDC
                                                       drs_dtapbuf_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.028ns (1.333ns logic, 3.695ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point drs_dtapbuf_0_LDC (SLICE_X84Y113.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.310ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dtapbuf_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.189ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dtapbuf_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X85Y113.B5     net (fanout=590)      5.232   rst_read_sync
    SLICE_X85Y113.B      Tilo                  0.259   drs_dtapbuf_0_P_0
                                                       rst_read_DRS_DTAP[0]_AND_902_o1
    SLICE_X84Y113.CLK    net (fanout=3)        0.307   rst_read_DRS_DTAP[0]_AND_902_o
    -------------------------------------------------  ---------------------------
    Total                                      6.189ns (0.650ns logic, 5.539ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.758ns (requirement - data path)
  Source:               DRS_DTAP<0> (PAD)
  Destination:          drs_dtapbuf_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.741ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: DRS_DTAP<0> to drs_dtapbuf_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N26.I                Tiopi                 0.790   DRS_DTAP<0>
                                                       DRS_DTAP<0>
                                                       DRS_DTAP_0_IBUF
                                                       ProtoComp987.IMUX.20
    SLICE_X85Y113.B2     net (fanout=4)        3.385   DRS_DTAP_0_IBUF
    SLICE_X85Y113.B      Tilo                  0.259   drs_dtapbuf_0_P_0
                                                       rst_read_DRS_DTAP[0]_AND_902_o1
    SLICE_X84Y113.CLK    net (fanout=3)        0.307   rst_read_DRS_DTAP[0]_AND_902_o
    -------------------------------------------------  ---------------------------
    Total                                      4.741ns (1.049ns logic, 3.692ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dtapbuf_0_LDC = MAXDELAY TO TIMEGRP "TO_drs_dtapbuf_0_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dtapbuf_0_LDC (SLICE_X84Y113.SR), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.912ns (data path)
  Source:               DRS_DTAP<0> (PAD)
  Destination:          drs_dtapbuf_0_LDC (LATCH)
  Data Path Delay:      2.912ns (Levels of Logic = 2)
  Destination Clock:    rst_read_DRS_DTAP[0]_AND_902_o falling

  Minimum Data Path at Fast Process Corner: DRS_DTAP<0> to drs_dtapbuf_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N26.I                Tiopi                 0.321   DRS_DTAP<0>
                                                       DRS_DTAP<0>
                                                       DRS_DTAP_0_IBUF
                                                       ProtoComp987.IMUX.20
    SLICE_X85Y113.B2     net (fanout=4)        2.114   DRS_DTAP_0_IBUF
    SLICE_X85Y113.BMUX   Tilo                  0.203   drs_dtapbuf_0_P_0
                                                       rst_read_DRS_DTAP[0]_AND_903_o1
    SLICE_X84Y113.SR     net (fanout=2)        0.167   rst_read_DRS_DTAP[0]_AND_903_o
    SLICE_X84Y113.CLK    Tremck      (-Th)    -0.107   drs_dtapbuf_0_LDC
                                                       drs_dtapbuf_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.912ns (0.631ns logic, 2.281ns route)
                                                       (21.7% logic, 78.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.980ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dtapbuf_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.980ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_DRS_DTAP[0]_AND_902_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dtapbuf_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X85Y113.B5     net (fanout=590)      3.305   rst_read_sync
    SLICE_X85Y113.BMUX   Tilo                  0.203   drs_dtapbuf_0_P_0
                                                       rst_read_DRS_DTAP[0]_AND_903_o1
    SLICE_X84Y113.SR     net (fanout=2)        0.167   rst_read_DRS_DTAP[0]_AND_903_o
    SLICE_X84Y113.CLK    Tremck      (-Th)    -0.107   drs_dtapbuf_0_LDC
                                                       drs_dtapbuf_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.980ns (0.508ns logic, 3.472ns route)
                                                       (12.8% logic, 87.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_dtapbuf_0_LDC (SLICE_X84Y113.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.753ns (data path)
  Source:               DRS_DTAP<0> (PAD)
  Destination:          drs_dtapbuf_0_LDC (LATCH)
  Data Path Delay:      2.753ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: DRS_DTAP<0> to drs_dtapbuf_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N26.I                Tiopi                 0.321   DRS_DTAP<0>
                                                       DRS_DTAP<0>
                                                       DRS_DTAP_0_IBUF
                                                       ProtoComp987.IMUX.20
    SLICE_X85Y113.B2     net (fanout=4)        2.114   DRS_DTAP_0_IBUF
    SLICE_X85Y113.B      Tilo                  0.156   drs_dtapbuf_0_P_0
                                                       rst_read_DRS_DTAP[0]_AND_902_o1
    SLICE_X84Y113.CLK    net (fanout=3)        0.162   rst_read_DRS_DTAP[0]_AND_902_o
    -------------------------------------------------  ---------------------------
    Total                                      2.753ns (0.477ns logic, 2.276ns route)
                                                       (17.3% logic, 82.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_dtapbuf_0_LDC (SLICE_X84Y113.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.821ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dtapbuf_0_LDC (LATCH)
  Data Path Delay:      3.821ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dtapbuf_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X85Y113.B5     net (fanout=590)      3.305   rst_read_sync
    SLICE_X85Y113.B      Tilo                  0.156   drs_dtapbuf_0_P_0
                                                       rst_read_DRS_DTAP[0]_AND_902_o1
    SLICE_X84Y113.CLK    net (fanout=3)        0.162   rst_read_DRS_DTAP[0]_AND_902_o
    -------------------------------------------------  ---------------------------
    Total                                      3.821ns (0.354ns logic, 3.467ns route)
                                                       (9.3% logic, 90.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_14_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.589ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X85Y87.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.589ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_872_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X82Y87.B4      net (fanout=590)      5.136   rst_read_sync
    SLICE_X82Y87.BMUX    Tilo                  0.261   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_873_o1
    SLICE_X85Y87.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_873_o
    SLICE_X85Y87.CLK     Trck                  0.280   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.589ns (0.932ns logic, 5.657ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.359ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_872_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y83.CQ      Tcko                  0.447   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X82Y87.B5      net (fanout=4)        0.850   rbcp_reg/regXCDData<6>
    SLICE_X82Y87.BMUX    Tilo                  0.261   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_873_o1
    SLICE_X85Y87.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_873_o
    SLICE_X85Y87.CLK     Trck                  0.280   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.359ns (0.988ns logic, 1.371ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X85Y87.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.276ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.223ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X82Y87.B4      net (fanout=590)      5.136   rst_read_sync
    SLICE_X82Y87.B       Tilo                  0.203   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_872_o1
    SLICE_X85Y87.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_872_o
    -------------------------------------------------  ---------------------------
    Total                                      6.223ns (0.594ns logic, 5.629ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.506ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.993ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y83.CQ      Tcko                  0.447   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X82Y87.B5      net (fanout=4)        0.850   rbcp_reg/regXCDData<6>
    SLICE_X82Y87.B       Tilo                  0.203   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_872_o1
    SLICE_X85Y87.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_872_o
    -------------------------------------------------  ---------------------------
    Total                                      1.993ns (0.650ns logic, 1.343ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_14_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X85Y87.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.338ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.338ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_872_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y83.CQ      Tcko                  0.234   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X82Y87.B5      net (fanout=4)        0.479   rbcp_reg/regXCDData<6>
    SLICE_X82Y87.BMUX    Tilo                  0.191   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_873_o1
    SLICE_X85Y87.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_873_o
    SLICE_X85Y87.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.338ns (0.580ns logic, 0.758ns route)
                                                       (43.3% logic, 56.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.121ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_872_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X82Y87.B4      net (fanout=590)      3.298   rst_read_sync
    SLICE_X82Y87.BMUX    Tilo                  0.191   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_873_o1
    SLICE_X85Y87.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_873_o
    SLICE_X85Y87.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.121ns (0.544ns logic, 3.577ns route)
                                                       (13.2% logic, 86.8% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X85Y87.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.138ns (data path)
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Data Path Delay:      1.138ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y83.CQ      Tcko                  0.234   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X82Y87.B5      net (fanout=4)        0.479   rbcp_reg/regXCDData<6>
    SLICE_X82Y87.B       Tilo                  0.156   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_872_o1
    SLICE_X85Y87.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_872_o
    -------------------------------------------------  ---------------------------
    Total                                      1.138ns (0.390ns logic, 0.748ns route)
                                                       (34.3% logic, 65.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X85Y87.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.921ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Data Path Delay:      3.921ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X82Y87.B4      net (fanout=590)      3.298   rst_read_sync
    SLICE_X82Y87.B       Tilo                  0.156   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_872_o1
    SLICE_X85Y87.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_872_o
    -------------------------------------------------  ---------------------------
    Total                                      3.921ns (0.354ns logic, 3.567ns route)
                                                       (9.0% logic, 91.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_13_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.935ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X79Y87.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.935ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_874_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y87.C5      net (fanout=590)      4.466   rst_read_sync
    SLICE_X80Y87.CMUX    Tilo                  0.251   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_875_o1
    SLICE_X79Y87.SR      net (fanout=2)        0.547   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_875_o
    SLICE_X79Y87.CLK     Trck                  0.280   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.935ns (0.922ns logic, 5.013ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.454ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_874_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y83.BQ      Tcko                  0.447   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X80Y87.C4      net (fanout=4)        0.929   rbcp_reg/regXCDData<5>
    SLICE_X80Y87.CMUX    Tilo                  0.251   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_875_o1
    SLICE_X79Y87.SR      net (fanout=2)        0.547   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_875_o
    SLICE_X79Y87.CLK     Trck                  0.280   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.454ns (0.978ns logic, 1.476ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X79Y87.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.944ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.555ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y87.C5      net (fanout=590)      4.466   rst_read_sync
    SLICE_X80Y87.C       Tilo                  0.205   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_874_o1
    SLICE_X79Y87.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_874_o
    -------------------------------------------------  ---------------------------
    Total                                      5.555ns (0.596ns logic, 4.959ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.425ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.074ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y83.BQ      Tcko                  0.447   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X80Y87.C4      net (fanout=4)        0.929   rbcp_reg/regXCDData<5>
    SLICE_X80Y87.C       Tilo                  0.205   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_874_o1
    SLICE_X79Y87.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_874_o
    -------------------------------------------------  ---------------------------
    Total                                      2.074ns (0.652ns logic, 1.422ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_13_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X79Y87.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.355ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.355ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_874_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y83.BQ      Tcko                  0.234   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X80Y87.C4      net (fanout=4)        0.478   rbcp_reg/regXCDData<5>
    SLICE_X80Y87.CMUX    Tilo                  0.183   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_875_o1
    SLICE_X79Y87.SR      net (fanout=2)        0.305   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_875_o
    SLICE_X79Y87.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.355ns (0.572ns logic, 0.783ns route)
                                                       (42.2% logic, 57.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.715ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.715ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_874_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y87.C5      net (fanout=590)      2.874   rst_read_sync
    SLICE_X80Y87.CMUX    Tilo                  0.183   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_875_o1
    SLICE_X79Y87.SR      net (fanout=2)        0.305   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_875_o
    SLICE_X79Y87.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.715ns (0.536ns logic, 3.179ns route)
                                                       (14.4% logic, 85.6% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X79Y87.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.123ns (data path)
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Data Path Delay:      1.123ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y83.BQ      Tcko                  0.234   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X80Y87.C4      net (fanout=4)        0.478   rbcp_reg/regXCDData<5>
    SLICE_X80Y87.C       Tilo                  0.142   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_874_o1
    SLICE_X79Y87.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_874_o
    -------------------------------------------------  ---------------------------
    Total                                      1.123ns (0.376ns logic, 0.747ns route)
                                                       (33.5% logic, 66.5% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X79Y87.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.483ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Data Path Delay:      3.483ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X80Y87.C5      net (fanout=590)      2.874   rst_read_sync
    SLICE_X80Y87.C       Tilo                  0.142   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_874_o1
    SLICE_X79Y87.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_874_o
    -------------------------------------------------  ---------------------------
    Total                                      3.483ns (0.340ns logic, 3.143ns route)
                                                       (9.8% logic, 90.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_12_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.777ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X80Y89.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.777ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_876_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X81Y89.D4      net (fanout=590)      5.114   rst_read_sync
    SLICE_X81Y89.DMUX    Tilo                  0.313   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_877_o1
    SLICE_X80Y89.SR      net (fanout=2)        0.729   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_877_o
    SLICE_X80Y89.CLK     Trck                  0.230   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.777ns (0.934ns logic, 5.843ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.811ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_876_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y83.AQ      Tcko                  0.447   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X81Y89.D2      net (fanout=4)        1.092   rbcp_reg/regXCDData<4>
    SLICE_X81Y89.DMUX    Tilo                  0.313   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_877_o1
    SLICE_X80Y89.SR      net (fanout=2)        0.729   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_877_o
    SLICE_X80Y89.CLK     Trck                  0.230   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.811ns (0.990ns logic, 1.821ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X80Y89.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.261ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.238ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X81Y89.D4      net (fanout=590)      5.114   rst_read_sync
    SLICE_X81Y89.D       Tilo                  0.259   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_876_o1
    SLICE_X80Y89.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_876_o
    -------------------------------------------------  ---------------------------
    Total                                      6.238ns (0.650ns logic, 5.588ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.227ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.272ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y83.AQ      Tcko                  0.447   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X81Y89.D2      net (fanout=4)        1.092   rbcp_reg/regXCDData<4>
    SLICE_X81Y89.D       Tilo                  0.259   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_876_o1
    SLICE_X80Y89.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_876_o
    -------------------------------------------------  ---------------------------
    Total                                      2.272ns (0.706ns logic, 1.566ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_12_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X80Y89.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.580ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.580ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_876_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y83.AQ      Tcko                  0.234   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X81Y89.D2      net (fanout=4)        0.665   rbcp_reg/regXCDData<4>
    SLICE_X81Y89.DMUX    Tilo                  0.203   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_877_o1
    SLICE_X80Y89.SR      net (fanout=2)        0.371   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_877_o
    SLICE_X80Y89.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.580ns (0.544ns logic, 1.036ns route)
                                                       (34.4% logic, 65.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.175ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.175ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_876_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X81Y89.D4      net (fanout=590)      3.296   rst_read_sync
    SLICE_X81Y89.DMUX    Tilo                  0.203   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_877_o1
    SLICE_X80Y89.SR      net (fanout=2)        0.371   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_877_o
    SLICE_X80Y89.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.175ns (0.508ns logic, 3.667ns route)
                                                       (12.2% logic, 87.8% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X80Y89.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.346ns (data path)
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Data Path Delay:      1.346ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y83.AQ      Tcko                  0.234   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X81Y89.D2      net (fanout=4)        0.665   rbcp_reg/regXCDData<4>
    SLICE_X81Y89.D       Tilo                  0.156   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_876_o1
    SLICE_X80Y89.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_876_o
    -------------------------------------------------  ---------------------------
    Total                                      1.346ns (0.390ns logic, 0.956ns route)
                                                       (29.0% logic, 71.0% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X80Y89.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.941ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Data Path Delay:      3.941ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X81Y89.D4      net (fanout=590)      3.296   rst_read_sync
    SLICE_X81Y89.D       Tilo                  0.156   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_876_o1
    SLICE_X80Y89.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_876_o
    -------------------------------------------------  ---------------------------
    Total                                      3.941ns (0.354ns logic, 3.587ns route)
                                                       (9.0% logic, 91.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_11_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.420ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X80Y85.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_878_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X81Y85.C5      net (fanout=590)      4.667   rst_read_sync
    SLICE_X81Y85.CMUX    Tilo                  0.313   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_879_o1
    SLICE_X80Y85.SR      net (fanout=2)        0.819   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_879_o
    SLICE_X80Y85.CLK     Trck                  0.230   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.420ns (0.934ns logic, 5.486ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.460ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_878_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y84.DQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X81Y85.C3      net (fanout=4)        0.707   rbcp_reg/regXCDData<3>
    SLICE_X81Y85.CMUX    Tilo                  0.313   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_879_o1
    SLICE_X80Y85.SR      net (fanout=2)        0.819   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_879_o
    SLICE_X80Y85.CLK     Trck                  0.230   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.460ns (0.934ns logic, 1.526ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X80Y85.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.875ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.624ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X81Y85.C5      net (fanout=590)      4.667   rst_read_sync
    SLICE_X81Y85.C       Tilo                  0.259   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_878_o1
    SLICE_X80Y85.CLK     net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_878_o
    -------------------------------------------------  ---------------------------
    Total                                      5.624ns (0.650ns logic, 4.974ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.835ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.664ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y84.DQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X81Y85.C3      net (fanout=4)        0.707   rbcp_reg/regXCDData<3>
    SLICE_X81Y85.C       Tilo                  0.259   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_878_o1
    SLICE_X80Y85.CLK     net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_878_o
    -------------------------------------------------  ---------------------------
    Total                                      1.664ns (0.650ns logic, 1.014ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_11_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X80Y85.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.340ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_878_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y84.DQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X81Y85.C3      net (fanout=4)        0.405   rbcp_reg/regXCDData<3>
    SLICE_X81Y85.CMUX    Tilo                  0.203   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_879_o1
    SLICE_X80Y85.SR      net (fanout=2)        0.427   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_879_o
    SLICE_X80Y85.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.340ns (0.508ns logic, 0.832ns route)
                                                       (37.9% logic, 62.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.936ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.936ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_878_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X81Y85.C5      net (fanout=590)      3.001   rst_read_sync
    SLICE_X81Y85.CMUX    Tilo                  0.203   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_879_o1
    SLICE_X80Y85.SR      net (fanout=2)        0.427   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_879_o
    SLICE_X80Y85.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.936ns (0.508ns logic, 3.428ns route)
                                                       (12.9% logic, 87.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X80Y85.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.921ns (data path)
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Data Path Delay:      0.921ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y84.DQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X81Y85.C3      net (fanout=4)        0.405   rbcp_reg/regXCDData<3>
    SLICE_X81Y85.C       Tilo                  0.156   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_878_o1
    SLICE_X80Y85.CLK     net (fanout=2)        0.162   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_878_o
    -------------------------------------------------  ---------------------------
    Total                                      0.921ns (0.354ns logic, 0.567ns route)
                                                       (38.4% logic, 61.6% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X80Y85.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.517ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Data Path Delay:      3.517ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X81Y85.C5      net (fanout=590)      3.001   rst_read_sync
    SLICE_X81Y85.C       Tilo                  0.156   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_878_o1
    SLICE_X80Y85.CLK     net (fanout=2)        0.162   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_878_o
    -------------------------------------------------  ---------------------------
    Total                                      3.517ns (0.354ns logic, 3.163ns route)
                                                       (10.1% logic, 89.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_10_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.206ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X80Y86.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.206ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_880_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X81Y84.C5      net (fanout=590)      4.642   rst_read_sync
    SLICE_X81Y84.CMUX    Tilo                  0.313   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_881_o1
    SLICE_X80Y86.SR      net (fanout=2)        0.630   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_881_o
    SLICE_X80Y86.CLK     Trck                  0.230   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.206ns (0.934ns logic, 5.272ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.275ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_880_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y84.CQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X81Y84.C4      net (fanout=4)        0.711   rbcp_reg/regXCDData<2>
    SLICE_X81Y84.CMUX    Tilo                  0.313   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_881_o1
    SLICE_X80Y86.SR      net (fanout=2)        0.630   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_881_o
    SLICE_X80Y86.CLK     Trck                  0.230   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.275ns (0.934ns logic, 1.341ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X80Y86.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.761ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.738ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X81Y84.C5      net (fanout=590)      4.642   rst_read_sync
    SLICE_X81Y84.C       Tilo                  0.259   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_880_o1
    SLICE_X80Y86.CLK     net (fanout=2)        0.446   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_880_o
    -------------------------------------------------  ---------------------------
    Total                                      5.738ns (0.650ns logic, 5.088ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.692ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.807ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y84.CQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X81Y84.C4      net (fanout=4)        0.711   rbcp_reg/regXCDData<2>
    SLICE_X81Y84.C       Tilo                  0.259   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_880_o1
    SLICE_X80Y86.CLK     net (fanout=2)        0.446   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_880_o
    -------------------------------------------------  ---------------------------
    Total                                      1.807ns (0.650ns logic, 1.157ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_10_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X80Y86.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.250ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.250ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_880_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y84.CQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X81Y84.C4      net (fanout=4)        0.383   rbcp_reg/regXCDData<2>
    SLICE_X81Y84.CMUX    Tilo                  0.203   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_881_o1
    SLICE_X80Y86.SR      net (fanout=2)        0.359   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_881_o
    SLICE_X80Y86.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.250ns (0.508ns logic, 0.742ns route)
                                                       (40.6% logic, 59.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.851ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.851ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_880_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X81Y84.C5      net (fanout=590)      2.984   rst_read_sync
    SLICE_X81Y84.CMUX    Tilo                  0.203   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_881_o1
    SLICE_X80Y86.SR      net (fanout=2)        0.359   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_881_o
    SLICE_X80Y86.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.851ns (0.508ns logic, 3.343ns route)
                                                       (13.2% logic, 86.8% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X80Y86.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.947ns (data path)
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Data Path Delay:      0.947ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y84.CQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X81Y84.C4      net (fanout=4)        0.383   rbcp_reg/regXCDData<2>
    SLICE_X81Y84.C       Tilo                  0.156   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_880_o1
    SLICE_X80Y86.CLK     net (fanout=2)        0.210   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_880_o
    -------------------------------------------------  ---------------------------
    Total                                      0.947ns (0.354ns logic, 0.593ns route)
                                                       (37.4% logic, 62.6% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X80Y86.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.548ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Data Path Delay:      3.548ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X81Y84.C5      net (fanout=590)      2.984   rst_read_sync
    SLICE_X81Y84.C       Tilo                  0.156   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_880_o1
    SLICE_X80Y86.CLK     net (fanout=2)        0.210   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_880_o
    -------------------------------------------------  ---------------------------
    Total                                      3.548ns (0.354ns logic, 3.194ns route)
                                                       (10.0% logic, 90.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_9_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.458ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X86Y85.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.458ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_882_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X85Y85.C5      net (fanout=590)      4.907   rst_read_sync
    SLICE_X85Y85.CMUX    Tilo                  0.313   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_883_o1
    SLICE_X86Y85.SR      net (fanout=2)        0.632   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_883_o
    SLICE_X86Y85.CLK     Trck                  0.215   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.458ns (0.919ns logic, 5.539ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.365ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_882_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y84.BQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X85Y85.C4      net (fanout=4)        0.814   rbcp_reg/regXCDData<1>
    SLICE_X85Y85.CMUX    Tilo                  0.313   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_883_o1
    SLICE_X86Y85.SR      net (fanout=2)        0.632   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_883_o
    SLICE_X86Y85.CLK     Trck                  0.215   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.365ns (0.919ns logic, 1.446ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X86Y85.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.268ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.231ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X85Y85.C5      net (fanout=590)      4.907   rst_read_sync
    SLICE_X85Y85.C       Tilo                  0.259   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_882_o1
    SLICE_X86Y85.CLK     net (fanout=2)        0.674   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_882_o
    -------------------------------------------------  ---------------------------
    Total                                      6.231ns (0.650ns logic, 5.581ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.361ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.138ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y84.BQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X85Y85.C4      net (fanout=4)        0.814   rbcp_reg/regXCDData<1>
    SLICE_X85Y85.C       Tilo                  0.259   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_882_o1
    SLICE_X86Y85.CLK     net (fanout=2)        0.674   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_882_o
    -------------------------------------------------  ---------------------------
    Total                                      2.138ns (0.650ns logic, 1.488ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_9_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X86Y85.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.282ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.282ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_882_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y84.BQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X85Y85.C4      net (fanout=4)        0.428   rbcp_reg/regXCDData<1>
    SLICE_X85Y85.CMUX    Tilo                  0.203   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_883_o1
    SLICE_X86Y85.SR      net (fanout=2)        0.368   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_883_o
    SLICE_X86Y85.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.282ns (0.486ns logic, 0.796ns route)
                                                       (37.9% logic, 62.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.003ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_882_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X85Y85.C5      net (fanout=590)      3.149   rst_read_sync
    SLICE_X85Y85.CMUX    Tilo                  0.203   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_883_o1
    SLICE_X86Y85.SR      net (fanout=2)        0.368   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_883_o
    SLICE_X86Y85.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.003ns (0.486ns logic, 3.517ns route)
                                                       (12.1% logic, 87.9% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X86Y85.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.226ns (data path)
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Data Path Delay:      1.226ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y84.BQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X85Y85.C4      net (fanout=4)        0.428   rbcp_reg/regXCDData<1>
    SLICE_X85Y85.C       Tilo                  0.156   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_882_o1
    SLICE_X86Y85.CLK     net (fanout=2)        0.444   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_882_o
    -------------------------------------------------  ---------------------------
    Total                                      1.226ns (0.354ns logic, 0.872ns route)
                                                       (28.9% logic, 71.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X86Y85.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.947ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Data Path Delay:      3.947ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X85Y85.C5      net (fanout=590)      3.149   rst_read_sync
    SLICE_X85Y85.C       Tilo                  0.156   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_882_o1
    SLICE_X86Y85.CLK     net (fanout=2)        0.444   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_882_o
    -------------------------------------------------  ---------------------------
    Total                                      3.947ns (0.354ns logic, 3.593ns route)
                                                       (9.0% logic, 91.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_8_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.725ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X82Y85.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.725ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_884_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X83Y86.B3      net (fanout=590)      5.335   rst_read_sync
    SLICE_X83Y86.BMUX    Tilo                  0.313   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_885_o1
    SLICE_X82Y85.SR      net (fanout=2)        0.471   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_885_o
    SLICE_X82Y85.CLK     Trck                  0.215   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.725ns (0.919ns logic, 5.806ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.350ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_884_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y84.AQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X83Y86.B4      net (fanout=4)        0.960   rbcp_reg/regXCDData<0>
    SLICE_X83Y86.BMUX    Tilo                  0.313   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_885_o1
    SLICE_X82Y85.SR      net (fanout=2)        0.471   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_885_o
    SLICE_X82Y85.CLK     Trck                  0.215   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.350ns (0.919ns logic, 1.431ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X82Y85.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.046ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.453ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X83Y86.B3      net (fanout=590)      5.335   rst_read_sync
    SLICE_X83Y86.B       Tilo                  0.259   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_884_o1
    SLICE_X82Y85.CLK     net (fanout=2)        0.468   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_884_o
    -------------------------------------------------  ---------------------------
    Total                                      6.453ns (0.650ns logic, 5.803ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.421ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.078ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y84.AQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X83Y86.B4      net (fanout=4)        0.960   rbcp_reg/regXCDData<0>
    SLICE_X83Y86.B       Tilo                  0.259   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_884_o1
    SLICE_X82Y85.CLK     net (fanout=2)        0.468   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_884_o
    -------------------------------------------------  ---------------------------
    Total                                      2.078ns (0.650ns logic, 1.428ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_8_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X82Y85.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.247ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.247ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_884_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y84.AQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X83Y86.B4      net (fanout=4)        0.497   rbcp_reg/regXCDData<0>
    SLICE_X83Y86.BMUX    Tilo                  0.203   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_885_o1
    SLICE_X82Y85.SR      net (fanout=2)        0.264   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_885_o
    SLICE_X82Y85.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.247ns (0.486ns logic, 0.761ns route)
                                                       (39.0% logic, 61.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.196ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.196ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_884_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X83Y86.B3      net (fanout=590)      3.446   rst_read_sync
    SLICE_X83Y86.BMUX    Tilo                  0.203   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_885_o1
    SLICE_X82Y85.SR      net (fanout=2)        0.264   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_885_o
    SLICE_X82Y85.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.196ns (0.486ns logic, 3.710ns route)
                                                       (11.6% logic, 88.4% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X82Y85.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.110ns (data path)
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Data Path Delay:      1.110ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y84.AQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X83Y86.B4      net (fanout=4)        0.497   rbcp_reg/regXCDData<0>
    SLICE_X83Y86.B       Tilo                  0.156   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_884_o1
    SLICE_X82Y85.CLK     net (fanout=2)        0.259   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_884_o
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.354ns logic, 0.756ns route)
                                                       (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X82Y85.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.059ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Data Path Delay:      4.059ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X83Y86.B3      net (fanout=590)      3.446   rst_read_sync
    SLICE_X83Y86.B       Tilo                  0.156   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_884_o1
    SLICE_X82Y85.CLK     net (fanout=2)        0.259   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_884_o
    -------------------------------------------------  ---------------------------
    Total                                      4.059ns (0.354ns logic, 3.705ns route)
                                                       (8.7% logic, 91.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_5_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.917ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X89Y83.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.917ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_890_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X86Y83.B5      net (fanout=590)      5.464   rst_read_sync
    SLICE_X86Y83.BMUX    Tilo                  0.261   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_891_o1
    SLICE_X89Y83.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_891_o
    SLICE_X89Y83.CLK     Trck                  0.280   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.917ns (0.932ns logic, 5.985ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.569ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_890_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y83.BQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X86Y83.B4      net (fanout=4)        1.116   rbcp_reg/regXCEData<5>
    SLICE_X86Y83.BMUX    Tilo                  0.261   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_891_o1
    SLICE_X89Y83.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_891_o
    SLICE_X89Y83.CLK     Trck                  0.280   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.569ns (0.932ns logic, 1.637ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X89Y83.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.948ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.551ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X86Y83.B5      net (fanout=590)      5.464   rst_read_sync
    SLICE_X86Y83.B       Tilo                  0.203   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_890_o1
    SLICE_X89Y83.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_890_o
    -------------------------------------------------  ---------------------------
    Total                                      6.551ns (0.594ns logic, 5.957ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.296ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.203ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y83.BQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X86Y83.B4      net (fanout=4)        1.116   rbcp_reg/regXCEData<5>
    SLICE_X86Y83.B       Tilo                  0.203   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_890_o1
    SLICE_X89Y83.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_890_o
    -------------------------------------------------  ---------------------------
    Total                                      2.203ns (0.594ns logic, 1.609ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_5_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X89Y83.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.536ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_890_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y83.BQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X86Y83.B4      net (fanout=4)        0.713   rbcp_reg/regXCEData<5>
    SLICE_X86Y83.BMUX    Tilo                  0.191   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_891_o1
    SLICE_X89Y83.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_891_o
    SLICE_X89Y83.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.536ns (0.544ns logic, 0.992ns route)
                                                       (35.4% logic, 64.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.335ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_890_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X86Y83.B5      net (fanout=590)      3.512   rst_read_sync
    SLICE_X86Y83.BMUX    Tilo                  0.191   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_891_o1
    SLICE_X89Y83.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_891_o
    SLICE_X89Y83.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.335ns (0.544ns logic, 3.791ns route)
                                                       (12.5% logic, 87.5% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X89Y83.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.336ns (data path)
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Data Path Delay:      1.336ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y83.BQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X86Y83.B4      net (fanout=4)        0.713   rbcp_reg/regXCEData<5>
    SLICE_X86Y83.B       Tilo                  0.156   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_890_o1
    SLICE_X89Y83.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_890_o
    -------------------------------------------------  ---------------------------
    Total                                      1.336ns (0.354ns logic, 0.982ns route)
                                                       (26.5% logic, 73.5% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X89Y83.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.135ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Data Path Delay:      4.135ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X86Y83.B5      net (fanout=590)      3.512   rst_read_sync
    SLICE_X86Y83.B       Tilo                  0.156   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_890_o1
    SLICE_X89Y83.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_890_o
    -------------------------------------------------  ---------------------------
    Total                                      4.135ns (0.354ns logic, 3.781ns route)
                                                       (8.6% logic, 91.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_7_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.441ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X84Y82.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_886_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X85Y83.B3      net (fanout=590)      5.036   rst_read_sync
    SLICE_X85Y83.BMUX    Tilo                  0.313   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_887_o1
    SLICE_X84Y82.SR      net (fanout=2)        0.471   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_887_o
    SLICE_X84Y82.CLK     Trck                  0.230   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.441ns (0.934ns logic, 5.507ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.259ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_886_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y83.DQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X85Y83.B5      net (fanout=4)        0.854   rbcp_reg/regXCEData<7>
    SLICE_X85Y83.BMUX    Tilo                  0.313   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_887_o1
    SLICE_X84Y82.SR      net (fanout=2)        0.471   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_887_o
    SLICE_X84Y82.CLK     Trck                  0.230   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.259ns (0.934ns logic, 1.325ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X84Y82.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.345ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.154ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X85Y83.B3      net (fanout=590)      5.036   rst_read_sync
    SLICE_X85Y83.B       Tilo                  0.259   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_886_o1
    SLICE_X84Y82.CLK     net (fanout=2)        0.468   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_886_o
    -------------------------------------------------  ---------------------------
    Total                                      6.154ns (0.650ns logic, 5.504ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.527ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.972ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y83.DQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X85Y83.B5      net (fanout=4)        0.854   rbcp_reg/regXCEData<7>
    SLICE_X85Y83.B       Tilo                  0.259   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_886_o1
    SLICE_X84Y82.CLK     net (fanout=2)        0.468   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_886_o
    -------------------------------------------------  ---------------------------
    Total                                      1.972ns (0.650ns logic, 1.322ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_7_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X84Y82.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.243ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.243ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_886_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y83.DQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X85Y83.B5      net (fanout=4)        0.471   rbcp_reg/regXCEData<7>
    SLICE_X85Y83.BMUX    Tilo                  0.203   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_887_o1
    SLICE_X84Y82.SR      net (fanout=2)        0.264   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_887_o
    SLICE_X84Y82.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.243ns (0.508ns logic, 0.735ns route)
                                                       (40.9% logic, 59.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.017ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_886_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X85Y83.B3      net (fanout=590)      3.245   rst_read_sync
    SLICE_X85Y83.BMUX    Tilo                  0.203   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_887_o1
    SLICE_X84Y82.SR      net (fanout=2)        0.264   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_887_o
    SLICE_X84Y82.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.017ns (0.508ns logic, 3.509ns route)
                                                       (12.6% logic, 87.4% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X84Y82.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.084ns (data path)
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Data Path Delay:      1.084ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y83.DQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X85Y83.B5      net (fanout=4)        0.471   rbcp_reg/regXCEData<7>
    SLICE_X85Y83.B       Tilo                  0.156   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_886_o1
    SLICE_X84Y82.CLK     net (fanout=2)        0.259   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_886_o
    -------------------------------------------------  ---------------------------
    Total                                      1.084ns (0.354ns logic, 0.730ns route)
                                                       (32.7% logic, 67.3% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X84Y82.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.858ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Data Path Delay:      3.858ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X85Y83.B3      net (fanout=590)      3.245   rst_read_sync
    SLICE_X85Y83.B       Tilo                  0.156   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_886_o1
    SLICE_X84Y82.CLK     net (fanout=2)        0.259   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_886_o
    -------------------------------------------------  ---------------------------
    Total                                      3.858ns (0.354ns logic, 3.504ns route)
                                                       (9.2% logic, 90.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_6_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.484ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X86Y81.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.484ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_888_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X86Y82.C5      net (fanout=590)      5.122   rst_read_sync
    SLICE_X86Y82.CMUX    Tilo                  0.261   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_889_o1
    SLICE_X86Y81.SR      net (fanout=2)        0.495   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_889_o
    SLICE_X86Y81.CLK     Trck                  0.215   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.484ns (0.867ns logic, 5.617ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_888_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y83.CQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X86Y82.C4      net (fanout=4)        1.223   rbcp_reg/regXCEData<6>
    SLICE_X86Y82.CMUX    Tilo                  0.261   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_889_o1
    SLICE_X86Y81.SR      net (fanout=2)        0.495   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_889_o
    SLICE_X86Y81.CLK     Trck                  0.215   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.585ns (0.867ns logic, 1.718ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X86Y81.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.314ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.185ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X86Y82.C5      net (fanout=590)      5.122   rst_read_sync
    SLICE_X86Y82.C       Tilo                  0.204   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_888_o1
    SLICE_X86Y81.CLK     net (fanout=2)        0.468   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_888_o
    -------------------------------------------------  ---------------------------
    Total                                      6.185ns (0.595ns logic, 5.590ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.213ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.286ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y83.CQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X86Y82.C4      net (fanout=4)        1.223   rbcp_reg/regXCEData<6>
    SLICE_X86Y82.C       Tilo                  0.204   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_888_o1
    SLICE_X86Y81.CLK     net (fanout=2)        0.468   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_888_o
    -------------------------------------------------  ---------------------------
    Total                                      2.286ns (0.595ns logic, 1.691ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_6_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X86Y81.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.532ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.532ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_888_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y83.CQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X86Y82.C4      net (fanout=4)        0.790   rbcp_reg/regXCEData<6>
    SLICE_X86Y82.CMUX    Tilo                  0.191   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_889_o1
    SLICE_X86Y81.SR      net (fanout=2)        0.268   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_889_o
    SLICE_X86Y81.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.532ns (0.474ns logic, 1.058ns route)
                                                       (30.9% logic, 69.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.069ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_888_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X86Y82.C5      net (fanout=590)      3.327   rst_read_sync
    SLICE_X86Y82.CMUX    Tilo                  0.191   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_889_o1
    SLICE_X86Y81.SR      net (fanout=2)        0.268   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_889_o
    SLICE_X86Y81.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.069ns (0.474ns logic, 3.595ns route)
                                                       (11.6% logic, 88.4% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X86Y81.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.403ns (data path)
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Data Path Delay:      1.403ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y83.CQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X86Y82.C4      net (fanout=4)        0.790   rbcp_reg/regXCEData<6>
    SLICE_X86Y82.C       Tilo                  0.156   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_888_o1
    SLICE_X86Y81.CLK     net (fanout=2)        0.259   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_888_o
    -------------------------------------------------  ---------------------------
    Total                                      1.403ns (0.354ns logic, 1.049ns route)
                                                       (25.2% logic, 74.8% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X86Y81.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.940ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Data Path Delay:      3.940ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X86Y82.C5      net (fanout=590)      3.327   rst_read_sync
    SLICE_X86Y82.C       Tilo                  0.156   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_888_o1
    SLICE_X86Y81.CLK     net (fanout=2)        0.259   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_888_o
    -------------------------------------------------  ---------------------------
    Total                                      3.940ns (0.354ns logic, 3.586ns route)
                                                       (9.0% logic, 91.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_4_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.977ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X87Y85.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.977ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_892_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X86Y84.B2      net (fanout=590)      5.549   rst_read_sync
    SLICE_X86Y84.BMUX    Tilo                  0.261   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_893_o1
    SLICE_X87Y85.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_893_o
    SLICE_X87Y85.CLK     Trck                  0.280   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.977ns (0.932ns logic, 6.045ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_892_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y83.AQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X86Y84.B3      net (fanout=4)        1.202   rbcp_reg/regXCEData<4>
    SLICE_X86Y84.BMUX    Tilo                  0.261   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_893_o1
    SLICE_X87Y85.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_893_o
    SLICE_X87Y85.CLK     Trck                  0.280   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.630ns (0.932ns logic, 1.698ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X87Y85.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.835ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.664ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X86Y84.B2      net (fanout=590)      5.549   rst_read_sync
    SLICE_X86Y84.B       Tilo                  0.203   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_892_o1
    SLICE_X87Y85.CLK     net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_892_o
    -------------------------------------------------  ---------------------------
    Total                                      6.664ns (0.594ns logic, 6.070ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.182ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.317ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y83.AQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X86Y84.B3      net (fanout=4)        1.202   rbcp_reg/regXCEData<4>
    SLICE_X86Y84.B       Tilo                  0.203   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_892_o1
    SLICE_X87Y85.CLK     net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_892_o
    -------------------------------------------------  ---------------------------
    Total                                      2.317ns (0.594ns logic, 1.723ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_4_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X87Y85.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.570ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.570ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_892_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y83.AQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X86Y84.B3      net (fanout=4)        0.757   rbcp_reg/regXCEData<4>
    SLICE_X86Y84.BMUX    Tilo                  0.191   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_893_o1
    SLICE_X87Y85.SR      net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_893_o
    SLICE_X87Y85.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.570ns (0.544ns logic, 1.026ns route)
                                                       (34.6% logic, 65.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.411ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_892_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X86Y84.B2      net (fanout=590)      3.598   rst_read_sync
    SLICE_X86Y84.BMUX    Tilo                  0.191   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_893_o1
    SLICE_X87Y85.SR      net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_893_o
    SLICE_X87Y85.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.411ns (0.544ns logic, 3.867ns route)
                                                       (12.3% logic, 87.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X87Y85.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.369ns (data path)
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Data Path Delay:      1.369ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y83.AQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X86Y84.B3      net (fanout=4)        0.757   rbcp_reg/regXCEData<4>
    SLICE_X86Y84.B       Tilo                  0.156   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_892_o1
    SLICE_X87Y85.CLK     net (fanout=2)        0.258   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_892_o
    -------------------------------------------------  ---------------------------
    Total                                      1.369ns (0.354ns logic, 1.015ns route)
                                                       (25.9% logic, 74.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X87Y85.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.210ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Data Path Delay:      4.210ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X86Y84.B2      net (fanout=590)      3.598   rst_read_sync
    SLICE_X86Y84.B       Tilo                  0.156   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_892_o1
    SLICE_X87Y85.CLK     net (fanout=2)        0.258   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_892_o
    -------------------------------------------------  ---------------------------
    Total                                      4.210ns (0.354ns logic, 3.856ns route)
                                                       (8.4% logic, 91.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_3_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.847ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X84Y84.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.847ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_894_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X83Y84.D5      net (fanout=590)      5.599   rst_read_sync
    SLICE_X83Y84.DMUX    Tilo                  0.313   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_895_o1
    SLICE_X84Y84.SR      net (fanout=2)        0.314   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_895_o
    SLICE_X84Y84.CLK     Trck                  0.230   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.847ns (0.934ns logic, 5.913ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_894_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.DQ      Tcko                  0.408   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X83Y84.D1      net (fanout=4)        1.156   rbcp_reg/regXCEData<3>
    SLICE_X83Y84.DMUX    Tilo                  0.313   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_895_o1
    SLICE_X84Y84.SR      net (fanout=2)        0.314   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_895_o
    SLICE_X84Y84.CLK     Trck                  0.230   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.421ns (0.951ns logic, 1.470ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X84Y84.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.757ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.742ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X83Y84.D5      net (fanout=590)      5.599   rst_read_sync
    SLICE_X83Y84.D       Tilo                  0.259   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_894_o1
    SLICE_X84Y84.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_894_o
    -------------------------------------------------  ---------------------------
    Total                                      6.742ns (0.650ns logic, 6.092ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.183ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.316ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.DQ      Tcko                  0.408   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X83Y84.D1      net (fanout=4)        1.156   rbcp_reg/regXCEData<3>
    SLICE_X83Y84.D       Tilo                  0.259   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_894_o1
    SLICE_X84Y84.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_894_o
    -------------------------------------------------  ---------------------------
    Total                                      2.316ns (0.667ns logic, 1.649ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_3_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X84Y84.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.333ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_894_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.DQ      Tcko                  0.200   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X83Y84.D1      net (fanout=4)        0.694   rbcp_reg/regXCEData<3>
    SLICE_X83Y84.DMUX    Tilo                  0.203   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_895_o1
    SLICE_X84Y84.SR      net (fanout=2)        0.129   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_895_o
    SLICE_X84Y84.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.333ns (0.510ns logic, 0.823ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.224ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.224ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_894_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X83Y84.D5      net (fanout=590)      3.587   rst_read_sync
    SLICE_X83Y84.DMUX    Tilo                  0.203   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_895_o1
    SLICE_X84Y84.SR      net (fanout=2)        0.129   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_895_o
    SLICE_X84Y84.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.224ns (0.508ns logic, 3.716ns route)
                                                       (12.0% logic, 88.0% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X84Y84.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.319ns (data path)
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Data Path Delay:      1.319ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.DQ      Tcko                  0.200   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X83Y84.D1      net (fanout=4)        0.694   rbcp_reg/regXCEData<3>
    SLICE_X83Y84.D       Tilo                  0.156   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_894_o1
    SLICE_X84Y84.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_894_o
    -------------------------------------------------  ---------------------------
    Total                                      1.319ns (0.356ns logic, 0.963ns route)
                                                       (27.0% logic, 73.0% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X84Y84.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.210ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Data Path Delay:      4.210ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X83Y84.D5      net (fanout=590)      3.587   rst_read_sync
    SLICE_X83Y84.D       Tilo                  0.156   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_894_o1
    SLICE_X84Y84.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_894_o
    -------------------------------------------------  ---------------------------
    Total                                      4.210ns (0.354ns logic, 3.856ns route)
                                                       (8.4% logic, 91.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_2_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.236ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X84Y85.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.236ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_896_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X83Y85.C3      net (fanout=590)      4.807   rst_read_sync
    SLICE_X83Y85.CMUX    Tilo                  0.313   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_897_o1
    SLICE_X84Y85.SR      net (fanout=2)        0.495   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_897_o
    SLICE_X84Y85.CLK     Trck                  0.230   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.236ns (0.934ns logic, 5.302ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.326ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_896_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.CQ      Tcko                  0.408   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X83Y85.C5      net (fanout=4)        0.880   rbcp_reg/regXCEData<2>
    SLICE_X83Y85.CMUX    Tilo                  0.313   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_897_o1
    SLICE_X84Y85.SR      net (fanout=2)        0.495   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_897_o
    SLICE_X84Y85.CLK     Trck                  0.230   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.326ns (0.951ns logic, 1.375ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X84Y85.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.547ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.952ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X83Y85.C3      net (fanout=590)      4.807   rst_read_sync
    SLICE_X83Y85.C       Tilo                  0.259   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_896_o1
    SLICE_X84Y85.CLK     net (fanout=2)        0.495   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_896_o
    -------------------------------------------------  ---------------------------
    Total                                      5.952ns (0.650ns logic, 5.302ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.457ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.042ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.CQ      Tcko                  0.408   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X83Y85.C5      net (fanout=4)        0.880   rbcp_reg/regXCEData<2>
    SLICE_X83Y85.C       Tilo                  0.259   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_896_o1
    SLICE_X84Y85.CLK     net (fanout=2)        0.495   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_896_o
    -------------------------------------------------  ---------------------------
    Total                                      2.042ns (0.667ns logic, 1.375ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_2_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X84Y85.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.286ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.286ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_896_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.CQ      Tcko                  0.200   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X83Y85.C5      net (fanout=4)        0.503   rbcp_reg/regXCEData<2>
    SLICE_X83Y85.CMUX    Tilo                  0.203   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_897_o1
    SLICE_X84Y85.SR      net (fanout=2)        0.273   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_897_o
    SLICE_X84Y85.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.286ns (0.510ns logic, 0.776ns route)
                                                       (39.7% logic, 60.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.897ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_896_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X83Y85.C3      net (fanout=590)      3.116   rst_read_sync
    SLICE_X83Y85.CMUX    Tilo                  0.203   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_897_o1
    SLICE_X84Y85.SR      net (fanout=2)        0.273   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_897_o
    SLICE_X84Y85.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.897ns (0.508ns logic, 3.389ns route)
                                                       (13.0% logic, 87.0% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X84Y85.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.130ns (data path)
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Data Path Delay:      1.130ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.CQ      Tcko                  0.200   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X83Y85.C5      net (fanout=4)        0.503   rbcp_reg/regXCEData<2>
    SLICE_X83Y85.C       Tilo                  0.156   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_896_o1
    SLICE_X84Y85.CLK     net (fanout=2)        0.271   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_896_o
    -------------------------------------------------  ---------------------------
    Total                                      1.130ns (0.356ns logic, 0.774ns route)
                                                       (31.5% logic, 68.5% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X84Y85.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.741ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Data Path Delay:      3.741ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X83Y85.C3      net (fanout=590)      3.116   rst_read_sync
    SLICE_X83Y85.C       Tilo                  0.156   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_896_o1
    SLICE_X84Y85.CLK     net (fanout=2)        0.271   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_896_o
    -------------------------------------------------  ---------------------------
    Total                                      3.741ns (0.354ns logic, 3.387ns route)
                                                       (9.5% logic, 90.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_1_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.452ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X82Y82.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.452ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_898_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X82Y82.A4      net (fanout=590)      4.998   rst_read_sync
    SLICE_X82Y82.AMUX    Tilo                  0.261   trig_offset_reg_1_LDC
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_899_o1
    SLICE_X82Y82.SR      net (fanout=2)        0.587   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_899_o
    SLICE_X82Y82.CLK     Trck                  0.215   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.452ns (0.867ns logic, 5.585ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.588ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_898_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.BQ      Tcko                  0.408   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X82Y82.A2      net (fanout=4)        1.117   rbcp_reg/regXCEData<1>
    SLICE_X82Y82.AMUX    Tilo                  0.261   trig_offset_reg_1_LDC
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_899_o1
    SLICE_X82Y82.SR      net (fanout=2)        0.587   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_899_o
    SLICE_X82Y82.CLK     Trck                  0.215   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.588ns (0.884ns logic, 1.704ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X82Y82.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.438ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.061ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X82Y82.A4      net (fanout=590)      4.998   rst_read_sync
    SLICE_X82Y82.A       Tilo                  0.203   trig_offset_reg_1_LDC
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_898_o1
    SLICE_X82Y82.CLK     net (fanout=2)        0.469   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_898_o
    -------------------------------------------------  ---------------------------
    Total                                      6.061ns (0.594ns logic, 5.467ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.302ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.197ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.BQ      Tcko                  0.408   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X82Y82.A2      net (fanout=4)        1.117   rbcp_reg/regXCEData<1>
    SLICE_X82Y82.A       Tilo                  0.203   trig_offset_reg_1_LDC
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_898_o1
    SLICE_X82Y82.CLK     net (fanout=2)        0.469   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_898_o
    -------------------------------------------------  ---------------------------
    Total                                      2.197ns (0.611ns logic, 1.586ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_1_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X82Y82.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.367ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.367ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_898_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.BQ      Tcko                  0.200   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X82Y82.A2      net (fanout=4)        0.677   rbcp_reg/regXCEData<1>
    SLICE_X82Y82.AMUX    Tilo                  0.191   trig_offset_reg_1_LDC
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_899_o1
    SLICE_X82Y82.SR      net (fanout=2)        0.214   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_899_o
    SLICE_X82Y82.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.367ns (0.476ns logic, 0.891ns route)
                                                       (34.8% logic, 65.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.867ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.867ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_898_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X82Y82.A4      net (fanout=590)      3.179   rst_read_sync
    SLICE_X82Y82.AMUX    Tilo                  0.191   trig_offset_reg_1_LDC
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_899_o1
    SLICE_X82Y82.SR      net (fanout=2)        0.214   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_899_o
    SLICE_X82Y82.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.867ns (0.474ns logic, 3.393ns route)
                                                       (12.3% logic, 87.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X82Y82.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.319ns (data path)
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Data Path Delay:      1.319ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.BQ      Tcko                  0.200   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X82Y82.A2      net (fanout=4)        0.677   rbcp_reg/regXCEData<1>
    SLICE_X82Y82.A       Tilo                  0.156   trig_offset_reg_1_LDC
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_898_o1
    SLICE_X82Y82.CLK     net (fanout=2)        0.286   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_898_o
    -------------------------------------------------  ---------------------------
    Total                                      1.319ns (0.356ns logic, 0.963ns route)
                                                       (27.0% logic, 73.0% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X82Y82.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.819ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Data Path Delay:      3.819ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X82Y82.A4      net (fanout=590)      3.179   rst_read_sync
    SLICE_X82Y82.A       Tilo                  0.156   trig_offset_reg_1_LDC
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_898_o1
    SLICE_X82Y82.CLK     net (fanout=2)        0.286   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_898_o
    -------------------------------------------------  ---------------------------
    Total                                      3.819ns (0.354ns logic, 3.465ns route)
                                                       (9.3% logic, 90.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_7_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.415ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X22Y111.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_838_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X23Y110.D4     net (fanout=899)      2.938   rst_sync
    SLICE_X23Y110.DMUX   Tilo                  0.313   drs_sampfreq_reg_7_C_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_839_o1
    SLICE_X22Y111.SR     net (fanout=2)        0.526   rst_DRS_SAMP_FREQ[7]_AND_839_o
    SLICE_X22Y111.CLK    Trck                  0.230   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.415ns (0.951ns logic, 3.464ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.206ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_838_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y107.DQ     Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X23Y110.D2     net (fanout=5)        1.690   rbcp_reg/regX94Data<7>
    SLICE_X23Y110.DMUX   Tilo                  0.313   drs_sampfreq_reg_7_C_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_839_o1
    SLICE_X22Y111.SR     net (fanout=2)        0.526   rst_DRS_SAMP_FREQ[7]_AND_839_o
    SLICE_X22Y111.CLK    Trck                  0.230   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.206ns (0.990ns logic, 2.216ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X22Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.760ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X23Y110.D4     net (fanout=899)      2.938   rst_sync
    SLICE_X23Y110.D      Tilo                  0.259   drs_sampfreq_reg_7_C_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_838_o1
    SLICE_X22Y111.CLK    net (fanout=2)        0.635   rst_DRS_SAMP_FREQ[7]_AND_838_o
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (0.667ns logic, 3.573ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.969ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.031ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y107.DQ     Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X23Y110.D2     net (fanout=5)        1.690   rbcp_reg/regX94Data<7>
    SLICE_X23Y110.D      Tilo                  0.259   drs_sampfreq_reg_7_C_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_838_o1
    SLICE_X22Y111.CLK    net (fanout=2)        0.635   rst_DRS_SAMP_FREQ[7]_AND_838_o
    -------------------------------------------------  ---------------------------
    Total                                      3.031ns (0.706ns logic, 2.325ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_7_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X22Y111.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.845ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.845ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_838_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y107.DQ     Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X23Y110.D2     net (fanout=5)        1.036   rbcp_reg/regX94Data<7>
    SLICE_X23Y110.DMUX   Tilo                  0.203   drs_sampfreq_reg_7_C_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_839_o1
    SLICE_X22Y111.SR     net (fanout=2)        0.265   rst_DRS_SAMP_FREQ[7]_AND_839_o
    SLICE_X22Y111.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.845ns (0.544ns logic, 1.301ns route)
                                                       (29.5% logic, 70.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.578ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.578ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_838_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X23Y110.D4     net (fanout=899)      1.803   rst_sync
    SLICE_X23Y110.DMUX   Tilo                  0.203   drs_sampfreq_reg_7_C_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_839_o1
    SLICE_X22Y111.SR     net (fanout=2)        0.265   rst_DRS_SAMP_FREQ[7]_AND_839_o
    SLICE_X22Y111.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.578ns (0.510ns logic, 2.068ns route)
                                                       (19.8% logic, 80.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X22Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.814ns (data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Data Path Delay:      1.814ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y107.DQ     Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X23Y110.D2     net (fanout=5)        1.036   rbcp_reg/regX94Data<7>
    SLICE_X23Y110.D      Tilo                  0.156   drs_sampfreq_reg_7_C_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_838_o1
    SLICE_X22Y111.CLK    net (fanout=2)        0.388   rst_DRS_SAMP_FREQ[7]_AND_838_o
    -------------------------------------------------  ---------------------------
    Total                                      1.814ns (0.390ns logic, 1.424ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X22Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.547ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Data Path Delay:      2.547ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X23Y110.D4     net (fanout=899)      1.803   rst_sync
    SLICE_X23Y110.D      Tilo                  0.156   drs_sampfreq_reg_7_C_7
                                                       rst_DRS_SAMP_FREQ[7]_AND_838_o1
    SLICE_X22Y111.CLK    net (fanout=2)        0.388   rst_DRS_SAMP_FREQ[7]_AND_838_o
    -------------------------------------------------  ---------------------------
    Total                                      2.547ns (0.356ns logic, 2.191ns route)
                                                       (14.0% logic, 86.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_6_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.795ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X30Y111.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.795ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_840_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X30Y111.B5     net (fanout=899)      2.572   rst_sync
    SLICE_X30Y111.BMUX   Tilo                  0.251   drs_sampfreq_reg_6_LDC
                                                       rst_DRS_SAMP_FREQ[6]_AND_841_o1
    SLICE_X30Y111.SR     net (fanout=2)        0.334   rst_DRS_SAMP_FREQ[6]_AND_841_o
    SLICE_X30Y111.CLK    Trck                  0.230   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.795ns (0.889ns logic, 2.906ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.273ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_840_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y107.CQ     Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X30Y111.B4     net (fanout=5)        1.011   rbcp_reg/regX94Data<6>
    SLICE_X30Y111.BMUX   Tilo                  0.251   drs_sampfreq_reg_6_LDC
                                                       rst_DRS_SAMP_FREQ[6]_AND_841_o1
    SLICE_X30Y111.SR     net (fanout=2)        0.334   rst_DRS_SAMP_FREQ[6]_AND_841_o
    SLICE_X30Y111.CLK    Trck                  0.230   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.273ns (0.928ns logic, 1.345ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X30Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.341ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.659ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X30Y111.B5     net (fanout=899)      2.572   rst_sync
    SLICE_X30Y111.B      Tilo                  0.205   drs_sampfreq_reg_6_LDC
                                                       rst_DRS_SAMP_FREQ[6]_AND_840_o1
    SLICE_X30Y111.CLK    net (fanout=2)        0.474   rst_DRS_SAMP_FREQ[6]_AND_840_o
    -------------------------------------------------  ---------------------------
    Total                                      3.659ns (0.613ns logic, 3.046ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.863ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.137ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y107.CQ     Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X30Y111.B4     net (fanout=5)        1.011   rbcp_reg/regX94Data<6>
    SLICE_X30Y111.B      Tilo                  0.205   drs_sampfreq_reg_6_LDC
                                                       rst_DRS_SAMP_FREQ[6]_AND_840_o1
    SLICE_X30Y111.CLK    net (fanout=2)        0.474   rst_DRS_SAMP_FREQ[6]_AND_840_o
    -------------------------------------------------  ---------------------------
    Total                                      2.137ns (0.652ns logic, 1.485ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_6_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X30Y111.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.290ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.290ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_840_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y107.CQ     Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X30Y111.B4     net (fanout=5)        0.595   rbcp_reg/regX94Data<6>
    SLICE_X30Y111.BMUX   Tilo                  0.183   drs_sampfreq_reg_6_LDC
                                                       rst_DRS_SAMP_FREQ[6]_AND_841_o1
    SLICE_X30Y111.SR     net (fanout=2)        0.171   rst_DRS_SAMP_FREQ[6]_AND_841_o
    SLICE_X30Y111.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.290ns (0.524ns logic, 0.766ns route)
                                                       (40.6% logic, 59.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.266ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.266ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_840_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X30Y111.B5     net (fanout=899)      1.605   rst_sync
    SLICE_X30Y111.BMUX   Tilo                  0.183   drs_sampfreq_reg_6_LDC
                                                       rst_DRS_SAMP_FREQ[6]_AND_841_o1
    SLICE_X30Y111.SR     net (fanout=2)        0.171   rst_DRS_SAMP_FREQ[6]_AND_841_o
    SLICE_X30Y111.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.266ns (0.490ns logic, 1.776ns route)
                                                       (21.6% logic, 78.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X30Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.262ns (data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Data Path Delay:      1.262ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y107.CQ     Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X30Y111.B4     net (fanout=5)        0.595   rbcp_reg/regX94Data<6>
    SLICE_X30Y111.B      Tilo                  0.142   drs_sampfreq_reg_6_LDC
                                                       rst_DRS_SAMP_FREQ[6]_AND_840_o1
    SLICE_X30Y111.CLK    net (fanout=2)        0.291   rst_DRS_SAMP_FREQ[6]_AND_840_o
    -------------------------------------------------  ---------------------------
    Total                                      1.262ns (0.376ns logic, 0.886ns route)
                                                       (29.8% logic, 70.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X30Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.238ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Data Path Delay:      2.238ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X30Y111.B5     net (fanout=899)      1.605   rst_sync
    SLICE_X30Y111.B      Tilo                  0.142   drs_sampfreq_reg_6_LDC
                                                       rst_DRS_SAMP_FREQ[6]_AND_840_o1
    SLICE_X30Y111.CLK    net (fanout=2)        0.291   rst_DRS_SAMP_FREQ[6]_AND_840_o
    -------------------------------------------------  ---------------------------
    Total                                      2.238ns (0.342ns logic, 1.896ns route)
                                                       (15.3% logic, 84.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_5_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.738ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X24Y112.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.738ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_842_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X27Y111.C4     net (fanout=899)      2.920   rst_sync
    SLICE_X27Y111.CMUX   Tilo                  0.313   drs_sampfreq_reg_6_C_6
                                                       rst_DRS_SAMP_FREQ[5]_AND_843_o1
    SLICE_X24Y112.SR     net (fanout=2)        0.882   rst_DRS_SAMP_FREQ[5]_AND_843_o
    SLICE_X24Y112.CLK    Trck                  0.215   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.738ns (0.936ns logic, 3.802ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.409ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_842_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y107.BQ     Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X27Y111.C2     net (fanout=5)        1.552   rbcp_reg/regX94Data<5>
    SLICE_X27Y111.CMUX   Tilo                  0.313   drs_sampfreq_reg_6_C_6
                                                       rst_DRS_SAMP_FREQ[5]_AND_843_o1
    SLICE_X24Y112.SR     net (fanout=2)        0.882   rst_DRS_SAMP_FREQ[5]_AND_843_o
    SLICE_X24Y112.CLK    Trck                  0.215   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.409ns (0.975ns logic, 2.434ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X24Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.939ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.061ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X27Y111.C4     net (fanout=899)      2.920   rst_sync
    SLICE_X27Y111.C      Tilo                  0.259   drs_sampfreq_reg_6_C_6
                                                       rst_DRS_SAMP_FREQ[5]_AND_842_o1
    SLICE_X24Y112.CLK    net (fanout=2)        0.474   rst_DRS_SAMP_FREQ[5]_AND_842_o
    -------------------------------------------------  ---------------------------
    Total                                      4.061ns (0.667ns logic, 3.394ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.268ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.732ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y107.BQ     Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X27Y111.C2     net (fanout=5)        1.552   rbcp_reg/regX94Data<5>
    SLICE_X27Y111.C      Tilo                  0.259   drs_sampfreq_reg_6_C_6
                                                       rst_DRS_SAMP_FREQ[5]_AND_842_o1
    SLICE_X24Y112.CLK    net (fanout=2)        0.474   rst_DRS_SAMP_FREQ[5]_AND_842_o
    -------------------------------------------------  ---------------------------
    Total                                      2.732ns (0.706ns logic, 2.026ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_5_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X24Y112.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.002ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_842_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y107.BQ     Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X27Y111.C2     net (fanout=5)        0.978   rbcp_reg/regX94Data<5>
    SLICE_X27Y111.CMUX   Tilo                  0.203   drs_sampfreq_reg_6_C_6
                                                       rst_DRS_SAMP_FREQ[5]_AND_843_o1
    SLICE_X24Y112.SR     net (fanout=2)        0.502   rst_DRS_SAMP_FREQ[5]_AND_843_o
    SLICE_X24Y112.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.002ns (0.522ns logic, 1.480ns route)
                                                       (26.1% logic, 73.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.761ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.761ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_842_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X27Y111.C4     net (fanout=899)      1.771   rst_sync
    SLICE_X27Y111.CMUX   Tilo                  0.203   drs_sampfreq_reg_6_C_6
                                                       rst_DRS_SAMP_FREQ[5]_AND_843_o1
    SLICE_X24Y112.SR     net (fanout=2)        0.502   rst_DRS_SAMP_FREQ[5]_AND_843_o
    SLICE_X24Y112.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.761ns (0.488ns logic, 2.273ns route)
                                                       (17.7% logic, 82.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X24Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.591ns (data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Data Path Delay:      1.591ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y107.BQ     Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X27Y111.C2     net (fanout=5)        0.978   rbcp_reg/regX94Data<5>
    SLICE_X27Y111.C      Tilo                  0.156   drs_sampfreq_reg_6_C_6
                                                       rst_DRS_SAMP_FREQ[5]_AND_842_o1
    SLICE_X24Y112.CLK    net (fanout=2)        0.223   rst_DRS_SAMP_FREQ[5]_AND_842_o
    -------------------------------------------------  ---------------------------
    Total                                      1.591ns (0.390ns logic, 1.201ns route)
                                                       (24.5% logic, 75.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X24Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.350ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Data Path Delay:      2.350ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X27Y111.C4     net (fanout=899)      1.771   rst_sync
    SLICE_X27Y111.C      Tilo                  0.156   drs_sampfreq_reg_6_C_6
                                                       rst_DRS_SAMP_FREQ[5]_AND_842_o1
    SLICE_X24Y112.CLK    net (fanout=2)        0.223   rst_DRS_SAMP_FREQ[5]_AND_842_o
    -------------------------------------------------  ---------------------------
    Total                                      2.350ns (0.356ns logic, 1.994ns route)
                                                       (15.1% logic, 84.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_4_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.919ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X31Y110.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.081ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.919ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X31Y110.A4     net (fanout=899)      2.435   rst_sync
    SLICE_X31Y110.A      Tilo                  0.259   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_844_o1
    SLICE_X31Y110.CLK    net (fanout=2)        0.817   rst_DRS_SAMP_FREQ[4]_AND_844_o
    -------------------------------------------------  ---------------------------
    Total                                      3.919ns (0.667ns logic, 3.252ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.469ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.531ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y107.AQ     Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X31Y110.A3     net (fanout=5)        1.008   rbcp_reg/regX94Data<4>
    SLICE_X31Y110.A      Tilo                  0.259   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_844_o1
    SLICE_X31Y110.CLK    net (fanout=2)        0.817   rst_DRS_SAMP_FREQ[4]_AND_844_o
    -------------------------------------------------  ---------------------------
    Total                                      2.531ns (0.706ns logic, 1.825ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X31Y110.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.905ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_844_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X31Y110.A4     net (fanout=899)      2.435   rst_sync
    SLICE_X31Y110.AMUX   Tilo                  0.313   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_845_o1
    SLICE_X31Y110.SR     net (fanout=2)        0.469   rst_DRS_SAMP_FREQ[4]_AND_845_o
    SLICE_X31Y110.CLK    Trck                  0.280   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.905ns (1.001ns logic, 2.904ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.517ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_844_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y107.AQ     Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X31Y110.A3     net (fanout=5)        1.008   rbcp_reg/regX94Data<4>
    SLICE_X31Y110.AMUX   Tilo                  0.313   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_845_o1
    SLICE_X31Y110.SR     net (fanout=2)        0.469   rst_DRS_SAMP_FREQ[4]_AND_845_o
    SLICE_X31Y110.CLK    Trck                  0.280   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.517ns (1.040ns logic, 1.477ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_4_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X31Y110.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.499ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.499ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_844_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y107.AQ     Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X31Y110.A3     net (fanout=5)        0.619   rbcp_reg/regX94Data<4>
    SLICE_X31Y110.AMUX   Tilo                  0.203   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_845_o1
    SLICE_X31Y110.SR     net (fanout=2)        0.288   rst_DRS_SAMP_FREQ[4]_AND_845_o
    SLICE_X31Y110.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.499ns (0.592ns logic, 0.907ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.365ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.365ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_844_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X31Y110.A4     net (fanout=899)      1.519   rst_sync
    SLICE_X31Y110.AMUX   Tilo                  0.203   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_845_o1
    SLICE_X31Y110.SR     net (fanout=2)        0.288   rst_DRS_SAMP_FREQ[4]_AND_845_o
    SLICE_X31Y110.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.365ns (0.558ns logic, 1.807ns route)
                                                       (23.6% logic, 76.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X31Y110.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.432ns (data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Data Path Delay:      1.432ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y107.AQ     Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X31Y110.A3     net (fanout=5)        0.619   rbcp_reg/regX94Data<4>
    SLICE_X31Y110.A      Tilo                  0.156   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_844_o1
    SLICE_X31Y110.CLK    net (fanout=2)        0.423   rst_DRS_SAMP_FREQ[4]_AND_844_o
    -------------------------------------------------  ---------------------------
    Total                                      1.432ns (0.390ns logic, 1.042ns route)
                                                       (27.2% logic, 72.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X31Y110.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.298ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Data Path Delay:      2.298ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X31Y110.A4     net (fanout=899)      1.519   rst_sync
    SLICE_X31Y110.A      Tilo                  0.156   drs_sampfreq_reg_4_LDC
                                                       rst_DRS_SAMP_FREQ[4]_AND_844_o1
    SLICE_X31Y110.CLK    net (fanout=2)        0.423   rst_DRS_SAMP_FREQ[4]_AND_844_o
    -------------------------------------------------  ---------------------------
    Total                                      2.298ns (0.356ns logic, 1.942ns route)
                                                       (15.5% logic, 84.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_3_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.324ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X26Y112.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.324ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_846_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X28Y111.A1     net (fanout=899)      2.880   rst_sync
    SLICE_X28Y111.AMUX   Tilo                  0.261   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_847_o1
    SLICE_X26Y112.SR     net (fanout=2)        0.545   rst_DRS_SAMP_FREQ[3]_AND_847_o
    SLICE_X26Y112.CLK    Trck                  0.230   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.324ns (0.899ns logic, 3.425ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.936ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_846_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.DQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X28Y111.A3     net (fanout=5)        1.509   rbcp_reg/regX94Data<3>
    SLICE_X28Y111.AMUX   Tilo                  0.261   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_847_o1
    SLICE_X26Y112.SR     net (fanout=2)        0.545   rst_DRS_SAMP_FREQ[3]_AND_847_o
    SLICE_X26Y112.CLK    Trck                  0.230   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.936ns (0.882ns logic, 2.054ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X26Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.848ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.152ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X28Y111.A1     net (fanout=899)      2.880   rst_sync
    SLICE_X28Y111.A      Tilo                  0.203   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_846_o1
    SLICE_X26Y112.CLK    net (fanout=2)        0.661   rst_DRS_SAMP_FREQ[3]_AND_846_o
    -------------------------------------------------  ---------------------------
    Total                                      4.152ns (0.611ns logic, 3.541ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.236ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.764ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.DQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X28Y111.A3     net (fanout=5)        1.509   rbcp_reg/regX94Data<3>
    SLICE_X28Y111.A      Tilo                  0.203   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_846_o1
    SLICE_X26Y112.CLK    net (fanout=2)        0.661   rst_DRS_SAMP_FREQ[3]_AND_846_o
    -------------------------------------------------  ---------------------------
    Total                                      2.764ns (0.594ns logic, 2.170ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_3_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X26Y112.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.733ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.733ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_846_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.DQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X28Y111.A3     net (fanout=5)        0.931   rbcp_reg/regX94Data<3>
    SLICE_X28Y111.AMUX   Tilo                  0.191   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_847_o1
    SLICE_X26Y112.SR     net (fanout=2)        0.306   rst_DRS_SAMP_FREQ[3]_AND_847_o
    SLICE_X26Y112.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.733ns (0.496ns logic, 1.237ns route)
                                                       (28.6% logic, 71.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.624ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.624ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_846_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X28Y111.A1     net (fanout=899)      1.820   rst_sync
    SLICE_X28Y111.AMUX   Tilo                  0.191   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_847_o1
    SLICE_X26Y112.SR     net (fanout=2)        0.306   rst_DRS_SAMP_FREQ[3]_AND_847_o
    SLICE_X26Y112.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.624ns (0.498ns logic, 2.126ns route)
                                                       (19.0% logic, 81.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X26Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.619ns (data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Data Path Delay:      1.619ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.DQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X28Y111.A3     net (fanout=5)        0.931   rbcp_reg/regX94Data<3>
    SLICE_X28Y111.A      Tilo                  0.156   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_846_o1
    SLICE_X26Y112.CLK    net (fanout=2)        0.334   rst_DRS_SAMP_FREQ[3]_AND_846_o
    -------------------------------------------------  ---------------------------
    Total                                      1.619ns (0.354ns logic, 1.265ns route)
                                                       (21.9% logic, 78.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X26Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.510ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Data Path Delay:      2.510ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X28Y111.A1     net (fanout=899)      1.820   rst_sync
    SLICE_X28Y111.A      Tilo                  0.156   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_846_o1
    SLICE_X26Y112.CLK    net (fanout=2)        0.334   rst_DRS_SAMP_FREQ[3]_AND_846_o
    -------------------------------------------------  ---------------------------
    Total                                      2.510ns (0.356ns logic, 2.154ns route)
                                                       (14.2% logic, 85.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_2_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.390ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X31Y112.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.390ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_848_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X29Y112.B4     net (fanout=899)      2.893   rst_sync
    SLICE_X29Y112.BMUX   Tilo                  0.313   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_849_o1
    SLICE_X31Y112.SR     net (fanout=2)        0.496   rst_DRS_SAMP_FREQ[2]_AND_849_o
    SLICE_X31Y112.CLK    Trck                  0.280   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.390ns (1.001ns logic, 3.389ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.741ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_848_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.CQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X29Y112.B5     net (fanout=5)        1.261   rbcp_reg/regX94Data<2>
    SLICE_X29Y112.BMUX   Tilo                  0.313   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_849_o1
    SLICE_X31Y112.SR     net (fanout=2)        0.496   rst_DRS_SAMP_FREQ[2]_AND_849_o
    SLICE_X31Y112.CLK    Trck                  0.280   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.741ns (0.984ns logic, 1.757ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X31Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.948ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.052ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X29Y112.B4     net (fanout=899)      2.893   rst_sync
    SLICE_X29Y112.B      Tilo                  0.259   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_848_o1
    SLICE_X31Y112.CLK    net (fanout=2)        0.492   rst_DRS_SAMP_FREQ[2]_AND_848_o
    -------------------------------------------------  ---------------------------
    Total                                      4.052ns (0.667ns logic, 3.385ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.597ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.403ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.CQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X29Y112.B5     net (fanout=5)        1.261   rbcp_reg/regX94Data<2>
    SLICE_X29Y112.B      Tilo                  0.259   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_848_o1
    SLICE_X31Y112.CLK    net (fanout=2)        0.492   rst_DRS_SAMP_FREQ[2]_AND_848_o
    -------------------------------------------------  ---------------------------
    Total                                      2.403ns (0.650ns logic, 1.753ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_2_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X31Y112.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.591ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.591ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_848_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.CQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X29Y112.B5     net (fanout=5)        0.761   rbcp_reg/regX94Data<2>
    SLICE_X29Y112.BMUX   Tilo                  0.203   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_849_o1
    SLICE_X31Y112.SR     net (fanout=2)        0.274   rst_DRS_SAMP_FREQ[2]_AND_849_o
    SLICE_X31Y112.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.591ns (0.556ns logic, 1.035ns route)
                                                       (34.9% logic, 65.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.573ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.573ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_848_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X29Y112.B4     net (fanout=899)      1.741   rst_sync
    SLICE_X29Y112.BMUX   Tilo                  0.203   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_849_o1
    SLICE_X31Y112.SR     net (fanout=2)        0.274   rst_DRS_SAMP_FREQ[2]_AND_849_o
    SLICE_X31Y112.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.573ns (0.558ns logic, 2.015ns route)
                                                       (21.7% logic, 78.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X31Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.383ns (data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Data Path Delay:      1.383ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.CQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X29Y112.B5     net (fanout=5)        0.761   rbcp_reg/regX94Data<2>
    SLICE_X29Y112.B      Tilo                  0.156   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_848_o1
    SLICE_X31Y112.CLK    net (fanout=2)        0.268   rst_DRS_SAMP_FREQ[2]_AND_848_o
    -------------------------------------------------  ---------------------------
    Total                                      1.383ns (0.354ns logic, 1.029ns route)
                                                       (25.6% logic, 74.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X31Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.365ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Data Path Delay:      2.365ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X29Y112.B4     net (fanout=899)      1.741   rst_sync
    SLICE_X29Y112.B      Tilo                  0.156   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_848_o1
    SLICE_X31Y112.CLK    net (fanout=2)        0.268   rst_DRS_SAMP_FREQ[2]_AND_848_o
    -------------------------------------------------  ---------------------------
    Total                                      2.365ns (0.356ns logic, 2.009ns route)
                                                       (15.1% logic, 84.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_1_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.356ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X33Y110.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.356ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_850_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X32Y110.B3     net (fanout=899)      2.077   rst_sync
    SLICE_X32Y110.BMUX   Tilo                  0.261   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_851_o1
    SLICE_X33Y110.SR     net (fanout=2)        0.330   rst_DRS_SAMP_FREQ[1]_AND_851_o
    SLICE_X33Y110.CLK    Trck                  0.280   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.356ns (0.949ns logic, 2.407ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.173ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_850_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.BQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X32Y110.B4     net (fanout=5)        0.911   rbcp_reg/regX94Data<1>
    SLICE_X32Y110.BMUX   Tilo                  0.261   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_851_o1
    SLICE_X33Y110.SR     net (fanout=2)        0.330   rst_DRS_SAMP_FREQ[1]_AND_851_o
    SLICE_X33Y110.CLK    Trck                  0.280   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (0.932ns logic, 1.241ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X33Y110.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.838ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.162ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X32Y110.B3     net (fanout=899)      2.077   rst_sync
    SLICE_X32Y110.B      Tilo                  0.203   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_850_o1
    SLICE_X33Y110.CLK    net (fanout=2)        0.474   rst_DRS_SAMP_FREQ[1]_AND_850_o
    -------------------------------------------------  ---------------------------
    Total                                      3.162ns (0.611ns logic, 2.551ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.021ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.979ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.BQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X32Y110.B4     net (fanout=5)        0.911   rbcp_reg/regX94Data<1>
    SLICE_X32Y110.B      Tilo                  0.203   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_850_o1
    SLICE_X33Y110.CLK    net (fanout=2)        0.474   rst_DRS_SAMP_FREQ[1]_AND_850_o
    -------------------------------------------------  ---------------------------
    Total                                      1.979ns (0.594ns logic, 1.385ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_1_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X33Y110.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.218ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.218ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_850_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.BQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X32Y110.B4     net (fanout=5)        0.507   rbcp_reg/regX94Data<1>
    SLICE_X32Y110.BMUX   Tilo                  0.191   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_851_o1
    SLICE_X33Y110.SR     net (fanout=2)        0.167   rst_DRS_SAMP_FREQ[1]_AND_851_o
    SLICE_X33Y110.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.218ns (0.544ns logic, 0.674ns route)
                                                       (44.7% logic, 55.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.955ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.955ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_850_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X32Y110.B3     net (fanout=899)      1.242   rst_sync
    SLICE_X32Y110.BMUX   Tilo                  0.191   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_851_o1
    SLICE_X33Y110.SR     net (fanout=2)        0.167   rst_DRS_SAMP_FREQ[1]_AND_851_o
    SLICE_X33Y110.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.955ns (0.546ns logic, 1.409ns route)
                                                       (27.9% logic, 72.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X33Y110.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.152ns (data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Data Path Delay:      1.152ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.BQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X32Y110.B4     net (fanout=5)        0.507   rbcp_reg/regX94Data<1>
    SLICE_X32Y110.B      Tilo                  0.156   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_850_o1
    SLICE_X33Y110.CLK    net (fanout=2)        0.291   rst_DRS_SAMP_FREQ[1]_AND_850_o
    -------------------------------------------------  ---------------------------
    Total                                      1.152ns (0.354ns logic, 0.798ns route)
                                                       (30.7% logic, 69.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X33Y110.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.889ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Data Path Delay:      1.889ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X32Y110.B3     net (fanout=899)      1.242   rst_sync
    SLICE_X32Y110.B      Tilo                  0.156   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_850_o1
    SLICE_X33Y110.CLK    net (fanout=2)        0.291   rst_DRS_SAMP_FREQ[1]_AND_850_o
    -------------------------------------------------  ---------------------------
    Total                                      1.889ns (0.356ns logic, 1.533ns route)
                                                       (18.8% logic, 81.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_0_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.095ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X33Y108.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.095ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_852_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X32Y108.B4     net (fanout=899)      1.816   rst_sync
    SLICE_X32Y108.BMUX   Tilo                  0.261   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_853_o1
    SLICE_X33Y108.SR     net (fanout=2)        0.330   rst_DRS_SAMP_FREQ[0]_AND_853_o
    SLICE_X33Y108.CLK    Trck                  0.280   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.095ns (0.949ns logic, 2.146ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.847ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_852_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.AQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X32Y108.B5     net (fanout=5)        0.585   rbcp_reg/regX94Data<0>
    SLICE_X32Y108.BMUX   Tilo                  0.261   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_853_o1
    SLICE_X33Y108.SR     net (fanout=2)        0.330   rst_DRS_SAMP_FREQ[0]_AND_853_o
    SLICE_X33Y108.CLK    Trck                  0.280   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.847ns (0.932ns logic, 0.915ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X33Y108.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.096ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.904ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.408   rst_sync
                                                       rst_sync
    SLICE_X32Y108.B4     net (fanout=899)      1.816   rst_sync
    SLICE_X32Y108.B      Tilo                  0.203   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_852_o1
    SLICE_X33Y108.CLK    net (fanout=2)        0.477   rst_DRS_SAMP_FREQ[0]_AND_852_o
    -------------------------------------------------  ---------------------------
    Total                                      2.904ns (0.611ns logic, 2.293ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.344ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.656ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.AQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X32Y108.B5     net (fanout=5)        0.585   rbcp_reg/regX94Data<0>
    SLICE_X32Y108.B      Tilo                  0.203   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_852_o1
    SLICE_X33Y108.CLK    net (fanout=2)        0.477   rst_DRS_SAMP_FREQ[0]_AND_852_o
    -------------------------------------------------  ---------------------------
    Total                                      1.656ns (0.594ns logic, 1.062ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_0_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X33Y108.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.009ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_852_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.AQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X32Y108.B5     net (fanout=5)        0.298   rbcp_reg/regX94Data<0>
    SLICE_X32Y108.BMUX   Tilo                  0.191   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_853_o1
    SLICE_X33Y108.SR     net (fanout=2)        0.167   rst_DRS_SAMP_FREQ[0]_AND_853_o
    SLICE_X33Y108.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.009ns (0.544ns logic, 0.465ns route)
                                                       (53.9% logic, 46.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.801ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_852_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X32Y108.B4     net (fanout=899)      1.088   rst_sync
    SLICE_X32Y108.BMUX   Tilo                  0.191   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_853_o1
    SLICE_X33Y108.SR     net (fanout=2)        0.167   rst_DRS_SAMP_FREQ[0]_AND_853_o
    SLICE_X33Y108.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.801ns (0.546ns logic, 1.255ns route)
                                                       (30.3% logic, 69.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X33Y108.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.946ns (data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Data Path Delay:      0.946ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.AQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X32Y108.B5     net (fanout=5)        0.298   rbcp_reg/regX94Data<0>
    SLICE_X32Y108.B      Tilo                  0.156   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_852_o1
    SLICE_X33Y108.CLK    net (fanout=2)        0.294   rst_DRS_SAMP_FREQ[0]_AND_852_o
    -------------------------------------------------  ---------------------------
    Total                                      0.946ns (0.354ns logic, 0.592ns route)
                                                       (37.4% logic, 62.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X33Y108.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.738ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Data Path Delay:      1.738ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y99.DQ      Tcko                  0.200   rst_sync
                                                       rst_sync
    SLICE_X32Y108.B4     net (fanout=899)      1.088   rst_sync
    SLICE_X32Y108.B      Tilo                  0.156   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_852_o1
    SLICE_X33Y108.CLK    net (fanout=2)        0.294   rst_DRS_SAMP_FREQ[0]_AND_852_o
    -------------------------------------------------  ---------------------------
    Total                                      1.738ns (0.356ns logic, 1.382ns route)
                                                       (20.5% logic, 79.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_7_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.604ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X26Y109.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.604ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_854_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y109.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X26Y109.A2     net (fanout=12)       1.174   rst_refclk
    SLICE_X26Y109.AMUX   Tilo                  0.251   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_855_o1
    SLICE_X26Y109.SR     net (fanout=2)        0.502   rst_refclk_DRS_SAMP_FREQ[7]_AND_855_o
    SLICE_X26Y109.CLK    Trck                  0.230   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.604ns (0.928ns logic, 1.676ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.471ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_854_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y107.DQ     Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X26Y109.A4     net (fanout=5)        1.041   rbcp_reg/regX94Data<7>
    SLICE_X26Y109.AMUX   Tilo                  0.251   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_855_o1
    SLICE_X26Y109.SR     net (fanout=2)        0.502   rst_refclk_DRS_SAMP_FREQ[7]_AND_855_o
    SLICE_X26Y109.CLK    Trck                  0.230   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.471ns (0.928ns logic, 1.543ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X26Y109.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.557ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.443ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y109.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X26Y109.A2     net (fanout=12)       1.174   rst_refclk
    SLICE_X26Y109.A      Tilo                  0.205   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_854_o1
    SLICE_X26Y109.CLK    net (fanout=2)        0.617   rst_refclk_DRS_SAMP_FREQ[7]_AND_854_o
    -------------------------------------------------  ---------------------------
    Total                                      2.443ns (0.652ns logic, 1.791ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.690ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.310ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y107.DQ     Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X26Y109.A4     net (fanout=5)        1.041   rbcp_reg/regX94Data<7>
    SLICE_X26Y109.A      Tilo                  0.205   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_854_o1
    SLICE_X26Y109.CLK    net (fanout=2)        0.617   rst_refclk_DRS_SAMP_FREQ[7]_AND_854_o
    -------------------------------------------------  ---------------------------
    Total                                      2.310ns (0.652ns logic, 1.658ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_7_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X26Y109.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.441ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_854_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y107.DQ     Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X26Y109.A4     net (fanout=5)        0.616   rbcp_reg/regX94Data<7>
    SLICE_X26Y109.AMUX   Tilo                  0.183   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_855_o1
    SLICE_X26Y109.SR     net (fanout=2)        0.301   rst_refclk_DRS_SAMP_FREQ[7]_AND_855_o
    SLICE_X26Y109.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.441ns (0.524ns logic, 0.917ns route)
                                                       (36.4% logic, 63.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.580ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.580ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_854_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y109.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X26Y109.A2     net (fanout=12)       0.755   rst_refclk
    SLICE_X26Y109.AMUX   Tilo                  0.183   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_855_o1
    SLICE_X26Y109.SR     net (fanout=2)        0.301   rst_refclk_DRS_SAMP_FREQ[7]_AND_855_o
    SLICE_X26Y109.CLK    Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.580ns (0.524ns logic, 1.056ns route)
                                                       (33.2% logic, 66.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X26Y109.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.322ns (data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Data Path Delay:      1.322ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y107.DQ     Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X26Y109.A4     net (fanout=5)        0.616   rbcp_reg/regX94Data<7>
    SLICE_X26Y109.A      Tilo                  0.142   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_854_o1
    SLICE_X26Y109.CLK    net (fanout=2)        0.330   rst_refclk_DRS_SAMP_FREQ[7]_AND_854_o
    -------------------------------------------------  ---------------------------
    Total                                      1.322ns (0.376ns logic, 0.946ns route)
                                                       (28.4% logic, 71.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X26Y109.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.461ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Data Path Delay:      1.461ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y109.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X26Y109.A2     net (fanout=12)       0.755   rst_refclk
    SLICE_X26Y109.A      Tilo                  0.142   drs_sampfreq_TenMreg_7_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_854_o1
    SLICE_X26Y109.CLK    net (fanout=2)        0.330   rst_refclk_DRS_SAMP_FREQ[7]_AND_854_o
    -------------------------------------------------  ---------------------------
    Total                                      1.461ns (0.376ns logic, 1.085ns route)
                                                       (25.7% logic, 74.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_6_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.159ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X37Y109.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.159ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_856_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y109.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X36Y109.B5     net (fanout=12)       0.836   rst_refclk
    SLICE_X36Y109.BMUX   Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_857_o1
    SLICE_X37Y109.SR     net (fanout=2)        0.335   rst_refclk_DRS_SAMP_FREQ[6]_AND_857_o
    SLICE_X37Y109.CLK    Trck                  0.280   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.159ns (0.988ns logic, 1.171ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    98.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.807ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_856_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y107.CQ     Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X36Y109.B4     net (fanout=5)        0.484   rbcp_reg/regX94Data<6>
    SLICE_X36Y109.BMUX   Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_857_o1
    SLICE_X37Y109.SR     net (fanout=2)        0.335   rst_refclk_DRS_SAMP_FREQ[6]_AND_857_o
    SLICE_X37Y109.CLK    Trck                  0.280   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.807ns (0.988ns logic, 0.819ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X37Y109.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  98.040ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.960ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y109.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X36Y109.B5     net (fanout=12)       0.836   rst_refclk
    SLICE_X36Y109.B      Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_856_o1
    SLICE_X37Y109.CLK    net (fanout=2)        0.474   rst_refclk_DRS_SAMP_FREQ[6]_AND_856_o
    -------------------------------------------------  ---------------------------
    Total                                      1.960ns (0.650ns logic, 1.310ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  98.392ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.608ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y107.CQ     Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X36Y109.B4     net (fanout=5)        0.484   rbcp_reg/regX94Data<6>
    SLICE_X36Y109.B      Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_856_o1
    SLICE_X37Y109.CLK    net (fanout=2)        0.474   rst_refclk_DRS_SAMP_FREQ[6]_AND_856_o
    -------------------------------------------------  ---------------------------
    Total                                      1.608ns (0.650ns logic, 0.958ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_6_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X37Y109.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.002ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_856_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y107.CQ     Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X36Y109.B4     net (fanout=5)        0.250   rbcp_reg/regX94Data<6>
    SLICE_X36Y109.BMUX   Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_857_o1
    SLICE_X37Y109.SR     net (fanout=2)        0.172   rst_refclk_DRS_SAMP_FREQ[6]_AND_857_o
    SLICE_X37Y109.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.002ns (0.580ns logic, 0.422ns route)
                                                       (57.9% logic, 42.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.207ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.207ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_856_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y109.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X36Y109.B5     net (fanout=12)       0.455   rst_refclk
    SLICE_X36Y109.BMUX   Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_857_o1
    SLICE_X37Y109.SR     net (fanout=2)        0.172   rst_refclk_DRS_SAMP_FREQ[6]_AND_857_o
    SLICE_X37Y109.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.207ns (0.580ns logic, 0.627ns route)
                                                       (48.1% logic, 51.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X37Y109.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.931ns (data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Data Path Delay:      0.931ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y107.CQ     Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X36Y109.B4     net (fanout=5)        0.250   rbcp_reg/regX94Data<6>
    SLICE_X36Y109.B      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_856_o1
    SLICE_X37Y109.CLK    net (fanout=2)        0.291   rst_refclk_DRS_SAMP_FREQ[6]_AND_856_o
    -------------------------------------------------  ---------------------------
    Total                                      0.931ns (0.390ns logic, 0.541ns route)
                                                       (41.9% logic, 58.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X37Y109.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.136ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Data Path Delay:      1.136ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y109.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X36Y109.B5     net (fanout=12)       0.455   rst_refclk
    SLICE_X36Y109.B      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_856_o1
    SLICE_X37Y109.CLK    net (fanout=2)        0.291   rst_refclk_DRS_SAMP_FREQ[6]_AND_856_o
    -------------------------------------------------  ---------------------------
    Total                                      1.136ns (0.390ns logic, 0.746ns route)
                                                       (34.3% logic, 65.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_5_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.794ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X28Y109.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.206ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.794ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y107.BQ     Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X28Y109.A1     net (fanout=5)        1.324   rbcp_reg/regX94Data<5>
    SLICE_X28Y109.A      Tilo                  0.203   drs_sampfreq_TenMreg_5_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_858_o1
    SLICE_X28Y109.CLK    net (fanout=2)        0.820   rst_refclk_DRS_SAMP_FREQ[5]_AND_858_o
    -------------------------------------------------  ---------------------------
    Total                                      2.794ns (0.650ns logic, 2.144ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.281ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.719ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y109.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X28Y109.A3     net (fanout=12)       1.249   rst_refclk
    SLICE_X28Y109.A      Tilo                  0.203   drs_sampfreq_TenMreg_5_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_858_o1
    SLICE_X28Y109.CLK    net (fanout=2)        0.820   rst_refclk_DRS_SAMP_FREQ[5]_AND_858_o
    -------------------------------------------------  ---------------------------
    Total                                      2.719ns (0.650ns logic, 2.069ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X28Y109.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.749ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_858_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y107.BQ     Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X28Y109.A1     net (fanout=5)        1.324   rbcp_reg/regX94Data<5>
    SLICE_X28Y109.AMUX   Tilo                  0.261   drs_sampfreq_TenMreg_5_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_859_o1
    SLICE_X28Y109.SR     net (fanout=2)        0.502   rst_refclk_DRS_SAMP_FREQ[5]_AND_859_o
    SLICE_X28Y109.CLK    Trck                  0.215   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.749ns (0.923ns logic, 1.826ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.674ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_858_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y109.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X28Y109.A3     net (fanout=12)       1.249   rst_refclk
    SLICE_X28Y109.AMUX   Tilo                  0.261   drs_sampfreq_TenMreg_5_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_859_o1
    SLICE_X28Y109.SR     net (fanout=2)        0.502   rst_refclk_DRS_SAMP_FREQ[5]_AND_859_o
    SLICE_X28Y109.CLK    Trck                  0.215   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.674ns (0.923ns logic, 1.751ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_5_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X28Y109.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.577ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.577ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_858_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y109.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X28Y109.A3     net (fanout=12)       0.766   rst_refclk
    SLICE_X28Y109.AMUX   Tilo                  0.191   drs_sampfreq_TenMreg_5_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_859_o1
    SLICE_X28Y109.SR     net (fanout=2)        0.301   rst_refclk_DRS_SAMP_FREQ[5]_AND_859_o
    SLICE_X28Y109.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.577ns (0.510ns logic, 1.067ns route)
                                                       (32.3% logic, 67.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.634ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.634ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_858_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y107.BQ     Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X28Y109.A1     net (fanout=5)        0.823   rbcp_reg/regX94Data<5>
    SLICE_X28Y109.AMUX   Tilo                  0.191   drs_sampfreq_TenMreg_5_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_859_o1
    SLICE_X28Y109.SR     net (fanout=2)        0.301   rst_refclk_DRS_SAMP_FREQ[5]_AND_859_o
    SLICE_X28Y109.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.634ns (0.510ns logic, 1.124ns route)
                                                       (31.2% logic, 68.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X28Y109.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.582ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Data Path Delay:      1.582ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y109.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X28Y109.A3     net (fanout=12)       0.766   rst_refclk
    SLICE_X28Y109.A      Tilo                  0.156   drs_sampfreq_TenMreg_5_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_858_o1
    SLICE_X28Y109.CLK    net (fanout=2)        0.426   rst_refclk_DRS_SAMP_FREQ[5]_AND_858_o
    -------------------------------------------------  ---------------------------
    Total                                      1.582ns (0.390ns logic, 1.192ns route)
                                                       (24.7% logic, 75.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X28Y109.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.639ns (data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Data Path Delay:      1.639ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y107.BQ     Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X28Y109.A1     net (fanout=5)        0.823   rbcp_reg/regX94Data<5>
    SLICE_X28Y109.A      Tilo                  0.156   drs_sampfreq_TenMreg_5_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_858_o1
    SLICE_X28Y109.CLK    net (fanout=2)        0.426   rst_refclk_DRS_SAMP_FREQ[5]_AND_858_o
    -------------------------------------------------  ---------------------------
    Total                                      1.639ns (0.390ns logic, 1.249ns route)
                                                       (23.8% logic, 76.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_2_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.916ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X32Y111.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.916ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_864_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y109.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X32Y111.A4     net (fanout=12)       1.491   rst_refclk
    SLICE_X32Y111.AMUX   Tilo                  0.261   drs_sampfreq_TenMreg_2_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_865_o1
    SLICE_X32Y111.SR     net (fanout=2)        0.502   rst_refclk_DRS_SAMP_FREQ[2]_AND_865_o
    SLICE_X32Y111.CLK    Trck                  0.215   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.916ns (0.923ns logic, 1.993ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.290ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_864_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.CQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X32Y111.A1     net (fanout=5)        0.921   rbcp_reg/regX94Data<2>
    SLICE_X32Y111.AMUX   Tilo                  0.261   drs_sampfreq_TenMreg_2_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_865_o1
    SLICE_X32Y111.SR     net (fanout=2)        0.502   rst_refclk_DRS_SAMP_FREQ[2]_AND_865_o
    SLICE_X32Y111.CLK    Trck                  0.215   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.290ns (0.867ns logic, 1.423ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X32Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.242ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.758ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y109.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X32Y111.A4     net (fanout=12)       1.491   rst_refclk
    SLICE_X32Y111.A      Tilo                  0.203   drs_sampfreq_TenMreg_2_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_864_o1
    SLICE_X32Y111.CLK    net (fanout=2)        0.617   rst_refclk_DRS_SAMP_FREQ[2]_AND_864_o
    -------------------------------------------------  ---------------------------
    Total                                      2.758ns (0.650ns logic, 2.108ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.868ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.132ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.CQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X32Y111.A1     net (fanout=5)        0.921   rbcp_reg/regX94Data<2>
    SLICE_X32Y111.A      Tilo                  0.203   drs_sampfreq_TenMreg_2_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_864_o1
    SLICE_X32Y111.CLK    net (fanout=2)        0.617   rst_refclk_DRS_SAMP_FREQ[2]_AND_864_o
    -------------------------------------------------  ---------------------------
    Total                                      2.132ns (0.594ns logic, 1.538ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_2_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X32Y111.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.315ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.315ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_864_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.CQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X32Y111.A1     net (fanout=5)        0.540   rbcp_reg/regX94Data<2>
    SLICE_X32Y111.AMUX   Tilo                  0.191   drs_sampfreq_TenMreg_2_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_865_o1
    SLICE_X32Y111.SR     net (fanout=2)        0.301   rst_refclk_DRS_SAMP_FREQ[2]_AND_865_o
    SLICE_X32Y111.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.315ns (0.474ns logic, 0.841ns route)
                                                       (36.0% logic, 64.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.646ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.646ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_864_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y109.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X32Y111.A4     net (fanout=12)       0.835   rst_refclk
    SLICE_X32Y111.AMUX   Tilo                  0.191   drs_sampfreq_TenMreg_2_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_865_o1
    SLICE_X32Y111.SR     net (fanout=2)        0.301   rst_refclk_DRS_SAMP_FREQ[2]_AND_865_o
    SLICE_X32Y111.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.646ns (0.510ns logic, 1.136ns route)
                                                       (31.0% logic, 69.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X32Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.224ns (data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Data Path Delay:      1.224ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.CQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X32Y111.A1     net (fanout=5)        0.540   rbcp_reg/regX94Data<2>
    SLICE_X32Y111.A      Tilo                  0.156   drs_sampfreq_TenMreg_2_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_864_o1
    SLICE_X32Y111.CLK    net (fanout=2)        0.330   rst_refclk_DRS_SAMP_FREQ[2]_AND_864_o
    -------------------------------------------------  ---------------------------
    Total                                      1.224ns (0.354ns logic, 0.870ns route)
                                                       (28.9% logic, 71.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X32Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.555ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Data Path Delay:      1.555ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y109.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X32Y111.A4     net (fanout=12)       0.835   rst_refclk
    SLICE_X32Y111.A      Tilo                  0.156   drs_sampfreq_TenMreg_2_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_864_o1
    SLICE_X32Y111.CLK    net (fanout=2)        0.330   rst_refclk_DRS_SAMP_FREQ[2]_AND_864_o
    -------------------------------------------------  ---------------------------
    Total                                      1.555ns (0.390ns logic, 1.165ns route)
                                                       (25.1% logic, 74.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_4_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.222ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X37Y108.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.222ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_860_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y109.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X36Y109.D4     net (fanout=12)       0.917   rst_refclk
    SLICE_X36Y109.DMUX   Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_861_o1
    SLICE_X37Y108.SR     net (fanout=2)        0.317   rst_refclk_DRS_SAMP_FREQ[4]_AND_861_o
    SLICE_X37Y108.CLK    Trck                  0.280   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.222ns (0.988ns logic, 1.234ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    98.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.815ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_860_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y107.AQ     Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X36Y109.D3     net (fanout=5)        0.510   rbcp_reg/regX94Data<4>
    SLICE_X36Y109.DMUX   Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_861_o1
    SLICE_X37Y108.SR     net (fanout=2)        0.317   rst_refclk_DRS_SAMP_FREQ[4]_AND_861_o
    SLICE_X37Y108.CLK    Trck                  0.280   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.815ns (0.988ns logic, 0.827ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X37Y108.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.963ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.037ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y109.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X36Y109.D4     net (fanout=12)       0.917   rst_refclk
    SLICE_X36Y109.D      Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_860_o1
    SLICE_X37Y108.CLK    net (fanout=2)        0.470   rst_refclk_DRS_SAMP_FREQ[4]_AND_860_o
    -------------------------------------------------  ---------------------------
    Total                                      2.037ns (0.650ns logic, 1.387ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  98.370ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.630ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y107.AQ     Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X36Y109.D3     net (fanout=5)        0.510   rbcp_reg/regX94Data<4>
    SLICE_X36Y109.D      Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_860_o1
    SLICE_X37Y108.CLK    net (fanout=2)        0.470   rst_refclk_DRS_SAMP_FREQ[4]_AND_860_o
    -------------------------------------------------  ---------------------------
    Total                                      1.630ns (0.650ns logic, 0.980ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_4_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X37Y108.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.001ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_860_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y107.AQ     Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X36Y109.D3     net (fanout=5)        0.294   rbcp_reg/regX94Data<4>
    SLICE_X36Y109.DMUX   Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_861_o1
    SLICE_X37Y108.SR     net (fanout=2)        0.127   rst_refclk_DRS_SAMP_FREQ[4]_AND_861_o
    SLICE_X37Y108.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.001ns (0.580ns logic, 0.421ns route)
                                                       (57.9% logic, 42.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.209ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.209ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_860_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y109.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X36Y109.D4     net (fanout=12)       0.502   rst_refclk
    SLICE_X36Y109.DMUX   Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_861_o1
    SLICE_X37Y108.SR     net (fanout=2)        0.127   rst_refclk_DRS_SAMP_FREQ[4]_AND_861_o
    SLICE_X37Y108.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.209ns (0.580ns logic, 0.629ns route)
                                                       (48.0% logic, 52.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X37Y108.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.945ns (data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Data Path Delay:      0.945ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y107.AQ     Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X36Y109.D3     net (fanout=5)        0.294   rbcp_reg/regX94Data<4>
    SLICE_X36Y109.D      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_860_o1
    SLICE_X37Y108.CLK    net (fanout=2)        0.261   rst_refclk_DRS_SAMP_FREQ[4]_AND_860_o
    -------------------------------------------------  ---------------------------
    Total                                      0.945ns (0.390ns logic, 0.555ns route)
                                                       (41.3% logic, 58.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X37Y108.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.153ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Data Path Delay:      1.153ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y109.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X36Y109.D4     net (fanout=12)       0.502   rst_refclk
    SLICE_X36Y109.D      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_860_o1
    SLICE_X37Y108.CLK    net (fanout=2)        0.261   rst_refclk_DRS_SAMP_FREQ[4]_AND_860_o
    -------------------------------------------------  ---------------------------
    Total                                      1.153ns (0.390ns logic, 0.763ns route)
                                                       (33.8% logic, 66.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_3_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.479ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X36Y111.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.479ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_862_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y109.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X36Y109.A2     net (fanout=12)       1.079   rst_refclk
    SLICE_X36Y109.AMUX   Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_863_o1
    SLICE_X36Y111.SR     net (fanout=2)        0.477   rst_refclk_DRS_SAMP_FREQ[3]_AND_863_o
    SLICE_X36Y111.CLK    Trck                  0.215   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.479ns (0.923ns logic, 1.556ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    98.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.822ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_862_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.DQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X36Y109.A4     net (fanout=5)        0.478   rbcp_reg/regX94Data<3>
    SLICE_X36Y109.AMUX   Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_863_o1
    SLICE_X36Y111.SR     net (fanout=2)        0.477   rst_refclk_DRS_SAMP_FREQ[3]_AND_863_o
    SLICE_X36Y111.CLK    Trck                  0.215   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.822ns (0.867ns logic, 0.955ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X36Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.538ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.462ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y109.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X36Y109.A2     net (fanout=12)       1.079   rst_refclk
    SLICE_X36Y109.A      Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_862_o1
    SLICE_X36Y111.CLK    net (fanout=2)        0.733   rst_refclk_DRS_SAMP_FREQ[3]_AND_862_o
    -------------------------------------------------  ---------------------------
    Total                                      2.462ns (0.650ns logic, 1.812ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  98.195ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.805ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.DQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X36Y109.A4     net (fanout=5)        0.478   rbcp_reg/regX94Data<3>
    SLICE_X36Y109.A      Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_862_o1
    SLICE_X36Y111.CLK    net (fanout=2)        0.733   rst_refclk_DRS_SAMP_FREQ[3]_AND_862_o
    -------------------------------------------------  ---------------------------
    Total                                      1.805ns (0.594ns logic, 1.211ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_3_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X36Y111.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.929ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.929ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_862_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.DQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X36Y109.A4     net (fanout=5)        0.232   rbcp_reg/regX94Data<3>
    SLICE_X36Y109.AMUX   Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_863_o1
    SLICE_X36Y111.SR     net (fanout=2)        0.223   rst_refclk_DRS_SAMP_FREQ[3]_AND_863_o
    SLICE_X36Y111.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.929ns (0.474ns logic, 0.455ns route)
                                                       (51.0% logic, 49.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.371ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.371ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_862_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y109.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X36Y109.A2     net (fanout=12)       0.638   rst_refclk
    SLICE_X36Y109.AMUX   Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_863_o1
    SLICE_X36Y111.SR     net (fanout=2)        0.223   rst_refclk_DRS_SAMP_FREQ[3]_AND_863_o
    SLICE_X36Y111.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.371ns (0.510ns logic, 0.861ns route)
                                                       (37.2% logic, 62.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X36Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.969ns (data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Data Path Delay:      0.969ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.DQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X36Y109.A4     net (fanout=5)        0.232   rbcp_reg/regX94Data<3>
    SLICE_X36Y109.A      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_862_o1
    SLICE_X36Y111.CLK    net (fanout=2)        0.383   rst_refclk_DRS_SAMP_FREQ[3]_AND_862_o
    -------------------------------------------------  ---------------------------
    Total                                      0.969ns (0.354ns logic, 0.615ns route)
                                                       (36.5% logic, 63.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X36Y111.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.411ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Data Path Delay:      1.411ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y109.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X36Y109.A2     net (fanout=12)       0.638   rst_refclk
    SLICE_X36Y109.A      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_862_o1
    SLICE_X36Y111.CLK    net (fanout=2)        0.383   rst_refclk_DRS_SAMP_FREQ[3]_AND_862_o
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (0.390ns logic, 1.021ns route)
                                                       (27.6% logic, 72.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_1_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.210ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X36Y112.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.210ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_866_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.BQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X36Y112.A2     net (fanout=5)        0.846   rbcp_reg/regX94Data<1>
    SLICE_X36Y112.AMUX   Tilo                  0.261   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_867_o1
    SLICE_X36Y112.SR     net (fanout=2)        0.497   rst_refclk_DRS_SAMP_FREQ[1]_AND_867_o
    SLICE_X36Y112.CLK    Trck                  0.215   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.210ns (0.867ns logic, 1.343ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.080ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_866_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y109.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X36Y112.A4     net (fanout=12)       0.660   rst_refclk
    SLICE_X36Y112.AMUX   Tilo                  0.261   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_867_o1
    SLICE_X36Y112.SR     net (fanout=2)        0.497   rst_refclk_DRS_SAMP_FREQ[1]_AND_867_o
    SLICE_X36Y112.CLK    Trck                  0.215   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.080ns (0.923ns logic, 1.157ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X36Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.879ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.121ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.BQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X36Y112.A2     net (fanout=5)        0.846   rbcp_reg/regX94Data<1>
    SLICE_X36Y112.A      Tilo                  0.203   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_866_o1
    SLICE_X36Y112.CLK    net (fanout=2)        0.681   rst_refclk_DRS_SAMP_FREQ[1]_AND_866_o
    -------------------------------------------------  ---------------------------
    Total                                      2.121ns (0.594ns logic, 1.527ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  98.009ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.991ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y109.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X36Y112.A4     net (fanout=12)       0.660   rst_refclk
    SLICE_X36Y112.A      Tilo                  0.203   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_866_o1
    SLICE_X36Y112.CLK    net (fanout=2)        0.681   rst_refclk_DRS_SAMP_FREQ[1]_AND_866_o
    -------------------------------------------------  ---------------------------
    Total                                      1.991ns (0.650ns logic, 1.341ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_1_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X36Y112.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.156ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.156ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_866_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y109.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X36Y112.A4     net (fanout=12)       0.350   rst_refclk
    SLICE_X36Y112.AMUX   Tilo                  0.191   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_867_o1
    SLICE_X36Y112.SR     net (fanout=2)        0.296   rst_refclk_DRS_SAMP_FREQ[1]_AND_867_o
    SLICE_X36Y112.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.156ns (0.510ns logic, 0.646ns route)
                                                       (44.1% logic, 55.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.261ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.261ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_866_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.BQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X36Y112.A2     net (fanout=5)        0.491   rbcp_reg/regX94Data<1>
    SLICE_X36Y112.AMUX   Tilo                  0.191   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_867_o1
    SLICE_X36Y112.SR     net (fanout=2)        0.296   rst_refclk_DRS_SAMP_FREQ[1]_AND_867_o
    SLICE_X36Y112.CLK    Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.261ns (0.474ns logic, 0.787ns route)
                                                       (37.6% logic, 62.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X36Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.094ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Data Path Delay:      1.094ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y109.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X36Y112.A4     net (fanout=12)       0.350   rst_refclk
    SLICE_X36Y112.A      Tilo                  0.156   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_866_o1
    SLICE_X36Y112.CLK    net (fanout=2)        0.354   rst_refclk_DRS_SAMP_FREQ[1]_AND_866_o
    -------------------------------------------------  ---------------------------
    Total                                      1.094ns (0.390ns logic, 0.704ns route)
                                                       (35.6% logic, 64.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X36Y112.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.199ns (data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Data Path Delay:      1.199ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.BQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X36Y112.A2     net (fanout=5)        0.491   rbcp_reg/regX94Data<1>
    SLICE_X36Y112.A      Tilo                  0.156   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_866_o1
    SLICE_X36Y112.CLK    net (fanout=2)        0.354   rst_refclk_DRS_SAMP_FREQ[1]_AND_866_o
    -------------------------------------------------  ---------------------------
    Total                                      1.199ns (0.354ns logic, 0.845ns route)
                                                       (29.5% logic, 70.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_0_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.424ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X35Y109.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_868_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y109.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X36Y109.C4     net (fanout=12)       0.917   rst_refclk
    SLICE_X36Y109.CMUX   Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_869_o1
    SLICE_X35Y109.SR     net (fanout=2)        0.519   rst_refclk_DRS_SAMP_FREQ[0]_AND_869_o
    SLICE_X35Y109.CLK    Trck                  0.280   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.424ns (0.988ns logic, 1.436ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.346ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_868_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.AQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X36Y109.C1     net (fanout=5)        0.895   rbcp_reg/regX94Data<0>
    SLICE_X36Y109.CMUX   Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_869_o1
    SLICE_X35Y109.SR     net (fanout=2)        0.519   rst_refclk_DRS_SAMP_FREQ[0]_AND_869_o
    SLICE_X35Y109.CLK    Trck                  0.280   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.346ns (0.932ns logic, 1.414ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X35Y109.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.939ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.061ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y109.AQ     Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X36Y109.C4     net (fanout=12)       0.917   rst_refclk
    SLICE_X36Y109.C      Tilo                  0.204   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_868_o1
    SLICE_X35Y109.CLK    net (fanout=2)        0.493   rst_refclk_DRS_SAMP_FREQ[0]_AND_868_o
    -------------------------------------------------  ---------------------------
    Total                                      2.061ns (0.651ns logic, 1.410ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  98.017ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.983ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.AQ     Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X36Y109.C1     net (fanout=5)        0.895   rbcp_reg/regX94Data<0>
    SLICE_X36Y109.C      Tilo                  0.204   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_868_o1
    SLICE_X35Y109.CLK    net (fanout=2)        0.493   rst_refclk_DRS_SAMP_FREQ[0]_AND_868_o
    -------------------------------------------------  ---------------------------
    Total                                      1.983ns (0.595ns logic, 1.388ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_0_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X35Y109.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.355ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.355ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_868_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.AQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X36Y109.C1     net (fanout=5)        0.534   rbcp_reg/regX94Data<0>
    SLICE_X36Y109.CMUX   Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_869_o1
    SLICE_X35Y109.SR     net (fanout=2)        0.277   rst_refclk_DRS_SAMP_FREQ[0]_AND_869_o
    SLICE_X35Y109.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.355ns (0.544ns logic, 0.811ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.392ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_868_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y109.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X36Y109.C4     net (fanout=12)       0.535   rst_refclk
    SLICE_X36Y109.CMUX   Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_869_o1
    SLICE_X35Y109.SR     net (fanout=2)        0.277   rst_refclk_DRS_SAMP_FREQ[0]_AND_869_o
    SLICE_X35Y109.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.392ns (0.580ns logic, 0.812ns route)
                                                       (41.7% logic, 58.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X35Y109.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.157ns (data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Data Path Delay:      1.157ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.AQ     Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X36Y109.C1     net (fanout=5)        0.534   rbcp_reg/regX94Data<0>
    SLICE_X36Y109.C      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_868_o1
    SLICE_X35Y109.CLK    net (fanout=2)        0.269   rst_refclk_DRS_SAMP_FREQ[0]_AND_868_o
    -------------------------------------------------  ---------------------------
    Total                                      1.157ns (0.354ns logic, 0.803ns route)
                                                       (30.6% logic, 69.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X35Y109.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.194ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Data Path Delay:      1.194ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y109.AQ     Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X36Y109.C4     net (fanout=12)       0.535   rst_refclk
    SLICE_X36Y109.C      Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_868_o1
    SLICE_X35Y109.CLK    net (fanout=2)        0.269   rst_refclk_DRS_SAMP_FREQ[0]_AND_868_o
    -------------------------------------------------  ---------------------------
    Total                                      1.194ns (0.390ns logic, 0.804ns route)
                                                       (32.7% logic, 67.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_0_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.694ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X85Y81.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.694ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_900_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X84Y81.C5      net (fanout=590)      4.927   rst_read_sync
    SLICE_X84Y81.CMUX    Tilo                  0.251   trig_offset_reg_0_P_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_901_o1
    SLICE_X85Y81.SR      net (fanout=2)        0.845   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_901_o
    SLICE_X85Y81.CLK     Trck                  0.280   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.694ns (0.922ns logic, 5.772ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.077ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_900_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.AQ      Tcko                  0.408   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X84Y81.C4      net (fanout=4)        1.293   rbcp_reg/regXCEData<0>
    SLICE_X84Y81.CMUX    Tilo                  0.251   trig_offset_reg_0_P_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_901_o1
    SLICE_X85Y81.SR      net (fanout=2)        0.845   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_901_o
    SLICE_X85Y81.CLK     Trck                  0.280   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.077ns (0.939ns logic, 2.138ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X85Y81.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.507ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.992ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X84Y81.C5      net (fanout=590)      4.927   rst_read_sync
    SLICE_X84Y81.C       Tilo                  0.205   trig_offset_reg_0_P_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_900_o1
    SLICE_X85Y81.CLK     net (fanout=2)        0.469   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_900_o
    -------------------------------------------------  ---------------------------
    Total                                      5.992ns (0.596ns logic, 5.396ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.124ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.375ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.AQ      Tcko                  0.408   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X84Y81.C4      net (fanout=4)        1.293   rbcp_reg/regXCEData<0>
    SLICE_X84Y81.C       Tilo                  0.205   trig_offset_reg_0_P_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_900_o1
    SLICE_X85Y81.CLK     net (fanout=2)        0.469   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_900_o
    -------------------------------------------------  ---------------------------
    Total                                      2.375ns (0.613ns logic, 1.762ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_0_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X85Y81.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.672ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.672ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_900_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.AQ      Tcko                  0.200   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X84Y81.C4      net (fanout=4)        0.701   rbcp_reg/regXCEData<0>
    SLICE_X84Y81.CMUX    Tilo                  0.183   trig_offset_reg_0_P_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_901_o1
    SLICE_X85Y81.SR      net (fanout=2)        0.433   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_901_o
    SLICE_X85Y81.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.672ns (0.538ns logic, 1.134ns route)
                                                       (32.2% logic, 67.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.131ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.131ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_900_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X84Y81.C5      net (fanout=590)      3.162   rst_read_sync
    SLICE_X84Y81.CMUX    Tilo                  0.183   trig_offset_reg_0_P_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_901_o1
    SLICE_X85Y81.SR      net (fanout=2)        0.433   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_901_o
    SLICE_X85Y81.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.131ns (0.536ns logic, 3.595ns route)
                                                       (13.0% logic, 87.0% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X85Y81.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.329ns (data path)
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Data Path Delay:      1.329ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y83.AQ      Tcko                  0.200   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X84Y81.C4      net (fanout=4)        0.701   rbcp_reg/regXCEData<0>
    SLICE_X84Y81.C       Tilo                  0.142   trig_offset_reg_0_P_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_900_o1
    SLICE_X85Y81.CLK     net (fanout=2)        0.286   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_900_o
    -------------------------------------------------  ---------------------------
    Total                                      1.329ns (0.342ns logic, 0.987ns route)
                                                       (25.7% logic, 74.3% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X85Y81.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.788ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Data Path Delay:      3.788ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X84Y81.C5      net (fanout=590)      3.162   rst_read_sync
    SLICE_X84Y81.C       Tilo                  0.142   trig_offset_reg_0_P_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_900_o1
    SLICE_X85Y81.CLK     net (fanout=2)        0.286   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_900_o
    -------------------------------------------------  ---------------------------
    Total                                      3.788ns (0.340ns logic, 3.448ns route)
                                                       (9.0% logic, 91.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP        
 "TO_drs_cfifo_progfull_ir_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.491ns.
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X72Y117.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.509ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.491ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X72Y116.A3     net (fanout=590)      3.918   rst_read_sync
    SLICE_X72Y116.A      Tilo                  0.205   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_906_o1
    SLICE_X72Y117.CLK    net (fanout=2)        0.977   rst_read_drs_cfifo_progfull_AND_906_o
    -------------------------------------------------  ---------------------------
    Total                                      5.491ns (0.596ns logic, 4.895ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.570ns (requirement - data path)
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.430ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y110.CQ     Tcko                  0.408   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X72Y116.A2     net (fanout=4)        1.840   cfifo_progfull
    SLICE_X72Y116.A      Tilo                  0.205   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_906_o1
    SLICE_X72Y117.CLK    net (fanout=2)        0.977   rst_read_drs_cfifo_progfull_AND_906_o
    -------------------------------------------------  ---------------------------
    Total                                      3.430ns (0.613ns logic, 2.817ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X72Y117.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.104ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_906_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X72Y116.A3     net (fanout=590)      3.918   rst_read_sync
    SLICE_X72Y116.AMUX   Tilo                  0.251   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_907_o1
    SLICE_X72Y117.SR     net (fanout=2)        0.314   rst_read_drs_cfifo_progfull_AND_907_o
    SLICE_X72Y117.CLK    Trck                  0.230   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.104ns (0.872ns logic, 4.232ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.043ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_906_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y110.CQ     Tcko                  0.408   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X72Y116.A2     net (fanout=4)        1.840   cfifo_progfull
    SLICE_X72Y116.AMUX   Tilo                  0.251   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_907_o1
    SLICE_X72Y117.SR     net (fanout=2)        0.314   rst_read_drs_cfifo_progfull_AND_907_o
    SLICE_X72Y117.CLK    Trck                  0.230   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.043ns (0.889ns logic, 2.154ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP         "TO_drs_cfifo_progfull_ir_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X72Y117.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.824ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.824ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_906_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y110.CQ     Tcko                  0.200   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X72Y116.A2     net (fanout=4)        1.210   cfifo_progfull
    SLICE_X72Y116.AMUX   Tilo                  0.183   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_907_o1
    SLICE_X72Y117.SR     net (fanout=2)        0.124   rst_read_drs_cfifo_progfull_AND_907_o
    SLICE_X72Y117.CLK    Tremck      (-Th)    -0.107   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.824ns (0.490ns logic, 1.334ns route)
                                                       (26.9% logic, 73.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.172ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.172ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_906_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X72Y116.A3     net (fanout=590)      2.560   rst_read_sync
    SLICE_X72Y116.AMUX   Tilo                  0.183   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_907_o1
    SLICE_X72Y117.SR     net (fanout=2)        0.124   rst_read_drs_cfifo_progfull_AND_907_o
    SLICE_X72Y117.CLK    Tremck      (-Th)    -0.107   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.172ns (0.488ns logic, 2.684ns route)
                                                       (15.4% logic, 84.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X72Y117.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.071ns (data path)
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Data Path Delay:      2.071ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y110.CQ     Tcko                  0.200   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X72Y116.A2     net (fanout=4)        1.210   cfifo_progfull
    SLICE_X72Y116.A      Tilo                  0.142   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_906_o1
    SLICE_X72Y117.CLK    net (fanout=2)        0.519   rst_read_drs_cfifo_progfull_AND_906_o
    -------------------------------------------------  ---------------------------
    Total                                      2.071ns (0.342ns logic, 1.729ns route)
                                                       (16.5% logic, 83.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X72Y117.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.419ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Data Path Delay:      3.419ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X72Y116.A3     net (fanout=590)      2.560   rst_read_sync
    SLICE_X72Y116.A      Tilo                  0.142   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_906_o1
    SLICE_X72Y117.CLK    net (fanout=2)        0.519   rst_read_drs_cfifo_progfull_AND_906_o
    -------------------------------------------------  ---------------------------
    Total                                      3.419ns (0.340ns logic, 3.079ns route)
                                                       (9.9% logic, 90.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_0_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.737ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X49Y125.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.737ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_922_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X50Y125.B4     net (fanout=590)      3.294   rst_read_sync
    SLICE_X50Y125.BMUX   Tilo                  0.251   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_923_o1
    SLICE_X49Y125.SR     net (fanout=2)        0.521   rst_read_drs_dfifo_progfull[0]_AND_923_o
    SLICE_X49Y125.CLK    Trck                  0.280   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.737ns (0.922ns logic, 3.815ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.030ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_922_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y123.AQ     Tcko                  0.408   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X50Y125.B2     net (fanout=4)        1.570   dfifo_progfull<0>
    SLICE_X50Y125.BMUX   Tilo                  0.251   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_923_o1
    SLICE_X49Y125.SR     net (fanout=2)        0.521   rst_read_drs_dfifo_progfull[0]_AND_923_o
    SLICE_X49Y125.CLK    Trck                  0.280   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.030ns (0.939ns logic, 2.091ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X49Y125.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.571ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.429ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X50Y125.B4     net (fanout=590)      3.294   rst_read_sync
    SLICE_X50Y125.B      Tilo                  0.205   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_922_o1
    SLICE_X49Y125.CLK    net (fanout=2)        0.539   rst_read_drs_dfifo_progfull[0]_AND_922_o
    -------------------------------------------------  ---------------------------
    Total                                      4.429ns (0.596ns logic, 3.833ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.278ns (requirement - data path)
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.722ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y123.AQ     Tcko                  0.408   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X50Y125.B2     net (fanout=4)        1.570   dfifo_progfull<0>
    SLICE_X50Y125.B      Tilo                  0.205   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_922_o1
    SLICE_X49Y125.CLK    net (fanout=2)        0.539   rst_read_drs_dfifo_progfull[0]_AND_922_o
    -------------------------------------------------  ---------------------------
    Total                                      2.722ns (0.613ns logic, 2.109ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_0_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X49Y125.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.758ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.758ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_922_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y123.AQ     Tcko                  0.200   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X50Y125.B2     net (fanout=4)        0.941   dfifo_progfull<0>
    SLICE_X50Y125.BMUX   Tilo                  0.183   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_923_o1
    SLICE_X49Y125.SR     net (fanout=2)        0.279   rst_read_drs_dfifo_progfull[0]_AND_923_o
    SLICE_X49Y125.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.758ns (0.538ns logic, 1.220ns route)
                                                       (30.6% logic, 69.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.955ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.955ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_922_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X50Y125.B4     net (fanout=590)      2.140   rst_read_sync
    SLICE_X50Y125.BMUX   Tilo                  0.183   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_923_o1
    SLICE_X49Y125.SR     net (fanout=2)        0.279   rst_read_drs_dfifo_progfull[0]_AND_923_o
    SLICE_X49Y125.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.955ns (0.536ns logic, 2.419ns route)
                                                       (18.1% logic, 81.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X49Y125.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.541ns (data path)
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Data Path Delay:      1.541ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y123.AQ     Tcko                  0.200   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X50Y125.B2     net (fanout=4)        0.941   dfifo_progfull<0>
    SLICE_X50Y125.B      Tilo                  0.142   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_922_o1
    SLICE_X49Y125.CLK    net (fanout=2)        0.258   rst_read_drs_dfifo_progfull[0]_AND_922_o
    -------------------------------------------------  ---------------------------
    Total                                      1.541ns (0.342ns logic, 1.199ns route)
                                                       (22.2% logic, 77.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X49Y125.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.738ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Data Path Delay:      2.738ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X50Y125.B4     net (fanout=590)      2.140   rst_read_sync
    SLICE_X50Y125.B      Tilo                  0.142   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_922_o1
    SLICE_X49Y125.CLK    net (fanout=2)        0.258   rst_read_drs_dfifo_progfull[0]_AND_922_o
    -------------------------------------------------  ---------------------------
    Total                                      2.738ns (0.340ns logic, 2.398ns route)
                                                       (12.4% logic, 87.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_1_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.624ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X51Y125.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.624ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_920_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X51Y124.B4     net (fanout=590)      3.169   rst_read_sync
    SLICE_X51Y124.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_921_o1
    SLICE_X51Y125.SR     net (fanout=2)        0.471   rst_read_drs_dfifo_progfull[1]_AND_921_o
    SLICE_X51Y125.CLK    Trck                  0.280   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.624ns (0.984ns logic, 3.640ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.487ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_920_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y123.AQ     Tcko                  0.447   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X51Y124.B1     net (fanout=4)        0.976   dfifo_progfull<1>
    SLICE_X51Y124.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_921_o1
    SLICE_X51Y125.SR     net (fanout=2)        0.471   rst_read_drs_dfifo_progfull[1]_AND_921_o
    SLICE_X51Y125.CLK    Trck                  0.280   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.487ns (1.040ns logic, 1.447ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X51Y125.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.660ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.340ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X51Y124.B4     net (fanout=590)      3.169   rst_read_sync
    SLICE_X51Y124.B      Tilo                  0.259   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_920_o1
    SLICE_X51Y125.CLK    net (fanout=2)        0.521   rst_read_drs_dfifo_progfull[1]_AND_920_o
    -------------------------------------------------  ---------------------------
    Total                                      4.340ns (0.650ns logic, 3.690ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.797ns (requirement - data path)
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.203ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y123.AQ     Tcko                  0.447   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X51Y124.B1     net (fanout=4)        0.976   dfifo_progfull<1>
    SLICE_X51Y124.B      Tilo                  0.259   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_920_o1
    SLICE_X51Y125.CLK    net (fanout=2)        0.521   rst_read_drs_dfifo_progfull[1]_AND_920_o
    -------------------------------------------------  ---------------------------
    Total                                      2.203ns (0.706ns logic, 1.497ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_1_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X51Y125.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.487ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_920_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y123.AQ     Tcko                  0.234   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X51Y124.B1     net (fanout=4)        0.631   dfifo_progfull<1>
    SLICE_X51Y124.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_921_o1
    SLICE_X51Y125.SR     net (fanout=2)        0.264   rst_read_drs_dfifo_progfull[1]_AND_921_o
    SLICE_X51Y125.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.487ns (0.592ns logic, 0.895ns route)
                                                       (39.8% logic, 60.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.835ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.835ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_920_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X51Y124.B4     net (fanout=590)      2.015   rst_read_sync
    SLICE_X51Y124.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_921_o1
    SLICE_X51Y125.SR     net (fanout=2)        0.264   rst_read_drs_dfifo_progfull[1]_AND_921_o
    SLICE_X51Y125.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.835ns (0.556ns logic, 2.279ns route)
                                                       (19.6% logic, 80.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X51Y125.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.279ns (data path)
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Data Path Delay:      1.279ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y123.AQ     Tcko                  0.234   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X51Y124.B1     net (fanout=4)        0.631   dfifo_progfull<1>
    SLICE_X51Y124.B      Tilo                  0.156   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_920_o1
    SLICE_X51Y125.CLK    net (fanout=2)        0.258   rst_read_drs_dfifo_progfull[1]_AND_920_o
    -------------------------------------------------  ---------------------------
    Total                                      1.279ns (0.390ns logic, 0.889ns route)
                                                       (30.5% logic, 69.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X51Y125.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.627ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Data Path Delay:      2.627ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X51Y124.B4     net (fanout=590)      2.015   rst_read_sync
    SLICE_X51Y124.B      Tilo                  0.156   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_920_o1
    SLICE_X51Y125.CLK    net (fanout=2)        0.258   rst_read_drs_dfifo_progfull[1]_AND_920_o
    -------------------------------------------------  ---------------------------
    Total                                      2.627ns (0.354ns logic, 2.273ns route)
                                                       (13.5% logic, 86.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_2_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.033ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X54Y119.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.033ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_918_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X53Y119.D5     net (fanout=590)      2.785   rst_read_sync
    SLICE_X53Y119.DMUX   Tilo                  0.313   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_919_o1
    SLICE_X54Y119.SR     net (fanout=2)        0.314   rst_read_drs_dfifo_progfull[2]_AND_919_o
    SLICE_X54Y119.CLK    Trck                  0.230   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.033ns (0.934ns logic, 3.099ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.422ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_918_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y119.AQ     Tcko                  0.408   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X53Y119.D2     net (fanout=4)        1.157   dfifo_progfull<2>
    SLICE_X53Y119.DMUX   Tilo                  0.313   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_919_o1
    SLICE_X54Y119.SR     net (fanout=2)        0.314   rst_read_drs_dfifo_progfull[2]_AND_919_o
    SLICE_X54Y119.CLK    Trck                  0.230   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.422ns (0.951ns logic, 1.471ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X54Y119.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.073ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.927ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X53Y119.D5     net (fanout=590)      2.785   rst_read_sync
    SLICE_X53Y119.D      Tilo                  0.259   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_918_o1
    SLICE_X54Y119.CLK    net (fanout=2)        0.492   rst_read_drs_dfifo_progfull[2]_AND_918_o
    -------------------------------------------------  ---------------------------
    Total                                      3.927ns (0.650ns logic, 3.277ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.684ns (requirement - data path)
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.316ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y119.AQ     Tcko                  0.408   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X53Y119.D2     net (fanout=4)        1.157   dfifo_progfull<2>
    SLICE_X53Y119.D      Tilo                  0.259   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_918_o1
    SLICE_X54Y119.CLK    net (fanout=2)        0.492   rst_read_drs_dfifo_progfull[2]_AND_918_o
    -------------------------------------------------  ---------------------------
    Total                                      2.316ns (0.667ns logic, 1.649ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_2_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X54Y119.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.366ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.366ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_918_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y119.AQ     Tcko                  0.200   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X53Y119.D2     net (fanout=4)        0.727   dfifo_progfull<2>
    SLICE_X53Y119.DMUX   Tilo                  0.203   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_919_o1
    SLICE_X54Y119.SR     net (fanout=2)        0.129   rst_read_drs_dfifo_progfull[2]_AND_919_o
    SLICE_X54Y119.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.366ns (0.510ns logic, 0.856ns route)
                                                       (37.3% logic, 62.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.402ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.402ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_918_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X53Y119.D5     net (fanout=590)      1.765   rst_read_sync
    SLICE_X53Y119.DMUX   Tilo                  0.203   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_919_o1
    SLICE_X54Y119.SR     net (fanout=2)        0.129   rst_read_drs_dfifo_progfull[2]_AND_919_o
    SLICE_X54Y119.CLK    Tremck      (-Th)    -0.107   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.402ns (0.508ns logic, 1.894ns route)
                                                       (21.1% logic, 78.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X54Y119.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.351ns (data path)
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Data Path Delay:      1.351ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y119.AQ     Tcko                  0.200   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X53Y119.D2     net (fanout=4)        0.727   dfifo_progfull<2>
    SLICE_X53Y119.D      Tilo                  0.156   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_918_o1
    SLICE_X54Y119.CLK    net (fanout=2)        0.268   rst_read_drs_dfifo_progfull[2]_AND_918_o
    -------------------------------------------------  ---------------------------
    Total                                      1.351ns (0.356ns logic, 0.995ns route)
                                                       (26.4% logic, 73.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X54Y119.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.387ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Data Path Delay:      2.387ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X53Y119.D5     net (fanout=590)      1.765   rst_read_sync
    SLICE_X53Y119.D      Tilo                  0.156   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_918_o1
    SLICE_X54Y119.CLK    net (fanout=2)        0.268   rst_read_drs_dfifo_progfull[2]_AND_918_o
    -------------------------------------------------  ---------------------------
    Total                                      2.387ns (0.354ns logic, 2.033ns route)
                                                       (14.8% logic, 85.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_3_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.763ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X43Y117.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.763ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_916_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X45Y117.B4     net (fanout=590)      2.081   rst_read_sync
    SLICE_X45Y117.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_917_o1
    SLICE_X43Y117.SR     net (fanout=2)        0.698   rst_read_drs_dfifo_progfull[3]_AND_917_o
    SLICE_X43Y117.CLK    Trck                  0.280   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.763ns (0.984ns logic, 2.779ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.700ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_916_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y113.AQ     Tcko                  0.408   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X45Y117.B1     net (fanout=4)        1.001   dfifo_progfull<3>
    SLICE_X45Y117.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_917_o1
    SLICE_X43Y117.SR     net (fanout=2)        0.698   rst_read_drs_dfifo_progfull[3]_AND_917_o
    SLICE_X43Y117.CLK    Trck                  0.280   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.700ns (1.001ns logic, 1.699ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X43Y117.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.757ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.243ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X45Y117.B4     net (fanout=590)      2.081   rst_read_sync
    SLICE_X45Y117.B      Tilo                  0.259   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_916_o1
    SLICE_X43Y117.CLK    net (fanout=2)        0.512   rst_read_drs_dfifo_progfull[3]_AND_916_o
    -------------------------------------------------  ---------------------------
    Total                                      3.243ns (0.650ns logic, 2.593ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.820ns (requirement - data path)
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.180ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y113.AQ     Tcko                  0.408   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X45Y117.B1     net (fanout=4)        1.001   dfifo_progfull<3>
    SLICE_X45Y117.B      Tilo                  0.259   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_916_o1
    SLICE_X43Y117.CLK    net (fanout=2)        0.512   rst_read_drs_dfifo_progfull[3]_AND_916_o
    -------------------------------------------------  ---------------------------
    Total                                      2.180ns (0.667ns logic, 1.513ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_3_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X43Y117.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.655ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.655ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_916_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y113.AQ     Tcko                  0.200   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X45Y117.B1     net (fanout=4)        0.621   dfifo_progfull<3>
    SLICE_X45Y117.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_917_o1
    SLICE_X43Y117.SR     net (fanout=2)        0.476   rst_read_drs_dfifo_progfull[3]_AND_917_o
    SLICE_X43Y117.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.655ns (0.558ns logic, 1.097ns route)
                                                       (33.7% logic, 66.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.339ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.339ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_916_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X45Y117.B4     net (fanout=590)      1.307   rst_read_sync
    SLICE_X45Y117.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_917_o1
    SLICE_X43Y117.SR     net (fanout=2)        0.476   rst_read_drs_dfifo_progfull[3]_AND_917_o
    SLICE_X43Y117.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.339ns (0.556ns logic, 1.783ns route)
                                                       (23.8% logic, 76.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X43Y117.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.302ns (data path)
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Data Path Delay:      1.302ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y113.AQ     Tcko                  0.200   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X45Y117.B1     net (fanout=4)        0.621   dfifo_progfull<3>
    SLICE_X45Y117.B      Tilo                  0.156   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_916_o1
    SLICE_X43Y117.CLK    net (fanout=2)        0.325   rst_read_drs_dfifo_progfull[3]_AND_916_o
    -------------------------------------------------  ---------------------------
    Total                                      1.302ns (0.356ns logic, 0.946ns route)
                                                       (27.3% logic, 72.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X43Y117.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.986ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Data Path Delay:      1.986ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X45Y117.B4     net (fanout=590)      1.307   rst_read_sync
    SLICE_X45Y117.B      Tilo                  0.156   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_916_o1
    SLICE_X43Y117.CLK    net (fanout=2)        0.325   rst_read_drs_dfifo_progfull[3]_AND_916_o
    -------------------------------------------------  ---------------------------
    Total                                      1.986ns (0.354ns logic, 1.632ns route)
                                                       (17.8% logic, 82.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_4_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.180ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X52Y121.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.180ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_914_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X53Y121.B5     net (fanout=590)      2.959   rst_read_sync
    SLICE_X53Y121.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_915_o1
    SLICE_X52Y121.SR     net (fanout=2)        0.302   rst_read_drs_dfifo_progfull[4]_AND_915_o
    SLICE_X52Y121.CLK    Trck                  0.215   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.180ns (0.919ns logic, 3.261ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.886ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_914_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y120.AQ     Tcko                  0.408   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X53Y121.B1     net (fanout=4)        0.648   dfifo_progfull<4>
    SLICE_X53Y121.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_915_o1
    SLICE_X52Y121.SR     net (fanout=2)        0.302   rst_read_drs_dfifo_progfull[4]_AND_915_o
    SLICE_X52Y121.CLK    Trck                  0.215   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (0.936ns logic, 0.950ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X52Y121.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.084ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.916ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X53Y121.B5     net (fanout=590)      2.959   rst_read_sync
    SLICE_X53Y121.B      Tilo                  0.259   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_914_o1
    SLICE_X52Y121.CLK    net (fanout=2)        0.307   rst_read_drs_dfifo_progfull[4]_AND_914_o
    -------------------------------------------------  ---------------------------
    Total                                      3.916ns (0.650ns logic, 3.266ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.378ns (requirement - data path)
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.622ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y120.AQ     Tcko                  0.408   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X53Y121.B1     net (fanout=4)        0.648   dfifo_progfull<4>
    SLICE_X53Y121.B      Tilo                  0.259   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_914_o1
    SLICE_X52Y121.CLK    net (fanout=2)        0.307   rst_read_drs_dfifo_progfull[4]_AND_914_o
    -------------------------------------------------  ---------------------------
    Total                                      1.622ns (0.667ns logic, 0.955ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_4_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X52Y121.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.055ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_914_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y120.AQ     Tcko                  0.200   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X53Y121.B1     net (fanout=4)        0.408   dfifo_progfull<4>
    SLICE_X53Y121.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_915_o1
    SLICE_X52Y121.SR     net (fanout=2)        0.159   rst_read_drs_dfifo_progfull[4]_AND_915_o
    SLICE_X52Y121.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (0.488ns logic, 0.567ns route)
                                                       (46.3% logic, 53.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.557ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.557ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_914_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X53Y121.B5     net (fanout=590)      1.912   rst_read_sync
    SLICE_X53Y121.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_915_o1
    SLICE_X52Y121.SR     net (fanout=2)        0.159   rst_read_drs_dfifo_progfull[4]_AND_915_o
    SLICE_X52Y121.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.557ns (0.486ns logic, 2.071ns route)
                                                       (19.0% logic, 81.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X52Y121.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.926ns (data path)
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Data Path Delay:      0.926ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y120.AQ     Tcko                  0.200   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X53Y121.B1     net (fanout=4)        0.408   dfifo_progfull<4>
    SLICE_X53Y121.B      Tilo                  0.156   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_914_o1
    SLICE_X52Y121.CLK    net (fanout=2)        0.162   rst_read_drs_dfifo_progfull[4]_AND_914_o
    -------------------------------------------------  ---------------------------
    Total                                      0.926ns (0.356ns logic, 0.570ns route)
                                                       (38.4% logic, 61.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X52Y121.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.428ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Data Path Delay:      2.428ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X53Y121.B5     net (fanout=590)      1.912   rst_read_sync
    SLICE_X53Y121.B      Tilo                  0.156   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_914_o1
    SLICE_X52Y121.CLK    net (fanout=2)        0.162   rst_read_drs_dfifo_progfull[4]_AND_914_o
    -------------------------------------------------  ---------------------------
    Total                                      2.428ns (0.354ns logic, 2.074ns route)
                                                       (14.6% logic, 85.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_5_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.946ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X53Y118.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.946ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_912_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X52Y118.B4     net (fanout=590)      2.684   rst_read_sync
    SLICE_X52Y118.BMUX   Tilo                  0.261   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_913_o1
    SLICE_X53Y118.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[5]_AND_913_o
    SLICE_X53Y118.CLK    Trck                  0.280   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.946ns (0.932ns logic, 3.014ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.200ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_912_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y119.AQ     Tcko                  0.447   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X52Y118.B2     net (fanout=4)        0.882   dfifo_progfull<5>
    SLICE_X52Y118.BMUX   Tilo                  0.261   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_913_o1
    SLICE_X53Y118.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[5]_AND_913_o
    SLICE_X53Y118.CLK    Trck                  0.280   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.200ns (0.988ns logic, 1.212ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X53Y118.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.249ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.751ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X52Y118.B4     net (fanout=590)      2.684   rst_read_sync
    SLICE_X52Y118.B      Tilo                  0.203   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_912_o1
    SLICE_X53Y118.CLK    net (fanout=2)        0.473   rst_read_drs_dfifo_progfull[5]_AND_912_o
    -------------------------------------------------  ---------------------------
    Total                                      3.751ns (0.594ns logic, 3.157ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.995ns (requirement - data path)
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.005ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y119.AQ     Tcko                  0.447   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X52Y118.B2     net (fanout=4)        0.882   dfifo_progfull<5>
    SLICE_X52Y118.B      Tilo                  0.203   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_912_o1
    SLICE_X53Y118.CLK    net (fanout=2)        0.473   rst_read_drs_dfifo_progfull[5]_AND_912_o
    -------------------------------------------------  ---------------------------
    Total                                      2.005ns (0.650ns logic, 1.355ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_5_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X53Y118.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.235ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.235ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_912_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y119.AQ     Tcko                  0.234   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X52Y118.B2     net (fanout=4)        0.488   dfifo_progfull<5>
    SLICE_X52Y118.BMUX   Tilo                  0.191   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_913_o1
    SLICE_X53Y118.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[5]_AND_913_o
    SLICE_X53Y118.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.235ns (0.580ns logic, 0.655ns route)
                                                       (47.0% logic, 53.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.435ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_912_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X52Y118.B4     net (fanout=590)      1.724   rst_read_sync
    SLICE_X52Y118.BMUX   Tilo                  0.191   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_913_o1
    SLICE_X53Y118.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[5]_AND_913_o
    SLICE_X53Y118.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.435ns (0.544ns logic, 1.891ns route)
                                                       (22.3% logic, 77.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X53Y118.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.168ns (data path)
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Data Path Delay:      1.168ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y119.AQ     Tcko                  0.234   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X52Y118.B2     net (fanout=4)        0.488   dfifo_progfull<5>
    SLICE_X52Y118.B      Tilo                  0.156   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_912_o1
    SLICE_X53Y118.CLK    net (fanout=2)        0.290   rst_read_drs_dfifo_progfull[5]_AND_912_o
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (0.390ns logic, 0.778ns route)
                                                       (33.4% logic, 66.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X53Y118.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.368ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Data Path Delay:      2.368ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X52Y118.B4     net (fanout=590)      1.724   rst_read_sync
    SLICE_X52Y118.B      Tilo                  0.156   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_912_o1
    SLICE_X53Y118.CLK    net (fanout=2)        0.290   rst_read_drs_dfifo_progfull[5]_AND_912_o
    -------------------------------------------------  ---------------------------
    Total                                      2.368ns (0.354ns logic, 2.014ns route)
                                                       (14.9% logic, 85.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_6_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.586ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X55Y120.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.414ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.586ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X55Y119.A3     net (fanout=590)      2.932   rst_read_sync
    SLICE_X55Y119.A      Tilo                  0.259   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_910_o1
    SLICE_X55Y120.CLK    net (fanout=2)        1.004   rst_read_drs_dfifo_progfull[6]_AND_910_o
    -------------------------------------------------  ---------------------------
    Total                                      4.586ns (0.650ns logic, 3.936ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.542ns (requirement - data path)
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.458ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y117.AQ     Tcko                  0.408   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X55Y119.A5     net (fanout=4)        0.787   dfifo_progfull<6>
    SLICE_X55Y119.A      Tilo                  0.259   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_910_o1
    SLICE_X55Y120.CLK    net (fanout=2)        1.004   rst_read_drs_dfifo_progfull[6]_AND_910_o
    -------------------------------------------------  ---------------------------
    Total                                      2.458ns (0.667ns logic, 1.791ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X55Y120.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.231ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_910_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X55Y119.A3     net (fanout=590)      2.932   rst_read_sync
    SLICE_X55Y119.AMUX   Tilo                  0.313   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_911_o1
    SLICE_X55Y120.SR     net (fanout=2)        0.315   rst_read_drs_dfifo_progfull[6]_AND_911_o
    SLICE_X55Y120.CLK    Trck                  0.280   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.231ns (0.984ns logic, 3.247ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.103ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_910_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y117.AQ     Tcko                  0.408   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X55Y119.A5     net (fanout=4)        0.787   dfifo_progfull<6>
    SLICE_X55Y119.AMUX   Tilo                  0.313   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_911_o1
    SLICE_X55Y120.SR     net (fanout=2)        0.315   rst_read_drs_dfifo_progfull[6]_AND_911_o
    SLICE_X55Y120.CLK    Trck                  0.280   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.103ns (1.001ns logic, 1.102ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_6_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X55Y120.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.184ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.184ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_910_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y117.AQ     Tcko                  0.200   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X55Y119.A5     net (fanout=4)        0.481   dfifo_progfull<6>
    SLICE_X55Y119.AMUX   Tilo                  0.203   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_911_o1
    SLICE_X55Y120.SR     net (fanout=2)        0.145   rst_read_drs_dfifo_progfull[6]_AND_911_o
    SLICE_X55Y120.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.184ns (0.558ns logic, 0.626ns route)
                                                       (47.1% logic, 52.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.618ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.618ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_910_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X55Y119.A3     net (fanout=590)      1.917   rst_read_sync
    SLICE_X55Y119.AMUX   Tilo                  0.203   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_911_o1
    SLICE_X55Y120.SR     net (fanout=2)        0.145   rst_read_drs_dfifo_progfull[6]_AND_911_o
    SLICE_X55Y120.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.618ns (0.556ns logic, 2.062ns route)
                                                       (21.2% logic, 78.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X55Y120.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.383ns (data path)
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Data Path Delay:      1.383ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y117.AQ     Tcko                  0.200   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X55Y119.A5     net (fanout=4)        0.481   dfifo_progfull<6>
    SLICE_X55Y119.A      Tilo                  0.156   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_910_o1
    SLICE_X55Y120.CLK    net (fanout=2)        0.546   rst_read_drs_dfifo_progfull[6]_AND_910_o
    -------------------------------------------------  ---------------------------
    Total                                      1.383ns (0.356ns logic, 1.027ns route)
                                                       (25.7% logic, 74.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X55Y120.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.817ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Data Path Delay:      2.817ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X55Y119.A3     net (fanout=590)      1.917   rst_read_sync
    SLICE_X55Y119.A      Tilo                  0.156   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_910_o1
    SLICE_X55Y120.CLK    net (fanout=2)        0.546   rst_read_drs_dfifo_progfull[6]_AND_910_o
    -------------------------------------------------  ---------------------------
    Total                                      2.817ns (0.354ns logic, 2.463ns route)
                                                       (12.6% logic, 87.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_7_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.059ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X49Y120.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.059ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_908_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X48Y120.B3     net (fanout=590)      2.797   rst_read_sync
    SLICE_X48Y120.BMUX   Tilo                  0.261   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_909_o1
    SLICE_X49Y120.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[7]_AND_909_o
    SLICE_X49Y120.CLK    Trck                  0.280   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.059ns (0.932ns logic, 3.127ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.339ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_908_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y116.AQ     Tcko                  0.408   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X48Y120.B2     net (fanout=4)        1.060   dfifo_progfull<7>
    SLICE_X48Y120.BMUX   Tilo                  0.261   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_909_o1
    SLICE_X49Y120.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[7]_AND_909_o
    SLICE_X49Y120.CLK    Trck                  0.280   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.339ns (0.949ns logic, 1.390ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X49Y120.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.135ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.865ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X48Y120.B3     net (fanout=590)      2.797   rst_read_sync
    SLICE_X48Y120.B      Tilo                  0.203   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_908_o1
    SLICE_X49Y120.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[7]_AND_908_o
    -------------------------------------------------  ---------------------------
    Total                                      3.865ns (0.594ns logic, 3.271ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.855ns (requirement - data path)
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.145ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y116.AQ     Tcko                  0.408   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X48Y120.B2     net (fanout=4)        1.060   dfifo_progfull<7>
    SLICE_X48Y120.B      Tilo                  0.203   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_908_o1
    SLICE_X49Y120.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[7]_AND_908_o
    -------------------------------------------------  ---------------------------
    Total                                      2.145ns (0.611ns logic, 1.534ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_7_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X49Y120.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.329ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.329ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_908_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y116.AQ     Tcko                  0.200   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X48Y120.B2     net (fanout=4)        0.616   dfifo_progfull<7>
    SLICE_X48Y120.BMUX   Tilo                  0.191   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_909_o1
    SLICE_X49Y120.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[7]_AND_909_o
    SLICE_X49Y120.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.329ns (0.546ns logic, 0.783ns route)
                                                       (41.1% logic, 58.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.503ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_908_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X48Y120.B3     net (fanout=590)      1.792   rst_read_sync
    SLICE_X48Y120.BMUX   Tilo                  0.191   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_909_o1
    SLICE_X49Y120.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[7]_AND_909_o
    SLICE_X49Y120.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.503ns (0.544ns logic, 1.959ns route)
                                                       (21.7% logic, 78.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X49Y120.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.263ns (data path)
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Data Path Delay:      1.263ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y116.AQ     Tcko                  0.200   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X48Y120.B2     net (fanout=4)        0.616   dfifo_progfull<7>
    SLICE_X48Y120.B      Tilo                  0.156   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_908_o1
    SLICE_X49Y120.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[7]_AND_908_o
    -------------------------------------------------  ---------------------------
    Total                                      1.263ns (0.356ns logic, 0.907ns route)
                                                       (28.2% logic, 71.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X49Y120.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.437ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Data Path Delay:      2.437ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X48Y120.B3     net (fanout=590)      1.792   rst_read_sync
    SLICE_X48Y120.B      Tilo                  0.156   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_908_o1
    SLICE_X49Y120.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[7]_AND_908_o
    -------------------------------------------------  ---------------------------
    Total                                      2.437ns (0.354ns logic, 2.083ns route)
                                                       (14.5% logic, 85.5% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_OSC
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_OSC                         |      8.000ns|      5.340ns|      7.995ns|            0|            0|            0|       282154|
| TS_dcm_gmii_clk0              |      8.000ns|      6.448ns|          N/A|            0|            0|         2236|            0|
| TS_dcm_v5_clkout2             |     30.000ns|     17.941ns|          N/A|            0|            0|            2|            0|
| TS_dcm_v5_clkout0             |      7.500ns|      7.495ns|      6.977ns|            0|            0|       142291|           64|
|  TS_TO_drs_dtapbuf_0_LDC      |      7.500ns|      6.476ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_14_LDC |      7.500ns|      6.589ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_13_LDC |      7.500ns|      5.935ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_12_LDC |      7.500ns|      6.777ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_11_LDC |      7.500ns|      6.420ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_10_LDC |      7.500ns|      6.206ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_9_LDC  |      7.500ns|      6.458ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_8_LDC  |      7.500ns|      6.725ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_5_LDC  |      7.500ns|      6.917ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_7_LDC  |      7.500ns|      6.441ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_6_LDC  |      7.500ns|      6.484ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_4_LDC  |      7.500ns|      6.977ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_3_LDC  |      7.500ns|      6.847ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_2_LDC  |      7.500ns|      6.236ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_1_LDC  |      7.500ns|      6.452ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_0_LDC  |      7.500ns|      6.694ns|          N/A|            0|            0|            4|            0|
| TS_dcm_v5_clkout1             |     15.000ns|     14.636ns|      5.491ns|            0|            0|       137493|           68|
|  TS_TO_drs_sampfreq_reg_7_LDC |     15.000ns|      4.415ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_6_LDC |     15.000ns|      3.795ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_5_LDC |     15.000ns|      4.738ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_4_LDC |     15.000ns|      3.919ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_3_LDC |     15.000ns|      4.324ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_2_LDC |     15.000ns|      4.390ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_1_LDC |     15.000ns|      3.356ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_0_LDC |     15.000ns|      3.095ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_cfifo_progfull_ir_L|     15.000ns|      5.491ns|          N/A|            0|            0|            4|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_0|     15.000ns|      4.737ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_1|     15.000ns|      4.624ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_2|     15.000ns|      4.033ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_3|     15.000ns|      3.763ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_4|     15.000ns|      4.180ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_5|     15.000ns|      3.946ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_6|     15.000ns|      4.586ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_7|     15.000ns|      4.059ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_AD9222_DCO
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_AD9222_DCO                  |      5.000ns|      0.925ns|      4.986ns|            0|            0|            0|         1808|
| TS_adc_divclk                 |      5.000ns|      4.986ns|          N/A|            0|            0|         1808|            0|
| TS_adc_ioclk                  |      5.000ns|      0.818ns|          N/A|            0|            0|            0|            0|
| TS_adc_ioclk_inv              |      5.000ns|      0.814ns|          N/A|            0|            0|            0|            0|
| TS_adc_ioclk_inv2             |      5.000ns|      0.814ns|          N/A|            0|            0|            0|            0|
| TS_adc_ioclk2                 |      5.000ns|      0.818ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_BP_EXTCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_BP_EXTCLK                   |    100.000ns|     32.000ns|      6.920ns|            0|            0|            0|        41298|
| TS_dcm_extclk_clkfx           |     25.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
| TS_dcm_extclk_clk180          |    100.000ns|      6.797ns|      2.916ns|            0|            0|        41266|           32|
|  TS_TO_drs_sampfreq_TenMreg_7_|    100.000ns|      2.604ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_6_|    100.000ns|      2.159ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_5_|    100.000ns|      2.794ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_2_|    100.000ns|      2.916ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_4_|    100.000ns|      2.222ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_3_|    100.000ns|      2.479ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_1_|    100.000ns|      2.210ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_0_|    100.000ns|      2.424ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock AD9222_DCO_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD9222_DCO_N   |    4.986|         |         |         |
AD9222_DCO_P   |    4.986|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock AD9222_DCO_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD9222_DCO_N   |    4.986|         |         |         |
AD9222_DCO_P   |    4.986|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock BP_EXTCLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BP_EXTCLK_N    |    6.797|         |         |         |
BP_EXTCLK_P    |    6.797|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock BP_EXTCLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BP_EXTCLK_N    |    6.797|         |         |         |
BP_EXTCLK_P    |    6.797|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DRS_DTAP<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DRS_DTAP<0>    |         |         |    0.609|    0.609|
OSC            |         |         |    6.476|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ETH_TX_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ETH_TX_CLK     |    6.448|         |         |         |
OSC            |    6.448|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OSC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ETH_TX_CLK     |    6.448|         |         |         |
OSC            |   13.438|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 325260 paths, 0 nets, and 52089 connections

Design statistics:
   Minimum period:  32.000ns{1}   (Maximum frequency:  31.250MHz)
   Maximum path delay from/to any node:   6.977ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed TUE 17 APR 2:59:11 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 646 MB



