
*** Running vivado
    with args -log top_level_block_design_pulse_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_block_design_pulse_gen_0_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_level_block_design_pulse_gen_0_0.tcl -notrace
Command: synth_design -top top_level_block_design_pulse_gen_0_0 -part xczu28dr-ffvg1517-2-e -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'top_level_block_design_pulse_gen_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15812
load diablo GTM unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1656.352 ; gain = 183.211
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level_block_design_pulse_gen_0_0' [c:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/ip/top_level_block_design_pulse_gen_0_0/synth/top_level_block_design_pulse_gen_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'pulse_gen' [C:/James/verilog_source/pulse_gen.v:21]
	Parameter command_reset_clock bound to: 8'b00000000 
	Parameter command_send_pulse bound to: 8'b00000001 
	Parameter command_set_period bound to: 8'b00000010 
	Parameter command_set_phase_meas_mode bound to: 8'b00000011 
	Parameter command_reset_phase_meas_mode bound to: 8'b00000100 
	Parameter command_toggle_phase_meas_mode bound to: 8'b00000101 
	Parameter command_sync_and_stream bound to: 8'b00000110 
	Parameter command_clear_queue bound to: 8'b00000111 
	Parameter command_set_amplitude bound to: 8'b00001000 
	Parameter command_set_pulse_len bound to: 8'b00001001 
	Parameter state_idle bound to: 8'b00000000 
	Parameter state_rst_read bound to: 8'b00000001 
	Parameter state_read bound to: 8'b00000010 
	Parameter state_wait_tick bound to: 8'b00000011 
	Parameter state_wait_pulse bound to: 8'b00000100 
	Parameter state_toggle_end bound to: 8'b00000101 
	Parameter state_ss_1 bound to: 8'b00000110 
	Parameter state_ss_2 bound to: 8'b00000111 
	Parameter state_ss_3 bound to: 8'b00001000 
	Parameter state_ss_4 bound to: 8'b00001001 
	Parameter state_ss_5 bound to: 8'b00001010 
	Parameter state_ss_6 bound to: 8'b00001011 
	Parameter state_ss_wait bound to: 8'b00001100 
	Parameter state_wait_clear bound to: 8'b00001101 
	Parameter state_ss_sync_send bound to: 8'b00001110 
	Parameter state_toggle_send bound to: 8'b00001111 
INFO: [Synth 8-6155] done synthesizing module 'pulse_gen' (1#1) [C:/James/verilog_source/pulse_gen.v:21]
INFO: [Synth 8-6155] done synthesizing module 'top_level_block_design_pulse_gen_0_0' (2#1) [c:/James/test_project/test_project.srcs/sources_1/bd/top_level_block_design/ip/top_level_block_design_pulse_gen_0_0/synth/top_level_block_design_pulse_gen_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1705.504 ; gain = 232.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1720.961 ; gain = 247.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1720.961 ; gain = 247.820
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1720.961 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1799.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1821.137 ; gain = 21.848
load diablo GTM unisim library
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1821.137 ; gain = 347.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1821.137 ; gain = 347.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1821.137 ; gain = 347.996
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pulse_gen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              state_idle |                             0000 |                         00000000
          state_rst_read |                             0001 |                         00000001
              state_read |                             0010 |                         00000010
         state_wait_tick |                             0011 |                         00000011
        state_wait_pulse |                             0100 |                         00000100
        state_toggle_end |                             0101 |                         00000101
       state_toggle_send |                             0110 |                         00001111
              state_ss_1 |                             0111 |                         00000110
           state_ss_wait |                             1000 |                         00001100
              state_ss_2 |                             1001 |                         00000111
              state_ss_3 |                             1010 |                         00001000
              state_ss_4 |                             1011 |                         00001001
              state_ss_5 |                             1100 |                         00001010
              state_ss_6 |                             1101 |                         00001011
      state_ss_sync_send |                             1110 |                         00001110
        state_wait_clear |                             1111 |                         00001101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pulse_gen'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1821.137 ; gain = 347.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   46 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               46 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input  256 Bit        Muxes := 10    
	  16 Input  256 Bit        Muxes := 1     
	   2 Input   46 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 39    
	  11 Input   16 Bit        Muxes := 1     
	  16 Input   16 Bit        Muxes := 3     
	  16 Input    8 Bit        Muxes := 3     
	  16 Input    4 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 20    
	  11 Input    1 Bit        Muxes := 10    
	  16 Input    1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1862.770 ; gain = 389.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2287.563 ; gain = 814.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2290.156 ; gain = 817.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 2378.094 ; gain = 904.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 2383.879 ; gain = 910.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 2383.879 ; gain = 910.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 2383.879 ; gain = 910.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 2383.879 ; gain = 910.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2383.879 ; gain = 910.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2383.879 ; gain = 910.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |    17|
|2     |LUT1   |    25|
|3     |LUT2   |   124|
|4     |LUT3   |   188|
|5     |LUT4   |   200|
|6     |LUT5   |   595|
|7     |LUT6   |  1204|
|8     |MUXF7  |    24|
|9     |FDCE   |   426|
|10    |FDPE   |    19|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2383.879 ; gain = 910.738
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 2383.879 ; gain = 810.563
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2383.879 ; gain = 910.738
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2395.930 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_level_block_design_pulse_gen_0_0' is not ideal for floorplanning, since the cellview 'pulse_gen' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2411.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 2411.039 ; gain = 1350.383
INFO: [Common 17-1381] The checkpoint 'C:/James/test_project/test_project.runs/top_level_block_design_pulse_gen_0_0_synth_1/top_level_block_design_pulse_gen_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Common 17-1381] The checkpoint 'C:/James/test_project/test_project.runs/top_level_block_design_pulse_gen_0_0_synth_1/top_level_block_design_pulse_gen_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_block_design_pulse_gen_0_0_utilization_synth.rpt -pb top_level_block_design_pulse_gen_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 15 12:11:58 2020...
