m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/home/Desktop/quartus_verilog_github/or_gate/simulation/modelsim
vand_gate_tb
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1694378631
!i10b 1
!s100 Z]nZ9H8_1Lffe;a74noLL2
IY8@Q6SWAI49hoHRC89kbD3
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 or_gate_tb_sv_unit
S1
R0
w1694378178
8C:/Users/home/Desktop/quartus_verilog_github/or_gate/or_gate_tb.sv
FC:/Users/home/Desktop/quartus_verilog_github/or_gate/or_gate_tb.sv
L0 3
Z3 OV;L;10.5b;63
r1
!s85 0
31
!s108 1694378631.000000
!s107 C:/Users/home/Desktop/quartus_verilog_github/or_gate/or_gate_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/home/Desktop/quartus_verilog_github/or_gate|C:/Users/home/Desktop/quartus_verilog_github/or_gate/or_gate_tb.sv|
!i113 1
Z4 o-sv -work work
Z5 !s92 -sv -work work +incdir+C:/Users/home/Desktop/quartus_verilog_github/or_gate
Z6 tCvgOpt 0
vor_gate
R1
!s110 1694378630
!i10b 1
!s100 _I`oAOaejjmYP`M;ZDkJo2
Ib1ALk6[Fz=h2TFXVGmC`D1
R2
!s105 or_gate_sv_unit
S1
R0
w1694372214
8C:/Users/home/Desktop/quartus_verilog_github/or_gate/or_gate.sv
FC:/Users/home/Desktop/quartus_verilog_github/or_gate/or_gate.sv
L0 2
R3
r1
!s85 0
31
!s108 1694378630.000000
!s107 C:/Users/home/Desktop/quartus_verilog_github/or_gate/or_gate.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/home/Desktop/quartus_verilog_github/or_gate|C:/Users/home/Desktop/quartus_verilog_github/or_gate/or_gate.sv|
!i113 1
R4
R5
R6
