Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Jan  3 22:24:17 2024
| Host         : ubuntu running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           1           
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    4           
TIMING-20  Warning           Non-clocked latch               64          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3006)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2935)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3006)
---------------------------
 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/Q (HIGH)

 There are 500 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/Q (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_clock_pre_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_load_pre_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_sck_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/uart/receive/irq_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/uart/rx_fifo/end_ptr_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/uart/rx_fifo/end_ptr_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/uart/tx_fifo/end_ptr_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/uart/tx_fifo/end_ptr_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/uart/tx_flag_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/uart/tx_flag_reg[1]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/flash_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2935)
---------------------------------------------------
 There are 2935 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.313        0.000                      0                12965       -0.627       -1.210                      2                12965       11.250        0.000                       0                  5402  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         11.313        0.000                      0                12699       -0.627       -1.210                      2                12699       11.250        0.000                       0                  5402  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              17.251        0.000                      0                  266        0.362        0.000                      0                  266  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.313ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.627ns,  Total Violation       -1.210ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.313ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        3.488ns  (logic 0.225ns (6.451%)  route 3.263ns (93.549%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 27.646 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12.500 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    13.693    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    13.794 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        2.070    15.864    design_1_i/caravel_0/inst/gpio_control_in_1[6]/clock
    SLICE_X52Y98         LUT6 (Prop_lut6_I3_O)        0.124    15.988 f  design_1_i/caravel_0/inst/gpio_control_in_1[6]/mprj_o[14]_INST_0/O
                         net (fo=1, routed)           0.000    15.988    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[14]
    SLICE_X52Y98         FDRE                                         f  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        1.467    27.646    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X52Y98         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/C
                         clock pessimism              0.000    27.646    
                         clock uncertainty           -0.377    27.269    
    SLICE_X52Y98         FDRE (Setup_fdre_C_D)        0.032    27.301    design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]
  -------------------------------------------------------------------
                         required time                         27.301    
                         arrival time                         -15.988    
  -------------------------------------------------------------------
                         slack                                 11.313    

Slack (MET) :             11.325ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        3.593ns  (logic 0.225ns (6.263%)  route 3.368ns (93.737%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        2.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 27.716 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12.500 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    13.693    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    13.794 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        2.175    15.969    design_1_i/caravel_0/inst/gpio_control_in_1[7]/clock
    SLICE_X54Y99         LUT6 (Prop_lut6_I3_O)        0.124    16.093 f  design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_o[15]_INST_0/O
                         net (fo=1, routed)           0.000    16.093    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[15]
    SLICE_X54Y99         FDRE                                         f  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        1.537    27.716    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X54Y99         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/C
                         clock pessimism              0.000    27.716    
                         clock uncertainty           -0.377    27.339    
    SLICE_X54Y99         FDRE (Setup_fdre_C_D)        0.079    27.418    design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]
  -------------------------------------------------------------------
                         required time                         27.418    
                         arrival time                         -16.093    
  -------------------------------------------------------------------
                         slack                                 11.325    

Slack (MET) :             11.912ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/mprj/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.770ns  (logic 1.614ns (18.403%)  route 7.156ns (81.597%))
  Logic Levels:           7  (LUT3=3 LUT6=4)
  Clock Path Skew:        -3.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 27.751 - 25.000 ) 
    Source Clock Delay      (SCD):    6.038ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        2.295     3.589    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50         LUT3 (Prop_lut3_I2_O)        0.124     3.713 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_0_i_1/O
                         net (fo=1, routed)           0.577     4.290    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.391 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=53, routed)          1.647     6.038    design_1_i/caravel_0/inst/mprj/mprj/clk
    SLICE_X38Y63         FDRE                                         r  design_1_i/caravel_0/inst/mprj/mprj/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518     6.556 f  design_1_i/caravel_0/inst/mprj/mprj/ready_reg/Q
                         net (fo=3, routed)           1.359     7.915    design_1_i/caravel_0/inst/mprj/mprj/wbs_ack_o_mprj
    SLICE_X43Y54         LUT6 (Prop_lut6_I1_O)        0.124     8.039 f  design_1_i/caravel_0/inst/mprj/mprj/execute_to_memory_ENV_CTRL[1]_i_4/O
                         net (fo=2, routed)           0.433     8.472    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_iBusWishbone_ADR_reg[2]_1
    SLICE_X43Y54         LUT3 (Prop_lut3_I0_O)        0.124     8.596 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_6/O
                         net (fo=1, routed)           0.963     9.559    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_6_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.124     9.683 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_4/O
                         net (fo=10, routed)          1.082    10.765    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_32
    SLICE_X61Y42         LUT3 (Prop_lut3_I0_O)        0.120    10.885 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=36, routed)          0.644    11.529    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_reg
    SLICE_X62Y45         LUT6 (Prop_lut6_I2_O)        0.327    11.856 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=116, routed)         0.613    12.469    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X63Y41         LUT6 (Prop_lut6_I5_O)        0.124    12.593 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, routed)          1.126    13.719    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
    SLICE_X55Y44         LUT3 (Prop_lut3_I1_O)        0.153    13.872 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_1/O
                         net (fo=1, routed)           0.936    14.809    design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress2[4]
    RAMB18_X3Y21         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        1.572    27.751    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    RAMB18_X3Y21         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.115    27.866    
                         clock uncertainty           -0.377    27.489    
    RAMB18_X3Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.769    26.720    design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         26.720    
                         arrival time                         -14.809    
  -------------------------------------------------------------------
                         slack                                 11.912    

Slack (MET) :             12.283ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/mprj/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.400ns  (logic 1.579ns (18.797%)  route 6.821ns (81.203%))
  Logic Levels:           7  (LUT3=3 LUT6=4)
  Clock Path Skew:        -3.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 27.751 - 25.000 ) 
    Source Clock Delay      (SCD):    6.038ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        2.295     3.589    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50         LUT3 (Prop_lut3_I2_O)        0.124     3.713 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_0_i_1/O
                         net (fo=1, routed)           0.577     4.290    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.391 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=53, routed)          1.647     6.038    design_1_i/caravel_0/inst/mprj/mprj/clk
    SLICE_X38Y63         FDRE                                         r  design_1_i/caravel_0/inst/mprj/mprj/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518     6.556 f  design_1_i/caravel_0/inst/mprj/mprj/ready_reg/Q
                         net (fo=3, routed)           1.359     7.915    design_1_i/caravel_0/inst/mprj/mprj/wbs_ack_o_mprj
    SLICE_X43Y54         LUT6 (Prop_lut6_I1_O)        0.124     8.039 f  design_1_i/caravel_0/inst/mprj/mprj/execute_to_memory_ENV_CTRL[1]_i_4/O
                         net (fo=2, routed)           0.433     8.472    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_iBusWishbone_ADR_reg[2]_1
    SLICE_X43Y54         LUT3 (Prop_lut3_I0_O)        0.124     8.596 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_6/O
                         net (fo=1, routed)           0.963     9.559    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_6_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.124     9.683 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_4/O
                         net (fo=10, routed)          1.082    10.765    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_32
    SLICE_X61Y42         LUT3 (Prop_lut3_I0_O)        0.120    10.885 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=36, routed)          0.644    11.529    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_reg
    SLICE_X62Y45         LUT6 (Prop_lut6_I2_O)        0.327    11.856 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=116, routed)         0.613    12.469    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X63Y41         LUT6 (Prop_lut6_I5_O)        0.124    12.593 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, routed)          0.844    13.437    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
    SLICE_X55Y45         LUT3 (Prop_lut3_I1_O)        0.118    13.555 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_3/O
                         net (fo=1, routed)           0.883    14.438    design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress2[2]
    RAMB18_X3Y21         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        1.572    27.751    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    RAMB18_X3Y21         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.115    27.866    
                         clock uncertainty           -0.377    27.489    
    RAMB18_X3Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.768    26.721    design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         26.721    
                         arrival time                         -14.438    
  -------------------------------------------------------------------
                         slack                                 12.283    

Slack (MET) :             12.295ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/interface6_bank_bus_dat_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.265ns  (logic 1.324ns (10.795%)  route 10.941ns (89.205%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 27.707 - 25.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        1.668     2.962    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X48Y47         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456     3.418 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=165, routed)         3.343     6.761    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]
    SLICE_X53Y54         LUT5 (Prop_lut5_I0_O)        0.124     6.885 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[5]_i_4/O
                         net (fo=13, routed)          0.827     7.712    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[27]
    SLICE_X49Y56         LUT5 (Prop_lut5_I2_O)        0.124     7.836 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface11_bank_bus_dat_r[7]_i_7/O
                         net (fo=1, routed)           0.497     8.333    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface11_bank_bus_dat_r[7]_i_7_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.457 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface11_bank_bus_dat_r[7]_i_4/O
                         net (fo=43, routed)          0.877     9.334    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/next_state
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.458 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface0_bank_bus_dat_r[1]_i_2/O
                         net (fo=49, routed)          3.743    13.201    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_adr[0]
    SLICE_X66Y75         LUT6 (Prop_lut6_I3_O)        0.124    13.325 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface6_bank_bus_dat_r[13]_i_7/O
                         net (fo=1, routed)           0.840    14.165    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface6_bank_bus_dat_r[13]_i_7_n_0
    SLICE_X66Y71         LUT4 (Prop_lut4_I0_O)        0.124    14.289 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface6_bank_bus_dat_r[13]_i_5/O
                         net (fo=1, routed)           0.815    15.103    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface6_bank_bus_dat_r[13]_i_5_n_0
    SLICE_X62Y71         LUT5 (Prop_lut5_I3_O)        0.124    15.227 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface6_bank_bus_dat_r[13]_i_1/O
                         net (fo=1, routed)           0.000    15.227    design_1_i/caravel_0/inst/soc/core/VexRiscv_n_293
    SLICE_X62Y71         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/interface6_bank_bus_dat_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        1.528    27.707    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X62Y71         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/interface6_bank_bus_dat_r_reg[13]/C
                         clock pessimism              0.115    27.822    
                         clock uncertainty           -0.377    27.445    
    SLICE_X62Y71         FDRE (Setup_fdre_C_D)        0.077    27.522    design_1_i/caravel_0/inst/soc/core/interface6_bank_bus_dat_r_reg[13]
  -------------------------------------------------------------------
                         required time                         27.522    
                         arrival time                         -15.227    
  -------------------------------------------------------------------
                         slack                                 12.295    

Slack (MET) :             12.331ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/mprj/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.330ns  (logic 1.578ns (18.943%)  route 6.752ns (81.057%))
  Logic Levels:           7  (LUT3=3 LUT6=4)
  Clock Path Skew:        -3.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 27.751 - 25.000 ) 
    Source Clock Delay      (SCD):    6.038ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        2.295     3.589    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50         LUT3 (Prop_lut3_I2_O)        0.124     3.713 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_0_i_1/O
                         net (fo=1, routed)           0.577     4.290    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.391 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=53, routed)          1.647     6.038    design_1_i/caravel_0/inst/mprj/mprj/clk
    SLICE_X38Y63         FDRE                                         r  design_1_i/caravel_0/inst/mprj/mprj/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518     6.556 f  design_1_i/caravel_0/inst/mprj/mprj/ready_reg/Q
                         net (fo=3, routed)           1.359     7.915    design_1_i/caravel_0/inst/mprj/mprj/wbs_ack_o_mprj
    SLICE_X43Y54         LUT6 (Prop_lut6_I1_O)        0.124     8.039 f  design_1_i/caravel_0/inst/mprj/mprj/execute_to_memory_ENV_CTRL[1]_i_4/O
                         net (fo=2, routed)           0.433     8.472    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_iBusWishbone_ADR_reg[2]_1
    SLICE_X43Y54         LUT3 (Prop_lut3_I0_O)        0.124     8.596 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_6/O
                         net (fo=1, routed)           0.963     9.559    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_6_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.124     9.683 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_4/O
                         net (fo=10, routed)          1.082    10.765    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_32
    SLICE_X61Y42         LUT3 (Prop_lut3_I0_O)        0.120    10.885 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=36, routed)          0.644    11.529    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_reg
    SLICE_X62Y45         LUT6 (Prop_lut6_I2_O)        0.327    11.856 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=116, routed)         0.613    12.469    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X63Y41         LUT6 (Prop_lut6_I5_O)        0.124    12.593 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, routed)          0.848    13.441    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
    SLICE_X54Y47         LUT3 (Prop_lut3_I1_O)        0.117    13.558 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_2/O
                         net (fo=1, routed)           0.810    14.368    design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress2[3]
    RAMB18_X3Y21         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        1.572    27.751    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    RAMB18_X3Y21         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.115    27.866    
                         clock uncertainty           -0.377    27.489    
    RAMB18_X3Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.790    26.699    design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         26.699    
                         arrival time                         -14.368    
  -------------------------------------------------------------------
                         slack                                 12.331    

Slack (MET) :             12.383ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/mprj/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 1.577ns (19.004%)  route 6.721ns (80.996%))
  Logic Levels:           7  (LUT3=3 LUT6=4)
  Clock Path Skew:        -3.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 27.751 - 25.000 ) 
    Source Clock Delay      (SCD):    6.038ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        2.295     3.589    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50         LUT3 (Prop_lut3_I2_O)        0.124     3.713 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_0_i_1/O
                         net (fo=1, routed)           0.577     4.290    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.391 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=53, routed)          1.647     6.038    design_1_i/caravel_0/inst/mprj/mprj/clk
    SLICE_X38Y63         FDRE                                         r  design_1_i/caravel_0/inst/mprj/mprj/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518     6.556 f  design_1_i/caravel_0/inst/mprj/mprj/ready_reg/Q
                         net (fo=3, routed)           1.359     7.915    design_1_i/caravel_0/inst/mprj/mprj/wbs_ack_o_mprj
    SLICE_X43Y54         LUT6 (Prop_lut6_I1_O)        0.124     8.039 f  design_1_i/caravel_0/inst/mprj/mprj/execute_to_memory_ENV_CTRL[1]_i_4/O
                         net (fo=2, routed)           0.433     8.472    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_iBusWishbone_ADR_reg[2]_1
    SLICE_X43Y54         LUT3 (Prop_lut3_I0_O)        0.124     8.596 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_6/O
                         net (fo=1, routed)           0.963     9.559    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_6_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.124     9.683 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_4/O
                         net (fo=10, routed)          1.082    10.765    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_32
    SLICE_X61Y42         LUT3 (Prop_lut3_I0_O)        0.120    10.885 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=36, routed)          0.644    11.529    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_reg
    SLICE_X62Y45         LUT6 (Prop_lut6_I2_O)        0.327    11.856 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=116, routed)         0.613    12.469    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X63Y41         LUT6 (Prop_lut6_I5_O)        0.124    12.593 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, routed)          0.837    13.430    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
    SLICE_X54Y47         LUT3 (Prop_lut3_I1_O)        0.116    13.546 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_5/O
                         net (fo=1, routed)           0.791    14.336    design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress2[0]
    RAMB18_X3Y21         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        1.572    27.751    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    RAMB18_X3Y21         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.115    27.866    
                         clock uncertainty           -0.377    27.489    
    RAMB18_X3Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.770    26.719    design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         26.719    
                         arrival time                         -14.336    
  -------------------------------------------------------------------
                         slack                                 12.383    

Slack (MET) :             12.411ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/mprj/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.474ns  (logic 1.585ns (18.704%)  route 6.889ns (81.296%))
  Logic Levels:           7  (LUT3=3 LUT6=4)
  Clock Path Skew:        -3.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 27.751 - 25.000 ) 
    Source Clock Delay      (SCD):    6.038ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        2.295     3.589    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50         LUT3 (Prop_lut3_I2_O)        0.124     3.713 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_0_i_1/O
                         net (fo=1, routed)           0.577     4.290    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.391 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=53, routed)          1.647     6.038    design_1_i/caravel_0/inst/mprj/mprj/clk
    SLICE_X38Y63         FDRE                                         r  design_1_i/caravel_0/inst/mprj/mprj/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518     6.556 f  design_1_i/caravel_0/inst/mprj/mprj/ready_reg/Q
                         net (fo=3, routed)           1.359     7.915    design_1_i/caravel_0/inst/mprj/mprj/wbs_ack_o_mprj
    SLICE_X43Y54         LUT6 (Prop_lut6_I1_O)        0.124     8.039 f  design_1_i/caravel_0/inst/mprj/mprj/execute_to_memory_ENV_CTRL[1]_i_4/O
                         net (fo=2, routed)           0.433     8.472    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_iBusWishbone_ADR_reg[2]_1
    SLICE_X43Y54         LUT3 (Prop_lut3_I0_O)        0.124     8.596 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_6/O
                         net (fo=1, routed)           0.963     9.559    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_6_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.124     9.683 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_4/O
                         net (fo=10, routed)          1.082    10.765    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_32
    SLICE_X61Y42         LUT3 (Prop_lut3_I0_O)        0.120    10.885 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=36, routed)          0.644    11.529    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_reg
    SLICE_X62Y45         LUT6 (Prop_lut6_I2_O)        0.327    11.856 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=116, routed)         0.613    12.469    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X63Y41         LUT6 (Prop_lut6_I5_O)        0.124    12.593 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, routed)          0.837    13.430    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
    SLICE_X54Y47         LUT3 (Prop_lut3_I1_O)        0.124    13.554 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_5/O
                         net (fo=1, routed)           0.959    14.512    design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[0]
    RAMB18_X3Y20         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        1.572    27.751    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    RAMB18_X3Y20         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.115    27.866    
                         clock uncertainty           -0.377    27.489    
    RAMB18_X3Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    26.923    design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         26.923    
                         arrival time                         -14.512    
  -------------------------------------------------------------------
                         slack                                 12.411    

Slack (MET) :             12.495ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/mprj/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.390ns  (logic 1.585ns (18.891%)  route 6.805ns (81.109%))
  Logic Levels:           7  (LUT3=3 LUT6=4)
  Clock Path Skew:        -3.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 27.751 - 25.000 ) 
    Source Clock Delay      (SCD):    6.038ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        2.295     3.589    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50         LUT3 (Prop_lut3_I2_O)        0.124     3.713 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_0_i_1/O
                         net (fo=1, routed)           0.577     4.290    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.391 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=53, routed)          1.647     6.038    design_1_i/caravel_0/inst/mprj/mprj/clk
    SLICE_X38Y63         FDRE                                         r  design_1_i/caravel_0/inst/mprj/mprj/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518     6.556 f  design_1_i/caravel_0/inst/mprj/mprj/ready_reg/Q
                         net (fo=3, routed)           1.359     7.915    design_1_i/caravel_0/inst/mprj/mprj/wbs_ack_o_mprj
    SLICE_X43Y54         LUT6 (Prop_lut6_I1_O)        0.124     8.039 f  design_1_i/caravel_0/inst/mprj/mprj/execute_to_memory_ENV_CTRL[1]_i_4/O
                         net (fo=2, routed)           0.433     8.472    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_iBusWishbone_ADR_reg[2]_1
    SLICE_X43Y54         LUT3 (Prop_lut3_I0_O)        0.124     8.596 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_6/O
                         net (fo=1, routed)           0.963     9.559    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_6_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.124     9.683 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_4/O
                         net (fo=10, routed)          1.082    10.765    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_32
    SLICE_X61Y42         LUT3 (Prop_lut3_I0_O)        0.120    10.885 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=36, routed)          0.644    11.529    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_reg
    SLICE_X62Y45         LUT6 (Prop_lut6_I2_O)        0.327    11.856 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=116, routed)         0.613    12.469    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X63Y41         LUT6 (Prop_lut6_I5_O)        0.124    12.593 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, routed)          0.848    13.441    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
    SLICE_X54Y46         LUT3 (Prop_lut3_I1_O)        0.124    13.565 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_3/O
                         net (fo=1, routed)           0.863    14.428    design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[2]
    RAMB18_X3Y20         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        1.572    27.751    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    RAMB18_X3Y20         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.115    27.866    
                         clock uncertainty           -0.377    27.489    
    RAMB18_X3Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    26.923    design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         26.923    
                         arrival time                         -14.428    
  -------------------------------------------------------------------
                         slack                                 12.495    

Slack (MET) :             12.497ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/mprj/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.158ns  (logic 1.580ns (19.369%)  route 6.578ns (80.631%))
  Logic Levels:           7  (LUT3=3 LUT6=4)
  Clock Path Skew:        -3.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 27.751 - 25.000 ) 
    Source Clock Delay      (SCD):    6.038ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        2.295     3.589    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y50         LUT3 (Prop_lut3_I2_O)        0.124     3.713 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_0_i_1/O
                         net (fo=1, routed)           0.577     4.290    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.391 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=53, routed)          1.647     6.038    design_1_i/caravel_0/inst/mprj/mprj/clk
    SLICE_X38Y63         FDRE                                         r  design_1_i/caravel_0/inst/mprj/mprj/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518     6.556 f  design_1_i/caravel_0/inst/mprj/mprj/ready_reg/Q
                         net (fo=3, routed)           1.359     7.915    design_1_i/caravel_0/inst/mprj/mprj/wbs_ack_o_mprj
    SLICE_X43Y54         LUT6 (Prop_lut6_I1_O)        0.124     8.039 f  design_1_i/caravel_0/inst/mprj/mprj/execute_to_memory_ENV_CTRL[1]_i_4/O
                         net (fo=2, routed)           0.433     8.472    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_iBusWishbone_ADR_reg[2]_1
    SLICE_X43Y54         LUT3 (Prop_lut3_I0_O)        0.124     8.596 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_6/O
                         net (fo=1, routed)           0.963     9.559    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_6_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.124     9.683 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_i_4/O
                         net (fo=10, routed)          1.082    10.765    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_32
    SLICE_X61Y42         LUT3 (Prop_lut3_I0_O)        0.120    10.885 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=36, routed)          0.644    11.529    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_reg
    SLICE_X62Y45         LUT6 (Prop_lut6_I2_O)        0.327    11.856 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=116, routed)         0.613    12.469    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X63Y41         LUT6 (Prop_lut6_I5_O)        0.124    12.593 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, routed)          0.848    13.441    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
    SLICE_X54Y46         LUT3 (Prop_lut3_I1_O)        0.119    13.560 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_1/O
                         net (fo=1, routed)           0.636    14.196    design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[4]
    RAMB18_X3Y20         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        1.572    27.751    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    RAMB18_X3Y20         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.115    27.866    
                         clock uncertainty           -0.377    27.489    
    RAMB18_X3Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.797    26.692    design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         26.692    
                         arrival time                         -14.196    
  -------------------------------------------------------------------
                         slack                                 12.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.627ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.071ns (6.560%)  route 1.011ns (93.440%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.701     1.037    design_1_i/caravel_0/inst/gpio_control_in_1[7]/clock
    SLICE_X54Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.082 r  design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_o[15]_INST_0/O
                         net (fo=1, routed)           0.000     1.082    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[15]
    SLICE_X54Y99         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.846     1.212    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X54Y99         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/C
                         clock pessimism              0.000     1.212    
                         clock uncertainty            0.377     1.589    
    SLICE_X54Y99         FDRE (Hold_fdre_C_D)         0.121     1.710    design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                 -0.627    

Slack (VIOLATED) :        -0.582ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.071ns (6.615%)  route 1.002ns (93.385%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.692     1.028    design_1_i/caravel_0/inst/gpio_control_in_1[6]/clock
    SLICE_X52Y98         LUT6 (Prop_lut6_I3_O)        0.045     1.073 r  design_1_i/caravel_0/inst/gpio_control_in_1[6]/mprj_o[14]_INST_0/O
                         net (fo=1, routed)           0.000     1.073    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[14]
    SLICE_X52Y98         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.821     1.187    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X52Y98         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/C
                         clock pessimism              0.000     1.187    
                         clock uncertainty            0.377     1.564    
    SLICE_X52Y98         FDRE (Hold_fdre_C_D)         0.092     1.656    design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                 -0.582    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.377%)  route 0.206ns (55.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.553     0.889    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X50Y51         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[27]/Q
                         net (fo=1, routed)           0.206     1.258    design_1_i/caravel_0/inst/soc/core/mgmtsoc_vexriscv_o_rsp_data[27]
    SLICE_X44Y51         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.825     1.191    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X44Y51         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[27]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.072     1.228    design_1_i/caravel_0/inst/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.551%)  route 0.205ns (52.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.553     0.889    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X52Y98         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg[14]/Q
                         net (fo=1, routed)           0.205     1.235    design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_en_reg_n_0_[14]
    SLICE_X45Y98         LUT6 (Prop_lut6_I3_O)        0.045     1.280 r  design_1_i/caravel_ps_0/inst/control_s_axi_U/rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     1.280    design_1_i/caravel_ps_0/inst/control_s_axi_U/rdata[14]
    SLICE_X45Y98         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.825     1.191    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X45Y98         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/rdata_reg[14]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X45Y98         FDRE (Hold_fdre_C_D)         0.092     1.248    design_1_i/caravel_ps_0/inst/control_s_axi_U/rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.564     0.900    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y45         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=5, routed)           0.217     1.258    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A0
    SLICE_X34Y45         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.830     1.196    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X34Y45         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.283     0.913    
    SLICE_X34Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.223    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.564     0.900    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y45         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=5, routed)           0.217     1.258    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A0
    SLICE_X34Y45         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.830     1.196    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X34Y45         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.283     0.913    
    SLICE_X34Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.223    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.868%)  route 0.231ns (62.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.553     0.889    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X52Y52         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[26]/Q
                         net (fo=1, routed)           0.231     1.261    design_1_i/caravel_0/inst/soc/core/mgmtsoc_vexriscv_o_rsp_data[26]
    SLICE_X45Y53         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.824     1.190    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X45Y53         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[26]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X45Y53         FDRE (Hold_fdre_C_D)         0.070     1.225    design_1_i/caravel_0/inst/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.230%)  route 0.169ns (50.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.639     0.975    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/Q
                         net (fo=1, routed)           0.169     1.308    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X34Y99         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y99         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.266    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.188%)  route 0.201ns (58.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.639     0.975    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.201     1.317    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X36Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X36Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.272    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/mgmtsoc_litespisdrphycore_sr_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.385%)  route 0.236ns (62.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.554     0.890    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X49Y59         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_litespisdrphycore_sr_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_litespisdrphycore_sr_in_reg[23]/Q
                         net (fo=4, routed)           0.236     1.267    design_1_i/caravel_0/inst/soc/core/mgmtsoc_litespisdrphycore_sr_in_reg_n_0_[23]
    SLICE_X51Y60         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.818     1.184    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X51Y60         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[23]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y60         FDRE (Hold_fdre_C_D)         0.072     1.221    design_1_i/caravel_0/inst/soc/core/mgmtsoc_master_rx_fifo_source_payload_data_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y11  design_1_i/caravel_0/inst/mprj/mprj/user_bram/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y9   design_1_i/caravel_0/inst/mprj/mprj/user_bram/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB18_X2Y20  design_1_i/caravel_0/inst/soc/core/RAM128/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB18_X2Y20  design_1_i/caravel_0/inst/soc/core/RAM128/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB18_X2Y21  design_1_i/caravel_0/inst/soc/core/RAM256/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB18_X2Y21  design_1_i/caravel_0/inst/soc/core/RAM256/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB18_X3Y20  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB18_X3Y20  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB18_X3Y21  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB18_X3Y21  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X34Y45  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X34Y45  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X34Y45  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X34Y45  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y66  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y66  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y66  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y66  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y66  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y66  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X34Y45  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X34Y45  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X34Y45  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X34Y45  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y66  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y66  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y66  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y66  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y66  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y66  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       17.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.251ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/transmission/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.713ns  (logic 0.580ns (8.639%)  route 6.133ns (91.361%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 27.712 - 25.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        1.845     3.139    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X37Y102        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=9, routed)           1.816     5.411    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.124     5.535 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=188, routed)         4.317     9.852    design_1_i/caravel_0/inst/mprj/uart/transmission/wb_rst_i
    SLICE_X58Y62         FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/transmission/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        1.533    27.712    design_1_i/caravel_0/inst/mprj/uart/transmission/clock
    SLICE_X58Y62         FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/transmission/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.129    27.841    
                         clock uncertainty           -0.377    27.464    
    SLICE_X58Y62         FDCE (Recov_fdce_C_CLR)     -0.361    27.103    design_1_i/caravel_0/inst/mprj/uart/transmission/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         27.103    
                         arrival time                          -9.852    
  -------------------------------------------------------------------
                         slack                                 17.251    

Slack (MET) :             17.293ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/transmission/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.713ns  (logic 0.580ns (8.639%)  route 6.133ns (91.361%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 27.712 - 25.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        1.845     3.139    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X37Y102        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=9, routed)           1.816     5.411    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.124     5.535 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=188, routed)         4.317     9.852    design_1_i/caravel_0/inst/mprj/uart/transmission/wb_rst_i
    SLICE_X58Y62         FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/transmission/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        1.533    27.712    design_1_i/caravel_0/inst/mprj/uart/transmission/clock
    SLICE_X58Y62         FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/transmission/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.129    27.841    
                         clock uncertainty           -0.377    27.464    
    SLICE_X58Y62         FDCE (Recov_fdce_C_CLR)     -0.319    27.145    design_1_i/caravel_0/inst/mprj/uart/transmission/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         27.145    
                         arrival time                          -9.852    
  -------------------------------------------------------------------
                         slack                                 17.293    

Slack (MET) :             17.293ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/transmission/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.713ns  (logic 0.580ns (8.639%)  route 6.133ns (91.361%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 27.712 - 25.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        1.845     3.139    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X37Y102        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=9, routed)           1.816     5.411    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.124     5.535 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=188, routed)         4.317     9.852    design_1_i/caravel_0/inst/mprj/uart/transmission/wb_rst_i
    SLICE_X58Y62         FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/transmission/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        1.533    27.712    design_1_i/caravel_0/inst/mprj/uart/transmission/clock
    SLICE_X58Y62         FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/transmission/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.129    27.841    
                         clock uncertainty           -0.377    27.464    
    SLICE_X58Y62         FDCE (Recov_fdce_C_CLR)     -0.319    27.145    design_1_i/caravel_0/inst/mprj/uart/transmission/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         27.145    
                         arrival time                          -9.852    
  -------------------------------------------------------------------
                         slack                                 17.293    

Slack (MET) :             17.387ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/tx_fifo/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 0.580ns (8.876%)  route 5.954ns (91.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 27.713 - 25.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        1.845     3.139    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X37Y102        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=9, routed)           1.816     5.411    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.124     5.535 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=188, routed)         4.138     9.673    design_1_i/caravel_0/inst/mprj/uart/tx_fifo/wb_rst_i
    SLICE_X56Y61         FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/tx_fifo/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        1.534    27.713    design_1_i/caravel_0/inst/mprj/uart/tx_fifo/clock
    SLICE_X56Y61         FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/tx_fifo/cnt_reg[0]/C
                         clock pessimism              0.129    27.842    
                         clock uncertainty           -0.377    27.465    
    SLICE_X56Y61         FDCE (Recov_fdce_C_CLR)     -0.405    27.060    design_1_i/caravel_0/inst/mprj/uart/tx_fifo/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         27.060    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                 17.387    

Slack (MET) :             17.387ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/tx_fifo/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 0.580ns (8.876%)  route 5.954ns (91.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 27.713 - 25.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        1.845     3.139    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X37Y102        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=9, routed)           1.816     5.411    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.124     5.535 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=188, routed)         4.138     9.673    design_1_i/caravel_0/inst/mprj/uart/tx_fifo/wb_rst_i
    SLICE_X56Y61         FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/tx_fifo/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        1.534    27.713    design_1_i/caravel_0/inst/mprj/uart/tx_fifo/clock
    SLICE_X56Y61         FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/tx_fifo/cnt_reg[1]/C
                         clock pessimism              0.129    27.842    
                         clock uncertainty           -0.377    27.465    
    SLICE_X56Y61         FDCE (Recov_fdce_C_CLR)     -0.405    27.060    design_1_i/caravel_0/inst/mprj/uart/tx_fifo/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         27.060    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                 17.387    

Slack (MET) :             17.387ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/tx_start_fifo_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 0.580ns (8.876%)  route 5.954ns (91.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 27.713 - 25.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        1.845     3.139    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X37Y102        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=9, routed)           1.816     5.411    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.124     5.535 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=188, routed)         4.138     9.673    design_1_i/caravel_0/inst/mprj/uart/wb_rst_i
    SLICE_X56Y61         FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/tx_start_fifo_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        1.534    27.713    design_1_i/caravel_0/inst/mprj/uart/clock
    SLICE_X56Y61         FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/tx_start_fifo_reg/C
                         clock pessimism              0.129    27.842    
                         clock uncertainty           -0.377    27.465    
    SLICE_X56Y61         FDCE (Recov_fdce_C_CLR)     -0.405    27.060    design_1_i/caravel_0/inst/mprj/uart/tx_start_fifo_reg
  -------------------------------------------------------------------
                         required time                         27.060    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                 17.387    

Slack (MET) :             17.391ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/tx_fifo/end_ptr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 0.580ns (8.882%)  route 5.950ns (91.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 27.713 - 25.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        1.845     3.139    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X37Y102        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=9, routed)           1.816     5.411    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.124     5.535 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=188, routed)         4.134     9.669    design_1_i/caravel_0/inst/mprj/uart/tx_fifo/wb_rst_i
    SLICE_X57Y61         FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/tx_fifo/end_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        1.534    27.713    design_1_i/caravel_0/inst/mprj/uart/tx_fifo/clock
    SLICE_X57Y61         FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/tx_fifo/end_ptr_reg[0]/C
                         clock pessimism              0.129    27.842    
                         clock uncertainty           -0.377    27.465    
    SLICE_X57Y61         FDCE (Recov_fdce_C_CLR)     -0.405    27.060    design_1_i/caravel_0/inst/mprj/uart/tx_fifo/end_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                         27.060    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                 17.391    

Slack (MET) :             17.391ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/tx_fifo/end_ptr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 0.580ns (8.882%)  route 5.950ns (91.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 27.713 - 25.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        1.845     3.139    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X37Y102        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=9, routed)           1.816     5.411    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.124     5.535 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=188, routed)         4.134     9.669    design_1_i/caravel_0/inst/mprj/uart/tx_fifo/wb_rst_i
    SLICE_X57Y61         FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/tx_fifo/end_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        1.534    27.713    design_1_i/caravel_0/inst/mprj/uart/tx_fifo/clock
    SLICE_X57Y61         FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/tx_fifo/end_ptr_reg[1]/C
                         clock pessimism              0.129    27.842    
                         clock uncertainty           -0.377    27.465    
    SLICE_X57Y61         FDCE (Recov_fdce_C_CLR)     -0.405    27.060    design_1_i/caravel_0/inst/mprj/uart/tx_fifo/end_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                         27.060    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                 17.391    

Slack (MET) :             17.391ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/tx_fifo/start_ptr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 0.580ns (8.882%)  route 5.950ns (91.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 27.713 - 25.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        1.845     3.139    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X37Y102        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=9, routed)           1.816     5.411    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.124     5.535 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=188, routed)         4.134     9.669    design_1_i/caravel_0/inst/mprj/uart/tx_fifo/wb_rst_i
    SLICE_X57Y61         FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/tx_fifo/start_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        1.534    27.713    design_1_i/caravel_0/inst/mprj/uart/tx_fifo/clock
    SLICE_X57Y61         FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/tx_fifo/start_ptr_reg[0]/C
                         clock pessimism              0.129    27.842    
                         clock uncertainty           -0.377    27.465    
    SLICE_X57Y61         FDCE (Recov_fdce_C_CLR)     -0.405    27.060    design_1_i/caravel_0/inst/mprj/uart/tx_fifo/start_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                         27.060    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                 17.391    

Slack (MET) :             17.391ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/tx_fifo/start_ptr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 0.580ns (8.882%)  route 5.950ns (91.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 27.713 - 25.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        1.845     3.139    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X37Y102        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=9, routed)           1.816     5.411    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.124     5.535 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=188, routed)         4.134     9.669    design_1_i/caravel_0/inst/mprj/uart/tx_fifo/wb_rst_i
    SLICE_X57Y61         FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/tx_fifo/start_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        1.534    27.713    design_1_i/caravel_0/inst/mprj/uart/tx_fifo/clock
    SLICE_X57Y61         FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/tx_fifo/start_ptr_reg[1]/C
                         clock pessimism              0.129    27.842    
                         clock uncertainty           -0.377    27.465    
    SLICE_X57Y61         FDCE (Recov_fdce_C_CLR)     -0.405    27.060    design_1_i/caravel_0/inst/mprj/uart/tx_fifo/start_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                         27.060    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                 17.391    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.227ns (39.982%)  route 0.341ns (60.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.559     0.895    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y50         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDPE (Prop_fdpe_C_Q)         0.128     1.023 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.185     1.208    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X34Y48         LUT3 (Prop_lut3_I2_O)        0.099     1.307 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.156     1.462    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X34Y47         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.831     1.197    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X34Y47         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X34Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.100    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.227ns (39.982%)  route 0.341ns (60.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.559     0.895    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y50         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDPE (Prop_fdpe_C_Q)         0.128     1.023 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.185     1.208    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X34Y48         LUT3 (Prop_lut3_I2_O)        0.099     1.307 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.156     1.462    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X34Y47         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.831     1.197    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X34Y47         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X34Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.100    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.227ns (39.982%)  route 0.341ns (60.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.559     0.895    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y50         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDPE (Prop_fdpe_C_Q)         0.128     1.023 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.185     1.208    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X34Y48         LUT3 (Prop_lut3_I2_O)        0.099     1.307 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.156     1.462    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X34Y47         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.831     1.197    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X34Y47         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X34Y47         FDPE (Remov_fdpe_C_PRE)     -0.071     1.096    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.227ns (39.982%)  route 0.341ns (60.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.559     0.895    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y50         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDPE (Prop_fdpe_C_Q)         0.128     1.023 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.185     1.208    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X34Y48         LUT3 (Prop_lut3_I2_O)        0.099     1.307 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.156     1.462    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X35Y47         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.831     1.197    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X35Y47         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.030     1.167    
    SLICE_X35Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.075    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.227ns (39.982%)  route 0.341ns (60.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.559     0.895    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y50         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDPE (Prop_fdpe_C_Q)         0.128     1.023 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.185     1.208    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X34Y48         LUT3 (Prop_lut3_I2_O)        0.099     1.307 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.156     1.462    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X35Y47         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.831     1.197    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X35Y47         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.030     1.167    
    SLICE_X35Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.075    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.227ns (39.982%)  route 0.341ns (60.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.559     0.895    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y50         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDPE (Prop_fdpe_C_Q)         0.128     1.023 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.185     1.208    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X34Y48         LUT3 (Prop_lut3_I2_O)        0.099     1.307 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.156     1.462    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X35Y47         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.831     1.197    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X35Y47         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.030     1.167    
    SLICE_X35Y47         FDPE (Remov_fdpe_C_PRE)     -0.095     1.072    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.227ns (39.982%)  route 0.341ns (60.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.559     0.895    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y50         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDPE (Prop_fdpe_C_Q)         0.128     1.023 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.185     1.208    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X34Y48         LUT3 (Prop_lut3_I2_O)        0.099     1.307 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.156     1.462    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X35Y47         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.831     1.197    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X35Y47         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.030     1.167    
    SLICE_X35Y47         FDPE (Remov_fdpe_C_PRE)     -0.095     1.072    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.227ns (37.106%)  route 0.385ns (62.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.559     0.895    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y50         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDPE (Prop_fdpe_C_Q)         0.128     1.023 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.185     1.208    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X34Y48         LUT3 (Prop_lut3_I2_O)        0.099     1.307 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.200     1.506    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X34Y46         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.830     1.196    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X34Y46         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X34Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.099    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.227ns (37.106%)  route 0.385ns (62.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.559     0.895    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y50         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDPE (Prop_fdpe_C_Q)         0.128     1.023 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.185     1.208    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X34Y48         LUT3 (Prop_lut3_I2_O)        0.099     1.307 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.200     1.506    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X34Y46         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.830     1.196    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X34Y46         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X34Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.099    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.227ns (37.106%)  route 0.385ns (62.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.559     0.895    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y50         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDPE (Prop_fdpe_C_Q)         0.128     1.023 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.185     1.208    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X34Y48         LUT3 (Prop_lut3_I2_O)        0.099     1.307 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.200     1.506    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X34Y46         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5352, routed)        0.830     1.196    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X34Y46         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X34Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.099    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.407    





