
*** Running vivado
    with args -log RIPPLE_COUNTER_TB.vds -m64 -mode batch -messageDb vivado.pb -source RIPPLE_COUNTER_TB.tcl


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

CRITICAL WARNING: [Common 17-741] No write access right to the local Tcl store at '/home/tim/.Xilinx/Vivado/2014.4/XilinxTclStore'. XilinxTclStore is reverted to the installation area. If you want to use local Tcl Store, please change the access right and relaunch Vivado.
source RIPPLE_COUNTER_TB.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7k70tfbg676-1
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at /home/tim/tools/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at /home/tim/tools/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at /home/tim/tools/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at /home/tim/tools/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at /home/tim/tools/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at /home/tim/tools/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/tim/school/spring2015/cs147/labs/lab_02/lab_02.cache/wt [current_project]
# set_property parent.project_path /home/tim/school/spring2015/cs147/labs/lab_02/lab_02.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# read_verilog -library xil_defaultlib {
#   /home/tim/school/spring2015/cs147/labs/inv.v
#   /home/tim/school/spring2015/cs147/labs/dff.v
#   /home/tim/school/spring2015/cs147/labs/tff.v
#   /home/tim/school/spring2015/cs147/labs/rcounter.v
#   /home/tim/school/spring2015/cs147/labs/rcounter_tb.v
# }
# catch { write_hwdef -file RIPPLE_COUNTER_TB.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top RIPPLE_COUNTER_TB -part xc7k70tfbg676-1
Command: synth_design -top RIPPLE_COUNTER_TB -part xc7k70tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
WARNING: [Common 17-348] Failed to get the license for feature 'Synthesis' and/or device 'xc7k70t'
0 Infos, 1 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Common 17-345] A valid license was not found for feature 'Synthesis' and/or device 'xc7k70t'. Please run the Vivado License Manager for assistance in determining
which features and devices are licensed for your system.
Resolution: Check the status of your licenses in the Vivado License Manager. For debug help search Xilinx Support for "Licensing FAQ". 

    while executing
"synth_design -top RIPPLE_COUNTER_TB -part xc7k70tfbg676-1"
    (file "RIPPLE_COUNTER_TB.tcl" line 25)
INFO: [Common 17-206] Exiting Vivado at Mon Feb  2 15:55:36 2015...
