{"vcs1":{"timestamp_begin":1682019760.276004733, "rt":0.14, "ut":0.07, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682019759.921053528}
{"VCS_COMP_START_TIME": 1682019759.921053528}
{"VCS_COMP_END_TIME": 1682019760.475371529}
{"VCS_USER_OPTIONS": "+lint=all -sverilog top.sv datapath.sv FSM.sv library.sv IO.sv chip.sv I2C.sv"}
{"vcs1": {"peak_mem": 322876}}
