
Smart_Garden.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b398  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000278  0800b548  0800b548  0000c548  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b7c0  0800b7c0  0000d06c  2**0
                  CONTENTS
  4 .ARM          00000008  0800b7c0  0800b7c0  0000c7c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b7c8  0800b7c8  0000d06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b7c8  0800b7c8  0000c7c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b7cc  0800b7cc  0000c7cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800b7d0  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d06c  2**0
                  CONTENTS
 10 .bss          00000998  2000006c  2000006c  0000d06c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000a04  20000a04  0000d06c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d06c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002ae20  00000000  00000000  0000d09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005c2b  00000000  00000000  00037ebc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000025a0  00000000  00000000  0003dae8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001d2d  00000000  00000000  00040088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002dc13  00000000  00000000  00041db5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002e966  00000000  00000000  0006f9c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00109051  00000000  00000000  0009e32e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001a737f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000a8a4  00000000  00000000  001a73c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005c  00000000  00000000  001b1c68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800b530 	.word	0x0800b530

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000070 	.word	0x20000070
 80001ec:	0800b530 	.word	0x0800b530

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <vApplicationStackOverflowHook>:
}
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8000580:	b480      	push	{r7}
 8000582:	b083      	sub	sp, #12
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
 8000588:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 800058a:	bf00      	nop
 800058c:	370c      	adds	r7, #12
 800058e:	46bd      	mov	sp, r7
 8000590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000594:	4770      	bx	lr
	...

08000598 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
void MX_I2C3_Init(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800059c:	4b1c      	ldr	r3, [pc, #112]	@ (8000610 <MX_I2C3_Init+0x78>)
 800059e:	4a1d      	ldr	r2, [pc, #116]	@ (8000614 <MX_I2C3_Init+0x7c>)
 80005a0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 30000; // changed from 100000
 80005a2:	4b1b      	ldr	r3, [pc, #108]	@ (8000610 <MX_I2C3_Init+0x78>)
 80005a4:	f247 5230 	movw	r2, #30000	@ 0x7530
 80005a8:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80005aa:	4b19      	ldr	r3, [pc, #100]	@ (8000610 <MX_I2C3_Init+0x78>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80005b0:	4b17      	ldr	r3, [pc, #92]	@ (8000610 <MX_I2C3_Init+0x78>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80005b6:	4b16      	ldr	r3, [pc, #88]	@ (8000610 <MX_I2C3_Init+0x78>)
 80005b8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80005bc:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80005be:	4b14      	ldr	r3, [pc, #80]	@ (8000610 <MX_I2C3_Init+0x78>)
 80005c0:	2200      	movs	r2, #0
 80005c2:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80005c4:	4b12      	ldr	r3, [pc, #72]	@ (8000610 <MX_I2C3_Init+0x78>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80005ca:	4b11      	ldr	r3, [pc, #68]	@ (8000610 <MX_I2C3_Init+0x78>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80005d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000610 <MX_I2C3_Init+0x78>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80005d6:	480e      	ldr	r0, [pc, #56]	@ (8000610 <MX_I2C3_Init+0x78>)
 80005d8:	f004 f8d4 	bl	8004784 <HAL_I2C_Init>
 80005dc:	4603      	mov	r3, r0
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d001      	beq.n	80005e6 <MX_I2C3_Init+0x4e>
  {
    Error_Handler();
 80005e2:	f000 fd97 	bl	8001114 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80005e6:	2100      	movs	r1, #0
 80005e8:	4809      	ldr	r0, [pc, #36]	@ (8000610 <MX_I2C3_Init+0x78>)
 80005ea:	f004 ff17 	bl	800541c <HAL_I2CEx_ConfigAnalogFilter>
 80005ee:	4603      	mov	r3, r0
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d001      	beq.n	80005f8 <MX_I2C3_Init+0x60>
  {
    Error_Handler();
 80005f4:	f000 fd8e 	bl	8001114 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80005f8:	2100      	movs	r1, #0
 80005fa:	4805      	ldr	r0, [pc, #20]	@ (8000610 <MX_I2C3_Init+0x78>)
 80005fc:	f004 ff4a 	bl	8005494 <HAL_I2CEx_ConfigDigitalFilter>
 8000600:	4603      	mov	r3, r0
 8000602:	2b00      	cmp	r3, #0
 8000604:	d001      	beq.n	800060a <MX_I2C3_Init+0x72>
  {
    Error_Handler();
 8000606:	f000 fd85 	bl	8001114 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800060a:	bf00      	nop
 800060c:	bd80      	pop	{r7, pc}
 800060e:	bf00      	nop
 8000610:	20000088 	.word	0x20000088
 8000614:	40005c00 	.word	0x40005c00

08000618 <read_capacitance>:
  * @brief Function to read the capacitance from the sensor
  * @param None
  * @retval None
  */
int16_t read_capacitance()
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b088      	sub	sp, #32
 800061c:	af04      	add	r7, sp, #16
	uint8_t capacitance_data[2];
	uint8_t busy_data = 1;
 800061e:	2301      	movs	r3, #1
 8000620:	71fb      	strb	r3, [r7, #7]
	int16_t combined_capacitance;

	HAL_StatusTypeDef status;

	// Sensor reads once for previous value then updates with recent value. Get old value first to update register.
	status = HAL_I2C_Mem_Read(&hi2c3, SENSOR_ADDRESS << 1, CAPACITANCE_REGISTER, I2C_MEMADD_SIZE_8BIT, capacitance_data, CAPACITANCE_READ_SIZE, HAL_MAX_DELAY);
 8000622:	f04f 33ff 	mov.w	r3, #4294967295
 8000626:	9302      	str	r3, [sp, #8]
 8000628:	2302      	movs	r3, #2
 800062a:	9301      	str	r3, [sp, #4]
 800062c:	f107 0308 	add.w	r3, r7, #8
 8000630:	9300      	str	r3, [sp, #0]
 8000632:	2301      	movs	r3, #1
 8000634:	2200      	movs	r2, #0
 8000636:	2140      	movs	r1, #64	@ 0x40
 8000638:	4828      	ldr	r0, [pc, #160]	@ (80006dc <read_capacitance+0xc4>)
 800063a:	f004 f9e7 	bl	8004a0c <HAL_I2C_Mem_Read>
 800063e:	4603      	mov	r3, r0
 8000640:	73fb      	strb	r3, [r7, #15]

	if (status != HAL_OK) {
 8000642:	7bfb      	ldrb	r3, [r7, #15]
 8000644:	2b00      	cmp	r3, #0
 8000646:	d017      	beq.n	8000678 <read_capacitance+0x60>
		printf("Initial capacitance read failed with status: %d \r\n", status);
 8000648:	7bfb      	ldrb	r3, [r7, #15]
 800064a:	4619      	mov	r1, r3
 800064c:	4824      	ldr	r0, [pc, #144]	@ (80006e0 <read_capacitance+0xc8>)
 800064e:	f00a f9ef 	bl	800aa30 <iprintf>
		return I2C_READ_FAIL;
 8000652:	f04f 33ff 	mov.w	r3, #4294967295
 8000656:	e03c      	b.n	80006d2 <read_capacitance+0xba>
	}

    // Wait for measurement to complete
    while (busy_data == 1)
    {
        HAL_I2C_Mem_Read(&hi2c3, SENSOR_ADDRESS << 1 , BUSY_REGISTER, I2C_MEMADD_SIZE_8BIT, &busy_data, BUSY_DATA_SIZE, HAL_MAX_DELAY);
 8000658:	f04f 33ff 	mov.w	r3, #4294967295
 800065c:	9302      	str	r3, [sp, #8]
 800065e:	2301      	movs	r3, #1
 8000660:	9301      	str	r3, [sp, #4]
 8000662:	1dfb      	adds	r3, r7, #7
 8000664:	9300      	str	r3, [sp, #0]
 8000666:	2301      	movs	r3, #1
 8000668:	2209      	movs	r2, #9
 800066a:	2140      	movs	r1, #64	@ 0x40
 800066c:	481b      	ldr	r0, [pc, #108]	@ (80006dc <read_capacitance+0xc4>)
 800066e:	f004 f9cd 	bl	8004a0c <HAL_I2C_Mem_Read>
        HAL_Delay(10); // Short delay to avoid flooding the I2C bus -- add a timeout here too probably
 8000672:	200a      	movs	r0, #10
 8000674:	f001 fbb4 	bl	8001de0 <HAL_Delay>
    while (busy_data == 1)
 8000678:	79fb      	ldrb	r3, [r7, #7]
 800067a:	2b01      	cmp	r3, #1
 800067c:	d0ec      	beq.n	8000658 <read_capacitance+0x40>
    }

	// Read the updated capacitance value and print it on success
	status = HAL_I2C_Mem_Read(&hi2c3, SENSOR_ADDRESS << 1, CAPACITANCE_REGISTER, I2C_MEMADD_SIZE_8BIT, capacitance_data, CAPACITANCE_READ_SIZE, HAL_MAX_DELAY);
 800067e:	f04f 33ff 	mov.w	r3, #4294967295
 8000682:	9302      	str	r3, [sp, #8]
 8000684:	2302      	movs	r3, #2
 8000686:	9301      	str	r3, [sp, #4]
 8000688:	f107 0308 	add.w	r3, r7, #8
 800068c:	9300      	str	r3, [sp, #0]
 800068e:	2301      	movs	r3, #1
 8000690:	2200      	movs	r2, #0
 8000692:	2140      	movs	r1, #64	@ 0x40
 8000694:	4811      	ldr	r0, [pc, #68]	@ (80006dc <read_capacitance+0xc4>)
 8000696:	f004 f9b9 	bl	8004a0c <HAL_I2C_Mem_Read>
 800069a:	4603      	mov	r3, r0
 800069c:	73fb      	strb	r3, [r7, #15]
	if (status == HAL_OK)
 800069e:	7bfb      	ldrb	r3, [r7, #15]
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d10f      	bne.n	80006c4 <read_capacitance+0xac>
	{
		combined_capacitance = capacitance_data[0] << 8 | capacitance_data[1];
 80006a4:	7a3b      	ldrb	r3, [r7, #8]
 80006a6:	021b      	lsls	r3, r3, #8
 80006a8:	b21a      	sxth	r2, r3
 80006aa:	7a7b      	ldrb	r3, [r7, #9]
 80006ac:	b21b      	sxth	r3, r3
 80006ae:	4313      	orrs	r3, r2
 80006b0:	81bb      	strh	r3, [r7, #12]
		printf("Capacitance: %d \r\n", combined_capacitance);
 80006b2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80006b6:	4619      	mov	r1, r3
 80006b8:	480a      	ldr	r0, [pc, #40]	@ (80006e4 <read_capacitance+0xcc>)
 80006ba:	f00a f9b9 	bl	800aa30 <iprintf>
	else
	{
		printf("Capacitance read failed with status: %d \r\n", status);
		return I2C_READ_FAIL;
	}
	return combined_capacitance;
 80006be:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80006c2:	e006      	b.n	80006d2 <read_capacitance+0xba>
		printf("Capacitance read failed with status: %d \r\n", status);
 80006c4:	7bfb      	ldrb	r3, [r7, #15]
 80006c6:	4619      	mov	r1, r3
 80006c8:	4807      	ldr	r0, [pc, #28]	@ (80006e8 <read_capacitance+0xd0>)
 80006ca:	f00a f9b1 	bl	800aa30 <iprintf>
		return I2C_READ_FAIL;
 80006ce:	f04f 33ff 	mov.w	r3, #4294967295
}
 80006d2:	4618      	mov	r0, r3
 80006d4:	3710      	adds	r7, #16
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	20000088 	.word	0x20000088
 80006e0:	0800b5bc 	.word	0x0800b5bc
 80006e4:	0800b5f0 	.word	0x0800b5f0
 80006e8:	0800b604 	.word	0x0800b604

080006ec <_write>:
/* USER CODE BEGIN 0 */

extern UART_HandleTypeDef huart1;  // Assuming you're using UART1

int _write(int file, char *ptr, int len)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b084      	sub	sp, #16
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	60f8      	str	r0, [r7, #12]
 80006f4:	60b9      	str	r1, [r7, #8]
 80006f6:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	b29a      	uxth	r2, r3
 80006fc:	f04f 33ff 	mov.w	r3, #4294967295
 8000700:	68b9      	ldr	r1, [r7, #8]
 8000702:	4804      	ldr	r0, [pc, #16]	@ (8000714 <_write+0x28>)
 8000704:	f007 fdca 	bl	800829c <HAL_UART_Transmit>
  return len;
 8000708:	687b      	ldr	r3, [r7, #4]
}
 800070a:	4618      	mov	r0, r3
 800070c:	3710      	adds	r7, #16
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	2000031c 	.word	0x2000031c

08000718 <HAL_RTCEx_WakeUpTimerEventCallback>:
/**
  * @brief  Callback for RTC expiration. Deactivate the timer and reconfig the system clock and systick timer
  * @param hrtc: Instance of the realtime clock (rtc)
  */
void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b082      	sub	sp, #8
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
    printf("RTC Wake-up!\r\n");
 8000720:	4803      	ldr	r0, [pc, #12]	@ (8000730 <HAL_RTCEx_WakeUpTimerEventCallback+0x18>)
 8000722:	f00a f9ed 	bl	800ab00 <puts>
}
 8000726:	bf00      	nop
 8000728:	3708      	adds	r7, #8
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	0800b6a0 	.word	0x0800b6a0

08000734 <set_sleepmode>:
  * @brief  Accepts an amount of time to sleep, sets RTC timer, and enters sleep mode
  * @param  sleep_time: Amount of time to sleep (seconds)
  * @retval None
  */
void set_sleepmode(int sleep_time)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b084      	sub	sp, #16
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
	uint64_t sleep_ticks = sleep_time * (32768 / 16);
 800073c:	6879      	ldr	r1, [r7, #4]
 800073e:	02c9      	lsls	r1, r1, #11
 8000740:	17c8      	asrs	r0, r1, #31
 8000742:	460a      	mov	r2, r1
 8000744:	4603      	mov	r3, r0
 8000746:	e9c7 2302 	strd	r2, r3, [r7, #8]
	HAL_SuspendTick();
 800074a:	f001 f9d1 	bl	8001af0 <HAL_SuspendTick>

	if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, sleep_ticks, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 800074e:	68bb      	ldr	r3, [r7, #8]
 8000750:	2200      	movs	r2, #0
 8000752:	4619      	mov	r1, r3
 8000754:	480b      	ldr	r0, [pc, #44]	@ (8000784 <set_sleepmode+0x50>)
 8000756:	f006 fb31 	bl	8006dbc <HAL_RTCEx_SetWakeUpTimer_IT>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d001      	beq.n	8000764 <set_sleepmode+0x30>
	{
	  Error_Handler();
 8000760:	f000 fcd8 	bl	8001114 <Error_Handler>
	}

	HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8000764:	2101      	movs	r1, #1
 8000766:	2000      	movs	r0, #0
 8000768:	f005 fa3c 	bl	8005be4 <HAL_PWR_EnterSLEEPMode>
	HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 800076c:	4805      	ldr	r0, [pc, #20]	@ (8000784 <set_sleepmode+0x50>)
 800076e:	f006 fbe7 	bl	8006f40 <HAL_RTCEx_DeactivateWakeUpTimer>
	SystemClock_Config();
 8000772:	f000 f883 	bl	800087c <SystemClock_Config>
	HAL_ResumeTick();
 8000776:	f001 f9cd 	bl	8001b14 <HAL_ResumeTick>
}
 800077a:	bf00      	nop
 800077c:	3710      	adds	r7, #16
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	20000214 	.word	0x20000214

08000788 <water_plant>:

void water_plant()
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b082      	sub	sp, #8
 800078c:	af00      	add	r7, sp, #0
	uint16_t current_capacitance = read_capacitance();
 800078e:	f7ff ff43 	bl	8000618 <read_capacitance>
 8000792:	4603      	mov	r3, r0
 8000794:	80fb      	strh	r3, [r7, #6]
	uint8_t max_counter = 0;
 8000796:	2300      	movs	r3, #0
 8000798:	717b      	strb	r3, [r7, #5]

	if(current_capacitance > 300)
 800079a:	88fb      	ldrh	r3, [r7, #6]
 800079c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80007a0:	d912      	bls.n	80007c8 <water_plant+0x40>
	{
		printf("Plant does not need to be watered, returning to sleep \n");
 80007a2:	4817      	ldr	r0, [pc, #92]	@ (8000800 <water_plant+0x78>)
 80007a4:	f00a f9ac 	bl	800ab00 <puts>
	}

	// Pulse motor for 5 seconds, read capacitance to check if we have reached correct level
	// Max of 5 runs to stop motor from
	while(current_capacitance < 300 && max_counter < 10 && current_capacitance != I2C_READ_FAIL)
 80007a8:	e00e      	b.n	80007c8 <water_plant+0x40>
	{
		  Motor_Forward();
 80007aa:	f000 fcd5 	bl	8001158 <Motor_Forward>
		  HAL_Delay(3000);
 80007ae:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80007b2:	f001 fb15 	bl	8001de0 <HAL_Delay>
		  Motor_Stop();
 80007b6:	f000 fcdf 	bl	8001178 <Motor_Stop>
		  current_capacitance = read_capacitance();
 80007ba:	f7ff ff2d 	bl	8000618 <read_capacitance>
 80007be:	4603      	mov	r3, r0
 80007c0:	80fb      	strh	r3, [r7, #6]
		  max_counter++;
 80007c2:	797b      	ldrb	r3, [r7, #5]
 80007c4:	3301      	adds	r3, #1
 80007c6:	717b      	strb	r3, [r7, #5]
	while(current_capacitance < 300 && max_counter < 10 && current_capacitance != I2C_READ_FAIL)
 80007c8:	88fb      	ldrh	r3, [r7, #6]
 80007ca:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80007ce:	d202      	bcs.n	80007d6 <water_plant+0x4e>
 80007d0:	797b      	ldrb	r3, [r7, #5]
 80007d2:	2b09      	cmp	r3, #9
 80007d4:	d9e9      	bls.n	80007aa <water_plant+0x22>
	}
	if(max_counter > 10)
 80007d6:	797b      	ldrb	r3, [r7, #5]
 80007d8:	2b0a      	cmp	r3, #10
 80007da:	d903      	bls.n	80007e4 <water_plant+0x5c>
	{
		printf("Did not achieve correct water level in motor cycles \n");
 80007dc:	4809      	ldr	r0, [pc, #36]	@ (8000804 <water_plant+0x7c>)
 80007de:	f00a f98f 	bl	800ab00 <puts>
 80007e2:	e002      	b.n	80007ea <water_plant+0x62>
	}
	else
	{
		printf("Plant reached correct water level, returning to sleep \n");
 80007e4:	4808      	ldr	r0, [pc, #32]	@ (8000808 <water_plant+0x80>)
 80007e6:	f00a f98b 	bl	800ab00 <puts>
	}
	fflush(stdout);
 80007ea:	4b08      	ldr	r3, [pc, #32]	@ (800080c <water_plant+0x84>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	689b      	ldr	r3, [r3, #8]
 80007f0:	4618      	mov	r0, r3
 80007f2:	f00a f847 	bl	800a884 <fflush>

}
 80007f6:	bf00      	nop
 80007f8:	3708      	adds	r7, #8
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	0800b6b0 	.word	0x0800b6b0
 8000804:	0800b6e8 	.word	0x0800b6e8
 8000808:	0800b720 	.word	0x0800b720
 800080c:	2000001c 	.word	0x2000001c

08000810 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000814:	f001 faa2 	bl	8001d5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000818:	f000 f830 	bl	800087c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800081c:	f000 fb58 	bl	8000ed0 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000820:	f000 f898 	bl	8000954 <MX_ADC1_Init>
  MX_CRC_Init();
 8000824:	f000 f8e8 	bl	80009f8 <MX_CRC_Init>
  MX_DMA2D_Init();
 8000828:	f000 f8fa 	bl	8000a20 <MX_DMA2D_Init>
  MX_FMC_Init();
 800082c:	f000 fb00 	bl	8000e30 <MX_FMC_Init>
  MX_I2C3_Init();
 8000830:	f7ff feb2 	bl	8000598 <MX_I2C3_Init>
  MX_LTDC_Init();
 8000834:	f000 f926 	bl	8000a84 <MX_LTDC_Init>
  MX_SPI5_Init();
 8000838:	f000 fa06 	bl	8000c48 <MX_SPI5_Init>
  MX_TIM1_Init();
 800083c:	f000 fa3a 	bl	8000cb4 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8000840:	f000 facc 	bl	8000ddc <MX_USART1_UART_Init>
  MX_TIM9_Init();
 8000844:	f000 fa86 	bl	8000d54 <MX_TIM9_Init>
  MX_RTC_Init();
 8000848:	f000 f99c 	bl	8000b84 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  Motor_Init();
 800084c:	f000 fc68 	bl	8001120 <Motor_Init>
  Motor_SetSpeed(100);
 8000850:	2064      	movs	r0, #100	@ 0x64
 8000852:	f000 fc6f 	bl	8001134 <Motor_SetSpeed>
  \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8000856:	b662      	cpsie	i
}
 8000858:	bf00      	nop
  __enable_irq();

  printf("Initialization complete!\r\n");
 800085a:	4807      	ldr	r0, [pc, #28]	@ (8000878 <main+0x68>)
 800085c:	f00a f950 	bl	800ab00 <puts>
  HAL_Delay(5000);
 8000860:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000864:	f001 fabc 	bl	8001de0 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  set_sleepmode(10);
 8000868:	200a      	movs	r0, #10
 800086a:	f7ff ff63 	bl	8000734 <set_sleepmode>
	  water_plant();
 800086e:	f7ff ff8b 	bl	8000788 <water_plant>
	  set_sleepmode(10);
 8000872:	bf00      	nop
 8000874:	e7f8      	b.n	8000868 <main+0x58>
 8000876:	bf00      	nop
 8000878:	0800b758 	.word	0x0800b758

0800087c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b094      	sub	sp, #80	@ 0x50
 8000880:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000882:	f107 0320 	add.w	r3, r7, #32
 8000886:	2230      	movs	r2, #48	@ 0x30
 8000888:	2100      	movs	r1, #0
 800088a:	4618      	mov	r0, r3
 800088c:	f00a fa18 	bl	800acc0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000890:	f107 030c 	add.w	r3, r7, #12
 8000894:	2200      	movs	r2, #0
 8000896:	601a      	str	r2, [r3, #0]
 8000898:	605a      	str	r2, [r3, #4]
 800089a:	609a      	str	r2, [r3, #8]
 800089c:	60da      	str	r2, [r3, #12]
 800089e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008a0:	2300      	movs	r3, #0
 80008a2:	60bb      	str	r3, [r7, #8]
 80008a4:	4b29      	ldr	r3, [pc, #164]	@ (800094c <SystemClock_Config+0xd0>)
 80008a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008a8:	4a28      	ldr	r2, [pc, #160]	@ (800094c <SystemClock_Config+0xd0>)
 80008aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80008b0:	4b26      	ldr	r3, [pc, #152]	@ (800094c <SystemClock_Config+0xd0>)
 80008b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008b8:	60bb      	str	r3, [r7, #8]
 80008ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80008bc:	2300      	movs	r3, #0
 80008be:	607b      	str	r3, [r7, #4]
 80008c0:	4b23      	ldr	r3, [pc, #140]	@ (8000950 <SystemClock_Config+0xd4>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80008c8:	4a21      	ldr	r2, [pc, #132]	@ (8000950 <SystemClock_Config+0xd4>)
 80008ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008ce:	6013      	str	r3, [r2, #0]
 80008d0:	4b1f      	ldr	r3, [pc, #124]	@ (8000950 <SystemClock_Config+0xd4>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80008d8:	607b      	str	r3, [r7, #4]
 80008da:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80008dc:	2309      	movs	r3, #9
 80008de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008e0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80008e4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80008e6:	2301      	movs	r3, #1
 80008e8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008ea:	2302      	movs	r3, #2
 80008ec:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008ee:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80008f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80008f4:	2304      	movs	r3, #4
 80008f6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80008f8:	2348      	movs	r3, #72	@ 0x48
 80008fa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008fc:	2302      	movs	r3, #2
 80008fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000900:	2303      	movs	r3, #3
 8000902:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000904:	f107 0320 	add.w	r3, r7, #32
 8000908:	4618      	mov	r0, r3
 800090a:	f005 f98b 	bl	8005c24 <HAL_RCC_OscConfig>
 800090e:	4603      	mov	r3, r0
 8000910:	2b00      	cmp	r3, #0
 8000912:	d001      	beq.n	8000918 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000914:	f000 fbfe 	bl	8001114 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000918:	230f      	movs	r3, #15
 800091a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800091c:	2302      	movs	r3, #2
 800091e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000920:	2300      	movs	r3, #0
 8000922:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000924:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000928:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800092a:	2300      	movs	r3, #0
 800092c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800092e:	f107 030c 	add.w	r3, r7, #12
 8000932:	2102      	movs	r1, #2
 8000934:	4618      	mov	r0, r3
 8000936:	f005 fbed 	bl	8006114 <HAL_RCC_ClockConfig>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8000940:	f000 fbe8 	bl	8001114 <Error_Handler>
  }
}
 8000944:	bf00      	nop
 8000946:	3750      	adds	r7, #80	@ 0x50
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}
 800094c:	40023800 	.word	0x40023800
 8000950:	40007000 	.word	0x40007000

08000954 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b084      	sub	sp, #16
 8000958:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800095a:	463b      	mov	r3, r7
 800095c:	2200      	movs	r2, #0
 800095e:	601a      	str	r2, [r3, #0]
 8000960:	605a      	str	r2, [r3, #4]
 8000962:	609a      	str	r2, [r3, #8]
 8000964:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000966:	4b21      	ldr	r3, [pc, #132]	@ (80009ec <MX_ADC1_Init+0x98>)
 8000968:	4a21      	ldr	r2, [pc, #132]	@ (80009f0 <MX_ADC1_Init+0x9c>)
 800096a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800096c:	4b1f      	ldr	r3, [pc, #124]	@ (80009ec <MX_ADC1_Init+0x98>)
 800096e:	2200      	movs	r2, #0
 8000970:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000972:	4b1e      	ldr	r3, [pc, #120]	@ (80009ec <MX_ADC1_Init+0x98>)
 8000974:	2200      	movs	r2, #0
 8000976:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000978:	4b1c      	ldr	r3, [pc, #112]	@ (80009ec <MX_ADC1_Init+0x98>)
 800097a:	2200      	movs	r2, #0
 800097c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800097e:	4b1b      	ldr	r3, [pc, #108]	@ (80009ec <MX_ADC1_Init+0x98>)
 8000980:	2200      	movs	r2, #0
 8000982:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000984:	4b19      	ldr	r3, [pc, #100]	@ (80009ec <MX_ADC1_Init+0x98>)
 8000986:	2200      	movs	r2, #0
 8000988:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800098c:	4b17      	ldr	r3, [pc, #92]	@ (80009ec <MX_ADC1_Init+0x98>)
 800098e:	2200      	movs	r2, #0
 8000990:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000992:	4b16      	ldr	r3, [pc, #88]	@ (80009ec <MX_ADC1_Init+0x98>)
 8000994:	4a17      	ldr	r2, [pc, #92]	@ (80009f4 <MX_ADC1_Init+0xa0>)
 8000996:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000998:	4b14      	ldr	r3, [pc, #80]	@ (80009ec <MX_ADC1_Init+0x98>)
 800099a:	2200      	movs	r2, #0
 800099c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800099e:	4b13      	ldr	r3, [pc, #76]	@ (80009ec <MX_ADC1_Init+0x98>)
 80009a0:	2201      	movs	r2, #1
 80009a2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80009a4:	4b11      	ldr	r3, [pc, #68]	@ (80009ec <MX_ADC1_Init+0x98>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80009ac:	4b0f      	ldr	r3, [pc, #60]	@ (80009ec <MX_ADC1_Init+0x98>)
 80009ae:	2201      	movs	r2, #1
 80009b0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80009b2:	480e      	ldr	r0, [pc, #56]	@ (80009ec <MX_ADC1_Init+0x98>)
 80009b4:	f001 fa38 	bl	8001e28 <HAL_ADC_Init>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d001      	beq.n	80009c2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80009be:	f000 fba9 	bl	8001114 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80009c2:	2305      	movs	r3, #5
 80009c4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80009c6:	2301      	movs	r3, #1
 80009c8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80009ca:	2300      	movs	r3, #0
 80009cc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009ce:	463b      	mov	r3, r7
 80009d0:	4619      	mov	r1, r3
 80009d2:	4806      	ldr	r0, [pc, #24]	@ (80009ec <MX_ADC1_Init+0x98>)
 80009d4:	f001 fa6c 	bl	8001eb0 <HAL_ADC_ConfigChannel>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80009de:	f000 fb99 	bl	8001114 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80009e2:	bf00      	nop
 80009e4:	3710      	adds	r7, #16
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	200000dc 	.word	0x200000dc
 80009f0:	40012000 	.word	0x40012000
 80009f4:	0f000001 	.word	0x0f000001

080009f8 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80009fc:	4b06      	ldr	r3, [pc, #24]	@ (8000a18 <MX_CRC_Init+0x20>)
 80009fe:	4a07      	ldr	r2, [pc, #28]	@ (8000a1c <MX_CRC_Init+0x24>)
 8000a00:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000a02:	4805      	ldr	r0, [pc, #20]	@ (8000a18 <MX_CRC_Init+0x20>)
 8000a04:	f001 fd64 	bl	80024d0 <HAL_CRC_Init>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d001      	beq.n	8000a12 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8000a0e:	f000 fb81 	bl	8001114 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000a12:	bf00      	nop
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	20000124 	.word	0x20000124
 8000a1c:	40023000 	.word	0x40023000

08000a20 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8000a24:	4b15      	ldr	r3, [pc, #84]	@ (8000a7c <MX_DMA2D_Init+0x5c>)
 8000a26:	4a16      	ldr	r2, [pc, #88]	@ (8000a80 <MX_DMA2D_Init+0x60>)
 8000a28:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8000a2a:	4b14      	ldr	r3, [pc, #80]	@ (8000a7c <MX_DMA2D_Init+0x5c>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8000a30:	4b12      	ldr	r3, [pc, #72]	@ (8000a7c <MX_DMA2D_Init+0x5c>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8000a36:	4b11      	ldr	r3, [pc, #68]	@ (8000a7c <MX_DMA2D_Init+0x5c>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000a3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000a7c <MX_DMA2D_Init+0x5c>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8000a42:	4b0e      	ldr	r3, [pc, #56]	@ (8000a7c <MX_DMA2D_Init+0x5c>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000a48:	4b0c      	ldr	r3, [pc, #48]	@ (8000a7c <MX_DMA2D_Init+0x5c>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8000a4e:	4b0b      	ldr	r3, [pc, #44]	@ (8000a7c <MX_DMA2D_Init+0x5c>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000a54:	4809      	ldr	r0, [pc, #36]	@ (8000a7c <MX_DMA2D_Init+0x5c>)
 8000a56:	f001 fd57 	bl	8002508 <HAL_DMA2D_Init>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d001      	beq.n	8000a64 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8000a60:	f000 fb58 	bl	8001114 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000a64:	2101      	movs	r1, #1
 8000a66:	4805      	ldr	r0, [pc, #20]	@ (8000a7c <MX_DMA2D_Init+0x5c>)
 8000a68:	f001 fea8 	bl	80027bc <HAL_DMA2D_ConfigLayer>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d001      	beq.n	8000a76 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8000a72:	f000 fb4f 	bl	8001114 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8000a76:	bf00      	nop
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	2000012c 	.word	0x2000012c
 8000a80:	4002b000 	.word	0x4002b000

08000a84 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b08e      	sub	sp, #56	@ 0x38
 8000a88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000a8a:	1d3b      	adds	r3, r7, #4
 8000a8c:	2234      	movs	r2, #52	@ 0x34
 8000a8e:	2100      	movs	r1, #0
 8000a90:	4618      	mov	r0, r3
 8000a92:	f00a f915 	bl	800acc0 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8000a96:	4b39      	ldr	r3, [pc, #228]	@ (8000b7c <MX_LTDC_Init+0xf8>)
 8000a98:	4a39      	ldr	r2, [pc, #228]	@ (8000b80 <MX_LTDC_Init+0xfc>)
 8000a9a:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000a9c:	4b37      	ldr	r3, [pc, #220]	@ (8000b7c <MX_LTDC_Init+0xf8>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000aa2:	4b36      	ldr	r3, [pc, #216]	@ (8000b7c <MX_LTDC_Init+0xf8>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000aa8:	4b34      	ldr	r3, [pc, #208]	@ (8000b7c <MX_LTDC_Init+0xf8>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000aae:	4b33      	ldr	r3, [pc, #204]	@ (8000b7c <MX_LTDC_Init+0xf8>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 8000ab4:	4b31      	ldr	r3, [pc, #196]	@ (8000b7c <MX_LTDC_Init+0xf8>)
 8000ab6:	2209      	movs	r2, #9
 8000ab8:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 1;
 8000aba:	4b30      	ldr	r3, [pc, #192]	@ (8000b7c <MX_LTDC_Init+0xf8>)
 8000abc:	2201      	movs	r2, #1
 8000abe:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 29;
 8000ac0:	4b2e      	ldr	r3, [pc, #184]	@ (8000b7c <MX_LTDC_Init+0xf8>)
 8000ac2:	221d      	movs	r2, #29
 8000ac4:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 3;
 8000ac6:	4b2d      	ldr	r3, [pc, #180]	@ (8000b7c <MX_LTDC_Init+0xf8>)
 8000ac8:	2203      	movs	r2, #3
 8000aca:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 269;
 8000acc:	4b2b      	ldr	r3, [pc, #172]	@ (8000b7c <MX_LTDC_Init+0xf8>)
 8000ace:	f240 120d 	movw	r2, #269	@ 0x10d
 8000ad2:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 323;
 8000ad4:	4b29      	ldr	r3, [pc, #164]	@ (8000b7c <MX_LTDC_Init+0xf8>)
 8000ad6:	f240 1243 	movw	r2, #323	@ 0x143
 8000ada:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 279;
 8000adc:	4b27      	ldr	r3, [pc, #156]	@ (8000b7c <MX_LTDC_Init+0xf8>)
 8000ade:	f240 1217 	movw	r2, #279	@ 0x117
 8000ae2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 327;
 8000ae4:	4b25      	ldr	r3, [pc, #148]	@ (8000b7c <MX_LTDC_Init+0xf8>)
 8000ae6:	f240 1247 	movw	r2, #327	@ 0x147
 8000aea:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000aec:	4b23      	ldr	r3, [pc, #140]	@ (8000b7c <MX_LTDC_Init+0xf8>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000af4:	4b21      	ldr	r3, [pc, #132]	@ (8000b7c <MX_LTDC_Init+0xf8>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000afc:	4b1f      	ldr	r3, [pc, #124]	@ (8000b7c <MX_LTDC_Init+0xf8>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000b04:	481d      	ldr	r0, [pc, #116]	@ (8000b7c <MX_LTDC_Init+0xf8>)
 8000b06:	f004 fd05 	bl	8005514 <HAL_LTDC_Init>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d001      	beq.n	8000b14 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8000b10:	f000 fb00 	bl	8001114 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8000b14:	2300      	movs	r3, #0
 8000b16:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 240;
 8000b18:	23f0      	movs	r3, #240	@ 0xf0
 8000b1a:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 320;
 8000b20:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000b24:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8000b26:	2302      	movs	r3, #2
 8000b28:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8000b2a:	23ff      	movs	r3, #255	@ 0xff
 8000b2c:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8000b32:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000b36:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8000b38:	2307      	movs	r3, #7
 8000b3a:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xD0000000;
 8000b3c:	f04f 4350 	mov.w	r3, #3489660928	@ 0xd0000000
 8000b40:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 240;
 8000b42:	23f0      	movs	r3, #240	@ 0xf0
 8000b44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 320;
 8000b46:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000b4a:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8000b52:	2300      	movs	r3, #0
 8000b54:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8000b5e:	1d3b      	adds	r3, r7, #4
 8000b60:	2200      	movs	r2, #0
 8000b62:	4619      	mov	r1, r3
 8000b64:	4805      	ldr	r0, [pc, #20]	@ (8000b7c <MX_LTDC_Init+0xf8>)
 8000b66:	f004 fe67 	bl	8005838 <HAL_LTDC_ConfigLayer>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d001      	beq.n	8000b74 <MX_LTDC_Init+0xf0>
  {
    Error_Handler();
 8000b70:	f000 fad0 	bl	8001114 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8000b74:	bf00      	nop
 8000b76:	3738      	adds	r7, #56	@ 0x38
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	2000016c 	.word	0x2000016c
 8000b80:	40016800 	.word	0x40016800

08000b84 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b086      	sub	sp, #24
 8000b88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000b8a:	1d3b      	adds	r3, r7, #4
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	601a      	str	r2, [r3, #0]
 8000b90:	605a      	str	r2, [r3, #4]
 8000b92:	609a      	str	r2, [r3, #8]
 8000b94:	60da      	str	r2, [r3, #12]
 8000b96:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000b98:	2300      	movs	r3, #0
 8000b9a:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000b9c:	4b28      	ldr	r3, [pc, #160]	@ (8000c40 <MX_RTC_Init+0xbc>)
 8000b9e:	4a29      	ldr	r2, [pc, #164]	@ (8000c44 <MX_RTC_Init+0xc0>)
 8000ba0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000ba2:	4b27      	ldr	r3, [pc, #156]	@ (8000c40 <MX_RTC_Init+0xbc>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000ba8:	4b25      	ldr	r3, [pc, #148]	@ (8000c40 <MX_RTC_Init+0xbc>)
 8000baa:	227f      	movs	r2, #127	@ 0x7f
 8000bac:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000bae:	4b24      	ldr	r3, [pc, #144]	@ (8000c40 <MX_RTC_Init+0xbc>)
 8000bb0:	22ff      	movs	r2, #255	@ 0xff
 8000bb2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000bb4:	4b22      	ldr	r3, [pc, #136]	@ (8000c40 <MX_RTC_Init+0xbc>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000bba:	4b21      	ldr	r3, [pc, #132]	@ (8000c40 <MX_RTC_Init+0xbc>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000bc0:	4b1f      	ldr	r3, [pc, #124]	@ (8000c40 <MX_RTC_Init+0xbc>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000bc6:	481e      	ldr	r0, [pc, #120]	@ (8000c40 <MX_RTC_Init+0xbc>)
 8000bc8:	f005 feb6 	bl	8006938 <HAL_RTC_Init>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d001      	beq.n	8000bd6 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8000bd2:	f000 fa9f 	bl	8001114 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x18;
 8000bd6:	2318      	movs	r3, #24
 8000bd8:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x48;
 8000bda:	2348      	movs	r3, #72	@ 0x48
 8000bdc:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8000bde:	2300      	movs	r3, #0
 8000be0:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000be2:	2300      	movs	r3, #0
 8000be4:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000be6:	2300      	movs	r3, #0
 8000be8:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000bea:	1d3b      	adds	r3, r7, #4
 8000bec:	2201      	movs	r2, #1
 8000bee:	4619      	mov	r1, r3
 8000bf0:	4813      	ldr	r0, [pc, #76]	@ (8000c40 <MX_RTC_Init+0xbc>)
 8000bf2:	f005 ff24 	bl	8006a3e <HAL_RTC_SetTime>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d001      	beq.n	8000c00 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8000bfc:	f000 fa8a 	bl	8001114 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000c00:	2301      	movs	r3, #1
 8000c02:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_AUGUST;
 8000c04:	2308      	movs	r3, #8
 8000c06:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x5;
 8000c08:	2305      	movs	r3, #5
 8000c0a:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x24;
 8000c0c:	2324      	movs	r3, #36	@ 0x24
 8000c0e:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000c10:	463b      	mov	r3, r7
 8000c12:	2201      	movs	r2, #1
 8000c14:	4619      	mov	r1, r3
 8000c16:	480a      	ldr	r0, [pc, #40]	@ (8000c40 <MX_RTC_Init+0xbc>)
 8000c18:	f005 ffab 	bl	8006b72 <HAL_RTC_SetDate>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d001      	beq.n	8000c26 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8000c22:	f000 fa77 	bl	8001114 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);
 8000c26:	4b06      	ldr	r3, [pc, #24]	@ (8000c40 <MX_RTC_Init+0xbc>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	68db      	ldr	r3, [r3, #12]
 8000c2c:	b2da      	uxtb	r2, r3
 8000c2e:	4b04      	ldr	r3, [pc, #16]	@ (8000c40 <MX_RTC_Init+0xbc>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8000c36:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000c38:	bf00      	nop
 8000c3a:	3718      	adds	r7, #24
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	20000214 	.word	0x20000214
 8000c44:	40002800 	.word	0x40002800

08000c48 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8000c4c:	4b17      	ldr	r3, [pc, #92]	@ (8000cac <MX_SPI5_Init+0x64>)
 8000c4e:	4a18      	ldr	r2, [pc, #96]	@ (8000cb0 <MX_SPI5_Init+0x68>)
 8000c50:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8000c52:	4b16      	ldr	r3, [pc, #88]	@ (8000cac <MX_SPI5_Init+0x64>)
 8000c54:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000c58:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8000c5a:	4b14      	ldr	r3, [pc, #80]	@ (8000cac <MX_SPI5_Init+0x64>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c60:	4b12      	ldr	r3, [pc, #72]	@ (8000cac <MX_SPI5_Init+0x64>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c66:	4b11      	ldr	r3, [pc, #68]	@ (8000cac <MX_SPI5_Init+0x64>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c6c:	4b0f      	ldr	r3, [pc, #60]	@ (8000cac <MX_SPI5_Init+0x64>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8000c72:	4b0e      	ldr	r3, [pc, #56]	@ (8000cac <MX_SPI5_Init+0x64>)
 8000c74:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c78:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000c7a:	4b0c      	ldr	r3, [pc, #48]	@ (8000cac <MX_SPI5_Init+0x64>)
 8000c7c:	2218      	movs	r2, #24
 8000c7e:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c80:	4b0a      	ldr	r3, [pc, #40]	@ (8000cac <MX_SPI5_Init+0x64>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c86:	4b09      	ldr	r3, [pc, #36]	@ (8000cac <MX_SPI5_Init+0x64>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c8c:	4b07      	ldr	r3, [pc, #28]	@ (8000cac <MX_SPI5_Init+0x64>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 8000c92:	4b06      	ldr	r3, [pc, #24]	@ (8000cac <MX_SPI5_Init+0x64>)
 8000c94:	220a      	movs	r2, #10
 8000c96:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8000c98:	4804      	ldr	r0, [pc, #16]	@ (8000cac <MX_SPI5_Init+0x64>)
 8000c9a:	f006 fa01 	bl	80070a0 <HAL_SPI_Init>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d001      	beq.n	8000ca8 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8000ca4:	f000 fa36 	bl	8001114 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8000ca8:	bf00      	nop
 8000caa:	bd80      	pop	{r7, pc}
 8000cac:	20000234 	.word	0x20000234
 8000cb0:	40015000 	.word	0x40015000

08000cb4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b086      	sub	sp, #24
 8000cb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cba:	f107 0308 	add.w	r3, r7, #8
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	601a      	str	r2, [r3, #0]
 8000cc2:	605a      	str	r2, [r3, #4]
 8000cc4:	609a      	str	r2, [r3, #8]
 8000cc6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cc8:	463b      	mov	r3, r7
 8000cca:	2200      	movs	r2, #0
 8000ccc:	601a      	str	r2, [r3, #0]
 8000cce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000cd0:	4b1e      	ldr	r3, [pc, #120]	@ (8000d4c <MX_TIM1_Init+0x98>)
 8000cd2:	4a1f      	ldr	r2, [pc, #124]	@ (8000d50 <MX_TIM1_Init+0x9c>)
 8000cd4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000cd6:	4b1d      	ldr	r3, [pc, #116]	@ (8000d4c <MX_TIM1_Init+0x98>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cdc:	4b1b      	ldr	r3, [pc, #108]	@ (8000d4c <MX_TIM1_Init+0x98>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000ce2:	4b1a      	ldr	r3, [pc, #104]	@ (8000d4c <MX_TIM1_Init+0x98>)
 8000ce4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ce8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cea:	4b18      	ldr	r3, [pc, #96]	@ (8000d4c <MX_TIM1_Init+0x98>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000cf0:	4b16      	ldr	r3, [pc, #88]	@ (8000d4c <MX_TIM1_Init+0x98>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cf6:	4b15      	ldr	r3, [pc, #84]	@ (8000d4c <MX_TIM1_Init+0x98>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000cfc:	4813      	ldr	r0, [pc, #76]	@ (8000d4c <MX_TIM1_Init+0x98>)
 8000cfe:	f006 fa58 	bl	80071b2 <HAL_TIM_Base_Init>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d001      	beq.n	8000d0c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000d08:	f000 fa04 	bl	8001114 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d0c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d10:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000d12:	f107 0308 	add.w	r3, r7, #8
 8000d16:	4619      	mov	r1, r3
 8000d18:	480c      	ldr	r0, [pc, #48]	@ (8000d4c <MX_TIM1_Init+0x98>)
 8000d1a:	f006 fdd3 	bl	80078c4 <HAL_TIM_ConfigClockSource>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d001      	beq.n	8000d28 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000d24:	f000 f9f6 	bl	8001114 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000d30:	463b      	mov	r3, r7
 8000d32:	4619      	mov	r1, r3
 8000d34:	4805      	ldr	r0, [pc, #20]	@ (8000d4c <MX_TIM1_Init+0x98>)
 8000d36:	f007 f9d1 	bl	80080dc <HAL_TIMEx_MasterConfigSynchronization>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d001      	beq.n	8000d44 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000d40:	f000 f9e8 	bl	8001114 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000d44:	bf00      	nop
 8000d46:	3718      	adds	r7, #24
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	2000028c 	.word	0x2000028c
 8000d50:	40010000 	.word	0x40010000

08000d54 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b088      	sub	sp, #32
 8000d58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d5a:	1d3b      	adds	r3, r7, #4
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	601a      	str	r2, [r3, #0]
 8000d60:	605a      	str	r2, [r3, #4]
 8000d62:	609a      	str	r2, [r3, #8]
 8000d64:	60da      	str	r2, [r3, #12]
 8000d66:	611a      	str	r2, [r3, #16]
 8000d68:	615a      	str	r2, [r3, #20]
 8000d6a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8000d6c:	4b19      	ldr	r3, [pc, #100]	@ (8000dd4 <MX_TIM9_Init+0x80>)
 8000d6e:	4a1a      	ldr	r2, [pc, #104]	@ (8000dd8 <MX_TIM9_Init+0x84>)
 8000d70:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 71;
 8000d72:	4b18      	ldr	r3, [pc, #96]	@ (8000dd4 <MX_TIM9_Init+0x80>)
 8000d74:	2247      	movs	r2, #71	@ 0x47
 8000d76:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d78:	4b16      	ldr	r3, [pc, #88]	@ (8000dd4 <MX_TIM9_Init+0x80>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 99;
 8000d7e:	4b15      	ldr	r3, [pc, #84]	@ (8000dd4 <MX_TIM9_Init+0x80>)
 8000d80:	2263      	movs	r2, #99	@ 0x63
 8000d82:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d84:	4b13      	ldr	r3, [pc, #76]	@ (8000dd4 <MX_TIM9_Init+0x80>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d8a:	4b12      	ldr	r3, [pc, #72]	@ (8000dd4 <MX_TIM9_Init+0x80>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8000d90:	4810      	ldr	r0, [pc, #64]	@ (8000dd4 <MX_TIM9_Init+0x80>)
 8000d92:	f006 facd 	bl	8007330 <HAL_TIM_PWM_Init>
 8000d96:	4603      	mov	r3, r0
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d001      	beq.n	8000da0 <MX_TIM9_Init+0x4c>
  {
    Error_Handler();
 8000d9c:	f000 f9ba 	bl	8001114 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000da0:	2360      	movs	r3, #96	@ 0x60
 8000da2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 50;
 8000da4:	2332      	movs	r3, #50	@ 0x32
 8000da6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000da8:	2300      	movs	r3, #0
 8000daa:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000dac:	2300      	movs	r3, #0
 8000dae:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000db0:	1d3b      	adds	r3, r7, #4
 8000db2:	2200      	movs	r2, #0
 8000db4:	4619      	mov	r1, r3
 8000db6:	4807      	ldr	r0, [pc, #28]	@ (8000dd4 <MX_TIM9_Init+0x80>)
 8000db8:	f006 fcc2 	bl	8007740 <HAL_TIM_PWM_ConfigChannel>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d001      	beq.n	8000dc6 <MX_TIM9_Init+0x72>
  {
    Error_Handler();
 8000dc2:	f000 f9a7 	bl	8001114 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8000dc6:	4803      	ldr	r0, [pc, #12]	@ (8000dd4 <MX_TIM9_Init+0x80>)
 8000dc8:	f000 fcf8 	bl	80017bc <HAL_TIM_MspPostInit>

}
 8000dcc:	bf00      	nop
 8000dce:	3720      	adds	r7, #32
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	200002d4 	.word	0x200002d4
 8000dd8:	40014000 	.word	0x40014000

08000ddc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000de0:	4b11      	ldr	r3, [pc, #68]	@ (8000e28 <MX_USART1_UART_Init+0x4c>)
 8000de2:	4a12      	ldr	r2, [pc, #72]	@ (8000e2c <MX_USART1_UART_Init+0x50>)
 8000de4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000de6:	4b10      	ldr	r3, [pc, #64]	@ (8000e28 <MX_USART1_UART_Init+0x4c>)
 8000de8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000dec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000dee:	4b0e      	ldr	r3, [pc, #56]	@ (8000e28 <MX_USART1_UART_Init+0x4c>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000df4:	4b0c      	ldr	r3, [pc, #48]	@ (8000e28 <MX_USART1_UART_Init+0x4c>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000dfa:	4b0b      	ldr	r3, [pc, #44]	@ (8000e28 <MX_USART1_UART_Init+0x4c>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000e00:	4b09      	ldr	r3, [pc, #36]	@ (8000e28 <MX_USART1_UART_Init+0x4c>)
 8000e02:	220c      	movs	r2, #12
 8000e04:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e06:	4b08      	ldr	r3, [pc, #32]	@ (8000e28 <MX_USART1_UART_Init+0x4c>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e0c:	4b06      	ldr	r3, [pc, #24]	@ (8000e28 <MX_USART1_UART_Init+0x4c>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e12:	4805      	ldr	r0, [pc, #20]	@ (8000e28 <MX_USART1_UART_Init+0x4c>)
 8000e14:	f007 f9f2 	bl	80081fc <HAL_UART_Init>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d001      	beq.n	8000e22 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000e1e:	f000 f979 	bl	8001114 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000e22:	bf00      	nop
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	2000031c 	.word	0x2000031c
 8000e2c:	40011000 	.word	0x40011000

08000e30 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b088      	sub	sp, #32
 8000e34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8000e36:	1d3b      	adds	r3, r7, #4
 8000e38:	2200      	movs	r2, #0
 8000e3a:	601a      	str	r2, [r3, #0]
 8000e3c:	605a      	str	r2, [r3, #4]
 8000e3e:	609a      	str	r2, [r3, #8]
 8000e40:	60da      	str	r2, [r3, #12]
 8000e42:	611a      	str	r2, [r3, #16]
 8000e44:	615a      	str	r2, [r3, #20]
 8000e46:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000e48:	4b1f      	ldr	r3, [pc, #124]	@ (8000ec8 <MX_FMC_Init+0x98>)
 8000e4a:	4a20      	ldr	r2, [pc, #128]	@ (8000ecc <MX_FMC_Init+0x9c>)
 8000e4c:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8000e4e:	4b1e      	ldr	r3, [pc, #120]	@ (8000ec8 <MX_FMC_Init+0x98>)
 8000e50:	2201      	movs	r2, #1
 8000e52:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8000e54:	4b1c      	ldr	r3, [pc, #112]	@ (8000ec8 <MX_FMC_Init+0x98>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8000e5a:	4b1b      	ldr	r3, [pc, #108]	@ (8000ec8 <MX_FMC_Init+0x98>)
 8000e5c:	2204      	movs	r2, #4
 8000e5e:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8000e60:	4b19      	ldr	r3, [pc, #100]	@ (8000ec8 <MX_FMC_Init+0x98>)
 8000e62:	2210      	movs	r2, #16
 8000e64:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000e66:	4b18      	ldr	r3, [pc, #96]	@ (8000ec8 <MX_FMC_Init+0x98>)
 8000e68:	2240      	movs	r2, #64	@ 0x40
 8000e6a:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8000e6c:	4b16      	ldr	r3, [pc, #88]	@ (8000ec8 <MX_FMC_Init+0x98>)
 8000e6e:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8000e72:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000e74:	4b14      	ldr	r3, [pc, #80]	@ (8000ec8 <MX_FMC_Init+0x98>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8000e7a:	4b13      	ldr	r3, [pc, #76]	@ (8000ec8 <MX_FMC_Init+0x98>)
 8000e7c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000e80:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8000e82:	4b11      	ldr	r3, [pc, #68]	@ (8000ec8 <MX_FMC_Init+0x98>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8000e88:	4b0f      	ldr	r3, [pc, #60]	@ (8000ec8 <MX_FMC_Init+0x98>)
 8000e8a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000e8e:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8000e90:	2302      	movs	r3, #2
 8000e92:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8000e94:	2307      	movs	r3, #7
 8000e96:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8000e98:	2304      	movs	r3, #4
 8000e9a:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8000e9c:	2307      	movs	r3, #7
 8000e9e:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8000ea0:	2303      	movs	r3, #3
 8000ea2:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8000ea4:	2302      	movs	r3, #2
 8000ea6:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8000ea8:	2302      	movs	r3, #2
 8000eaa:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8000eac:	1d3b      	adds	r3, r7, #4
 8000eae:	4619      	mov	r1, r3
 8000eb0:	4805      	ldr	r0, [pc, #20]	@ (8000ec8 <MX_FMC_Init+0x98>)
 8000eb2:	f006 f8c1 	bl	8007038 <HAL_SDRAM_Init>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d001      	beq.n	8000ec0 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8000ebc:	f000 f92a 	bl	8001114 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8000ec0:	bf00      	nop
 8000ec2:	3720      	adds	r7, #32
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	20000364 	.word	0x20000364
 8000ecc:	a0000140 	.word	0xa0000140

08000ed0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b08e      	sub	sp, #56	@ 0x38
 8000ed4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ed6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000eda:	2200      	movs	r2, #0
 8000edc:	601a      	str	r2, [r3, #0]
 8000ede:	605a      	str	r2, [r3, #4]
 8000ee0:	609a      	str	r2, [r3, #8]
 8000ee2:	60da      	str	r2, [r3, #12]
 8000ee4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	623b      	str	r3, [r7, #32]
 8000eea:	4b7b      	ldr	r3, [pc, #492]	@ (80010d8 <MX_GPIO_Init+0x208>)
 8000eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eee:	4a7a      	ldr	r2, [pc, #488]	@ (80010d8 <MX_GPIO_Init+0x208>)
 8000ef0:	f043 0310 	orr.w	r3, r3, #16
 8000ef4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ef6:	4b78      	ldr	r3, [pc, #480]	@ (80010d8 <MX_GPIO_Init+0x208>)
 8000ef8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000efa:	f003 0310 	and.w	r3, r3, #16
 8000efe:	623b      	str	r3, [r7, #32]
 8000f00:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f02:	2300      	movs	r3, #0
 8000f04:	61fb      	str	r3, [r7, #28]
 8000f06:	4b74      	ldr	r3, [pc, #464]	@ (80010d8 <MX_GPIO_Init+0x208>)
 8000f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0a:	4a73      	ldr	r2, [pc, #460]	@ (80010d8 <MX_GPIO_Init+0x208>)
 8000f0c:	f043 0304 	orr.w	r3, r3, #4
 8000f10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f12:	4b71      	ldr	r3, [pc, #452]	@ (80010d8 <MX_GPIO_Init+0x208>)
 8000f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f16:	f003 0304 	and.w	r3, r3, #4
 8000f1a:	61fb      	str	r3, [r7, #28]
 8000f1c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f1e:	2300      	movs	r3, #0
 8000f20:	61bb      	str	r3, [r7, #24]
 8000f22:	4b6d      	ldr	r3, [pc, #436]	@ (80010d8 <MX_GPIO_Init+0x208>)
 8000f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f26:	4a6c      	ldr	r2, [pc, #432]	@ (80010d8 <MX_GPIO_Init+0x208>)
 8000f28:	f043 0320 	orr.w	r3, r3, #32
 8000f2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f2e:	4b6a      	ldr	r3, [pc, #424]	@ (80010d8 <MX_GPIO_Init+0x208>)
 8000f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f32:	f003 0320 	and.w	r3, r3, #32
 8000f36:	61bb      	str	r3, [r7, #24]
 8000f38:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	617b      	str	r3, [r7, #20]
 8000f3e:	4b66      	ldr	r3, [pc, #408]	@ (80010d8 <MX_GPIO_Init+0x208>)
 8000f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f42:	4a65      	ldr	r2, [pc, #404]	@ (80010d8 <MX_GPIO_Init+0x208>)
 8000f44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f4a:	4b63      	ldr	r3, [pc, #396]	@ (80010d8 <MX_GPIO_Init+0x208>)
 8000f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f52:	617b      	str	r3, [r7, #20]
 8000f54:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f56:	2300      	movs	r3, #0
 8000f58:	613b      	str	r3, [r7, #16]
 8000f5a:	4b5f      	ldr	r3, [pc, #380]	@ (80010d8 <MX_GPIO_Init+0x208>)
 8000f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f5e:	4a5e      	ldr	r2, [pc, #376]	@ (80010d8 <MX_GPIO_Init+0x208>)
 8000f60:	f043 0301 	orr.w	r3, r3, #1
 8000f64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f66:	4b5c      	ldr	r3, [pc, #368]	@ (80010d8 <MX_GPIO_Init+0x208>)
 8000f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f6a:	f003 0301 	and.w	r3, r3, #1
 8000f6e:	613b      	str	r3, [r7, #16]
 8000f70:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f72:	2300      	movs	r3, #0
 8000f74:	60fb      	str	r3, [r7, #12]
 8000f76:	4b58      	ldr	r3, [pc, #352]	@ (80010d8 <MX_GPIO_Init+0x208>)
 8000f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f7a:	4a57      	ldr	r2, [pc, #348]	@ (80010d8 <MX_GPIO_Init+0x208>)
 8000f7c:	f043 0302 	orr.w	r3, r3, #2
 8000f80:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f82:	4b55      	ldr	r3, [pc, #340]	@ (80010d8 <MX_GPIO_Init+0x208>)
 8000f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f86:	f003 0302 	and.w	r3, r3, #2
 8000f8a:	60fb      	str	r3, [r7, #12]
 8000f8c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f8e:	2300      	movs	r3, #0
 8000f90:	60bb      	str	r3, [r7, #8]
 8000f92:	4b51      	ldr	r3, [pc, #324]	@ (80010d8 <MX_GPIO_Init+0x208>)
 8000f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f96:	4a50      	ldr	r2, [pc, #320]	@ (80010d8 <MX_GPIO_Init+0x208>)
 8000f98:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f9e:	4b4e      	ldr	r3, [pc, #312]	@ (80010d8 <MX_GPIO_Init+0x208>)
 8000fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fa2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000fa6:	60bb      	str	r3, [r7, #8]
 8000fa8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000faa:	2300      	movs	r3, #0
 8000fac:	607b      	str	r3, [r7, #4]
 8000fae:	4b4a      	ldr	r3, [pc, #296]	@ (80010d8 <MX_GPIO_Init+0x208>)
 8000fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fb2:	4a49      	ldr	r2, [pc, #292]	@ (80010d8 <MX_GPIO_Init+0x208>)
 8000fb4:	f043 0308 	orr.w	r3, r3, #8
 8000fb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fba:	4b47      	ldr	r3, [pc, #284]	@ (80010d8 <MX_GPIO_Init+0x208>)
 8000fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fbe:	f003 0308 	and.w	r3, r3, #8
 8000fc2:	607b      	str	r3, [r7, #4]
 8000fc4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Motor1_Pin|Motor2_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	2116      	movs	r1, #22
 8000fca:	4844      	ldr	r0, [pc, #272]	@ (80010dc <MX_GPIO_Init+0x20c>)
 8000fcc:	f001 fe34 	bl	8002c38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	2180      	movs	r1, #128	@ 0x80
 8000fd4:	4842      	ldr	r0, [pc, #264]	@ (80010e0 <MX_GPIO_Init+0x210>)
 8000fd6:	f001 fe2f 	bl	8002c38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8000fda:	2200      	movs	r2, #0
 8000fdc:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8000fe0:	4840      	ldr	r0, [pc, #256]	@ (80010e4 <MX_GPIO_Init+0x214>)
 8000fe2:	f001 fe29 	bl	8002c38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8000fec:	483e      	ldr	r0, [pc, #248]	@ (80010e8 <MX_GPIO_Init+0x218>)
 8000fee:	f001 fe23 	bl	8002c38 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Motor1_Pin Motor2_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = Motor1_Pin|Motor2_Pin|OTG_FS_PSO_Pin;
 8000ff2:	2316      	movs	r3, #22
 8000ff4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ffe:	2300      	movs	r3, #0
 8001000:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001002:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001006:	4619      	mov	r1, r3
 8001008:	4834      	ldr	r0, [pc, #208]	@ (80010dc <MX_GPIO_Init+0x20c>)
 800100a:	f001 fc69 	bl	80028e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 800100e:	f248 0307 	movw	r3, #32775	@ 0x8007
 8001012:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001014:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001018:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101a:	2300      	movs	r3, #0
 800101c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800101e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001022:	4619      	mov	r1, r3
 8001024:	482e      	ldr	r0, [pc, #184]	@ (80010e0 <MX_GPIO_Init+0x210>)
 8001026:	f001 fc5b 	bl	80028e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 800102a:	2380      	movs	r3, #128	@ 0x80
 800102c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800102e:	2301      	movs	r3, #1
 8001030:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001032:	2300      	movs	r3, #0
 8001034:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001036:	2300      	movs	r3, #0
 8001038:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 800103a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800103e:	4619      	mov	r1, r3
 8001040:	4827      	ldr	r0, [pc, #156]	@ (80010e0 <MX_GPIO_Init+0x210>)
 8001042:	f001 fc4d 	bl	80028e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8001046:	2320      	movs	r3, #32
 8001048:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800104a:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800104e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001050:	2300      	movs	r3, #0
 8001052:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8001054:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001058:	4619      	mov	r1, r3
 800105a:	4820      	ldr	r0, [pc, #128]	@ (80010dc <MX_GPIO_Init+0x20c>)
 800105c:	f001 fc40 	bl	80028e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001060:	2304      	movs	r3, #4
 8001062:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001064:	2300      	movs	r3, #0
 8001066:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001068:	2300      	movs	r3, #0
 800106a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800106c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001070:	4619      	mov	r1, r3
 8001072:	481e      	ldr	r0, [pc, #120]	@ (80010ec <MX_GPIO_Init+0x21c>)
 8001074:	f001 fc34 	bl	80028e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8001078:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800107c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800107e:	2300      	movs	r3, #0
 8001080:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001082:	2300      	movs	r3, #0
 8001084:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8001086:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800108a:	4619      	mov	r1, r3
 800108c:	4815      	ldr	r0, [pc, #84]	@ (80010e4 <MX_GPIO_Init+0x214>)
 800108e:	f001 fc27 	bl	80028e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8001092:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001096:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001098:	2301      	movs	r3, #1
 800109a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109c:	2300      	movs	r3, #0
 800109e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a0:	2300      	movs	r3, #0
 80010a2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010a8:	4619      	mov	r1, r3
 80010aa:	480e      	ldr	r0, [pc, #56]	@ (80010e4 <MX_GPIO_Init+0x214>)
 80010ac:	f001 fc18 	bl	80028e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 80010b0:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80010b4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010b6:	2301      	movs	r3, #1
 80010b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ba:	2300      	movs	r3, #0
 80010bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010be:	2300      	movs	r3, #0
 80010c0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80010c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010c6:	4619      	mov	r1, r3
 80010c8:	4807      	ldr	r0, [pc, #28]	@ (80010e8 <MX_GPIO_Init+0x218>)
 80010ca:	f001 fc09 	bl	80028e0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80010ce:	bf00      	nop
 80010d0:	3738      	adds	r7, #56	@ 0x38
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	40023800 	.word	0x40023800
 80010dc:	40020800 	.word	0x40020800
 80010e0:	40020000 	.word	0x40020000
 80010e4:	40020c00 	.word	0x40020c00
 80010e8:	40021800 	.word	0x40021800
 80010ec:	40020400 	.word	0x40020400

080010f0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4a04      	ldr	r2, [pc, #16]	@ (8001110 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80010fe:	4293      	cmp	r3, r2
 8001100:	d101      	bne.n	8001106 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001102:	f000 fe4d 	bl	8001da0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001106:	bf00      	nop
 8001108:	3708      	adds	r7, #8
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	40001000 	.word	0x40001000

08001114 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001114:	b480      	push	{r7}
 8001116:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001118:	b672      	cpsid	i
}
 800111a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800111c:	bf00      	nop
 800111e:	e7fd      	b.n	800111c <Error_Handler+0x8>

08001120 <Motor_Init>:

// Global variables
extern TIM_HandleTypeDef htim9;  // Assuming TIM9 for PWM

void Motor_Init(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);  // Start PWM on PE5
 8001124:	2100      	movs	r1, #0
 8001126:	4802      	ldr	r0, [pc, #8]	@ (8001130 <Motor_Init+0x10>)
 8001128:	f006 f952 	bl	80073d0 <HAL_TIM_PWM_Start>
}
 800112c:	bf00      	nop
 800112e:	bd80      	pop	{r7, pc}
 8001130:	200002d4 	.word	0x200002d4

08001134 <Motor_SetSpeed>:

void Motor_SetSpeed(uint16_t speed)
{
 8001134:	b480      	push	{r7}
 8001136:	b083      	sub	sp, #12
 8001138:	af00      	add	r7, sp, #0
 800113a:	4603      	mov	r3, r0
 800113c:	80fb      	strh	r3, [r7, #6]
    // Assuming 16-bit timer, adjust if different
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, speed);
 800113e:	4b05      	ldr	r3, [pc, #20]	@ (8001154 <Motor_SetSpeed+0x20>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	88fa      	ldrh	r2, [r7, #6]
 8001144:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001146:	bf00      	nop
 8001148:	370c      	adds	r7, #12
 800114a:	46bd      	mov	sp, r7
 800114c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001150:	4770      	bx	lr
 8001152:	bf00      	nop
 8001154:	200002d4 	.word	0x200002d4

08001158 <Motor_Forward>:

void Motor_Forward(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(Motor1_GPIO_Port, Motor1_Pin, GPIO_PIN_SET);
 800115c:	2201      	movs	r2, #1
 800115e:	2102      	movs	r1, #2
 8001160:	4804      	ldr	r0, [pc, #16]	@ (8001174 <Motor_Forward+0x1c>)
 8001162:	f001 fd69 	bl	8002c38 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Motor2_GPIO_Port, Motor2_Pin, GPIO_PIN_RESET);
 8001166:	2200      	movs	r2, #0
 8001168:	2104      	movs	r1, #4
 800116a:	4802      	ldr	r0, [pc, #8]	@ (8001174 <Motor_Forward+0x1c>)
 800116c:	f001 fd64 	bl	8002c38 <HAL_GPIO_WritePin>
}
 8001170:	bf00      	nop
 8001172:	bd80      	pop	{r7, pc}
 8001174:	40020800 	.word	0x40020800

08001178 <Motor_Stop>:
    HAL_GPIO_WritePin(Motor1_GPIO_Port, Motor1_Pin, GPIO_PIN_RESET);
    HAL_GPIO_WritePin(Motor2_GPIO_Port, Motor2_Pin, GPIO_PIN_SET);
}

void Motor_Stop(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(Motor1_GPIO_Port, Motor1_Pin, GPIO_PIN_RESET);
 800117c:	2200      	movs	r2, #0
 800117e:	2102      	movs	r1, #2
 8001180:	4804      	ldr	r0, [pc, #16]	@ (8001194 <Motor_Stop+0x1c>)
 8001182:	f001 fd59 	bl	8002c38 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Motor2_GPIO_Port, Motor2_Pin, GPIO_PIN_RESET);
 8001186:	2200      	movs	r2, #0
 8001188:	2104      	movs	r1, #4
 800118a:	4802      	ldr	r0, [pc, #8]	@ (8001194 <Motor_Stop+0x1c>)
 800118c:	f001 fd54 	bl	8002c38 <HAL_GPIO_WritePin>
}
 8001190:	bf00      	nop
 8001192:	bd80      	pop	{r7, pc}
 8001194:	40020800 	.word	0x40020800

08001198 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800119e:	2300      	movs	r3, #0
 80011a0:	607b      	str	r3, [r7, #4]
 80011a2:	4b12      	ldr	r3, [pc, #72]	@ (80011ec <HAL_MspInit+0x54>)
 80011a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011a6:	4a11      	ldr	r2, [pc, #68]	@ (80011ec <HAL_MspInit+0x54>)
 80011a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80011ae:	4b0f      	ldr	r3, [pc, #60]	@ (80011ec <HAL_MspInit+0x54>)
 80011b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011b6:	607b      	str	r3, [r7, #4]
 80011b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011ba:	2300      	movs	r3, #0
 80011bc:	603b      	str	r3, [r7, #0]
 80011be:	4b0b      	ldr	r3, [pc, #44]	@ (80011ec <HAL_MspInit+0x54>)
 80011c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011c2:	4a0a      	ldr	r2, [pc, #40]	@ (80011ec <HAL_MspInit+0x54>)
 80011c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80011ca:	4b08      	ldr	r3, [pc, #32]	@ (80011ec <HAL_MspInit+0x54>)
 80011cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011d2:	603b      	str	r3, [r7, #0]
 80011d4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80011d6:	2200      	movs	r2, #0
 80011d8:	210f      	movs	r1, #15
 80011da:	f06f 0001 	mvn.w	r0, #1
 80011de:	f001 f94d 	bl	800247c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011e2:	bf00      	nop
 80011e4:	3708      	adds	r7, #8
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	40023800 	.word	0x40023800

080011f0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b08a      	sub	sp, #40	@ 0x28
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f8:	f107 0314 	add.w	r3, r7, #20
 80011fc:	2200      	movs	r2, #0
 80011fe:	601a      	str	r2, [r3, #0]
 8001200:	605a      	str	r2, [r3, #4]
 8001202:	609a      	str	r2, [r3, #8]
 8001204:	60da      	str	r2, [r3, #12]
 8001206:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	4a17      	ldr	r2, [pc, #92]	@ (800126c <HAL_ADC_MspInit+0x7c>)
 800120e:	4293      	cmp	r3, r2
 8001210:	d127      	bne.n	8001262 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001212:	2300      	movs	r3, #0
 8001214:	613b      	str	r3, [r7, #16]
 8001216:	4b16      	ldr	r3, [pc, #88]	@ (8001270 <HAL_ADC_MspInit+0x80>)
 8001218:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800121a:	4a15      	ldr	r2, [pc, #84]	@ (8001270 <HAL_ADC_MspInit+0x80>)
 800121c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001220:	6453      	str	r3, [r2, #68]	@ 0x44
 8001222:	4b13      	ldr	r3, [pc, #76]	@ (8001270 <HAL_ADC_MspInit+0x80>)
 8001224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001226:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800122a:	613b      	str	r3, [r7, #16]
 800122c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800122e:	2300      	movs	r3, #0
 8001230:	60fb      	str	r3, [r7, #12]
 8001232:	4b0f      	ldr	r3, [pc, #60]	@ (8001270 <HAL_ADC_MspInit+0x80>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001236:	4a0e      	ldr	r2, [pc, #56]	@ (8001270 <HAL_ADC_MspInit+0x80>)
 8001238:	f043 0301 	orr.w	r3, r3, #1
 800123c:	6313      	str	r3, [r2, #48]	@ 0x30
 800123e:	4b0c      	ldr	r3, [pc, #48]	@ (8001270 <HAL_ADC_MspInit+0x80>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001242:	f003 0301 	and.w	r3, r3, #1
 8001246:	60fb      	str	r3, [r7, #12]
 8001248:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800124a:	2320      	movs	r3, #32
 800124c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800124e:	2303      	movs	r3, #3
 8001250:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001252:	2300      	movs	r3, #0
 8001254:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001256:	f107 0314 	add.w	r3, r7, #20
 800125a:	4619      	mov	r1, r3
 800125c:	4805      	ldr	r0, [pc, #20]	@ (8001274 <HAL_ADC_MspInit+0x84>)
 800125e:	f001 fb3f 	bl	80028e0 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001262:	bf00      	nop
 8001264:	3728      	adds	r7, #40	@ 0x28
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	40012000 	.word	0x40012000
 8001270:	40023800 	.word	0x40023800
 8001274:	40020000 	.word	0x40020000

08001278 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001278:	b480      	push	{r7}
 800127a:	b085      	sub	sp, #20
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4a0b      	ldr	r2, [pc, #44]	@ (80012b4 <HAL_CRC_MspInit+0x3c>)
 8001286:	4293      	cmp	r3, r2
 8001288:	d10d      	bne.n	80012a6 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800128a:	2300      	movs	r3, #0
 800128c:	60fb      	str	r3, [r7, #12]
 800128e:	4b0a      	ldr	r3, [pc, #40]	@ (80012b8 <HAL_CRC_MspInit+0x40>)
 8001290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001292:	4a09      	ldr	r2, [pc, #36]	@ (80012b8 <HAL_CRC_MspInit+0x40>)
 8001294:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001298:	6313      	str	r3, [r2, #48]	@ 0x30
 800129a:	4b07      	ldr	r3, [pc, #28]	@ (80012b8 <HAL_CRC_MspInit+0x40>)
 800129c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800129e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80012a2:	60fb      	str	r3, [r7, #12]
 80012a4:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END CRC_MspInit 1 */

  }

}
 80012a6:	bf00      	nop
 80012a8:	3714      	adds	r7, #20
 80012aa:	46bd      	mov	sp, r7
 80012ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop
 80012b4:	40023000 	.word	0x40023000
 80012b8:	40023800 	.word	0x40023800

080012bc <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b084      	sub	sp, #16
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a0e      	ldr	r2, [pc, #56]	@ (8001304 <HAL_DMA2D_MspInit+0x48>)
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d115      	bne.n	80012fa <HAL_DMA2D_MspInit+0x3e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 80012ce:	2300      	movs	r3, #0
 80012d0:	60fb      	str	r3, [r7, #12]
 80012d2:	4b0d      	ldr	r3, [pc, #52]	@ (8001308 <HAL_DMA2D_MspInit+0x4c>)
 80012d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d6:	4a0c      	ldr	r2, [pc, #48]	@ (8001308 <HAL_DMA2D_MspInit+0x4c>)
 80012d8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80012dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80012de:	4b0a      	ldr	r3, [pc, #40]	@ (8001308 <HAL_DMA2D_MspInit+0x4c>)
 80012e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80012e6:	60fb      	str	r3, [r7, #12]
 80012e8:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 80012ea:	2200      	movs	r2, #0
 80012ec:	2105      	movs	r1, #5
 80012ee:	205a      	movs	r0, #90	@ 0x5a
 80012f0:	f001 f8c4 	bl	800247c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 80012f4:	205a      	movs	r0, #90	@ 0x5a
 80012f6:	f001 f8dd 	bl	80024b4 <HAL_NVIC_EnableIRQ>

  /* USER CODE END DMA2D_MspInit 1 */

  }

}
 80012fa:	bf00      	nop
 80012fc:	3710      	adds	r7, #16
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	4002b000 	.word	0x4002b000
 8001308:	40023800 	.word	0x40023800

0800130c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b08a      	sub	sp, #40	@ 0x28
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001314:	f107 0314 	add.w	r3, r7, #20
 8001318:	2200      	movs	r2, #0
 800131a:	601a      	str	r2, [r3, #0]
 800131c:	605a      	str	r2, [r3, #4]
 800131e:	609a      	str	r2, [r3, #8]
 8001320:	60da      	str	r2, [r3, #12]
 8001322:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a29      	ldr	r2, [pc, #164]	@ (80013d0 <HAL_I2C_MspInit+0xc4>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d14b      	bne.n	80013c6 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800132e:	2300      	movs	r3, #0
 8001330:	613b      	str	r3, [r7, #16]
 8001332:	4b28      	ldr	r3, [pc, #160]	@ (80013d4 <HAL_I2C_MspInit+0xc8>)
 8001334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001336:	4a27      	ldr	r2, [pc, #156]	@ (80013d4 <HAL_I2C_MspInit+0xc8>)
 8001338:	f043 0304 	orr.w	r3, r3, #4
 800133c:	6313      	str	r3, [r2, #48]	@ 0x30
 800133e:	4b25      	ldr	r3, [pc, #148]	@ (80013d4 <HAL_I2C_MspInit+0xc8>)
 8001340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001342:	f003 0304 	and.w	r3, r3, #4
 8001346:	613b      	str	r3, [r7, #16]
 8001348:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800134a:	2300      	movs	r3, #0
 800134c:	60fb      	str	r3, [r7, #12]
 800134e:	4b21      	ldr	r3, [pc, #132]	@ (80013d4 <HAL_I2C_MspInit+0xc8>)
 8001350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001352:	4a20      	ldr	r2, [pc, #128]	@ (80013d4 <HAL_I2C_MspInit+0xc8>)
 8001354:	f043 0301 	orr.w	r3, r3, #1
 8001358:	6313      	str	r3, [r2, #48]	@ 0x30
 800135a:	4b1e      	ldr	r3, [pc, #120]	@ (80013d4 <HAL_I2C_MspInit+0xc8>)
 800135c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800135e:	f003 0301 	and.w	r3, r3, #1
 8001362:	60fb      	str	r3, [r7, #12]
 8001364:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8001366:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800136a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800136c:	2312      	movs	r3, #18
 800136e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001370:	2301      	movs	r3, #1
 8001372:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001374:	2300      	movs	r3, #0
 8001376:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001378:	2304      	movs	r3, #4
 800137a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 800137c:	f107 0314 	add.w	r3, r7, #20
 8001380:	4619      	mov	r1, r3
 8001382:	4815      	ldr	r0, [pc, #84]	@ (80013d8 <HAL_I2C_MspInit+0xcc>)
 8001384:	f001 faac 	bl	80028e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8001388:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800138c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800138e:	2312      	movs	r3, #18
 8001390:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001392:	2301      	movs	r3, #1
 8001394:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001396:	2300      	movs	r3, #0
 8001398:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800139a:	2304      	movs	r3, #4
 800139c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 800139e:	f107 0314 	add.w	r3, r7, #20
 80013a2:	4619      	mov	r1, r3
 80013a4:	480d      	ldr	r0, [pc, #52]	@ (80013dc <HAL_I2C_MspInit+0xd0>)
 80013a6:	f001 fa9b 	bl	80028e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80013aa:	2300      	movs	r3, #0
 80013ac:	60bb      	str	r3, [r7, #8]
 80013ae:	4b09      	ldr	r3, [pc, #36]	@ (80013d4 <HAL_I2C_MspInit+0xc8>)
 80013b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013b2:	4a08      	ldr	r2, [pc, #32]	@ (80013d4 <HAL_I2C_MspInit+0xc8>)
 80013b4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80013b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80013ba:	4b06      	ldr	r3, [pc, #24]	@ (80013d4 <HAL_I2C_MspInit+0xc8>)
 80013bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80013c2:	60bb      	str	r3, [r7, #8]
 80013c4:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C3_MspInit 1 */

  }

}
 80013c6:	bf00      	nop
 80013c8:	3728      	adds	r7, #40	@ 0x28
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	40005c00 	.word	0x40005c00
 80013d4:	40023800 	.word	0x40023800
 80013d8:	40020800 	.word	0x40020800
 80013dc:	40020000 	.word	0x40020000

080013e0 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b09a      	sub	sp, #104	@ 0x68
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80013ec:	2200      	movs	r2, #0
 80013ee:	601a      	str	r2, [r3, #0]
 80013f0:	605a      	str	r2, [r3, #4]
 80013f2:	609a      	str	r2, [r3, #8]
 80013f4:	60da      	str	r2, [r3, #12]
 80013f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80013f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013fc:	2230      	movs	r2, #48	@ 0x30
 80013fe:	2100      	movs	r1, #0
 8001400:	4618      	mov	r0, r3
 8001402:	f009 fc5d 	bl	800acc0 <memset>
  if(hltdc->Instance==LTDC)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	4a85      	ldr	r2, [pc, #532]	@ (8001620 <HAL_LTDC_MspInit+0x240>)
 800140c:	4293      	cmp	r3, r2
 800140e:	f040 8102 	bne.w	8001616 <HAL_LTDC_MspInit+0x236>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001412:	2308      	movs	r3, #8
 8001414:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 8001416:	2332      	movs	r3, #50	@ 0x32
 8001418:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 800141a:	2302      	movs	r3, #2
 800141c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 800141e:	2300      	movs	r3, #0
 8001420:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001422:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001426:	4618      	mov	r0, r3
 8001428:	f005 f8c6 	bl	80065b8 <HAL_RCCEx_PeriphCLKConfig>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <HAL_LTDC_MspInit+0x56>
    {
      Error_Handler();
 8001432:	f7ff fe6f 	bl	8001114 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8001436:	2300      	movs	r3, #0
 8001438:	623b      	str	r3, [r7, #32]
 800143a:	4b7a      	ldr	r3, [pc, #488]	@ (8001624 <HAL_LTDC_MspInit+0x244>)
 800143c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800143e:	4a79      	ldr	r2, [pc, #484]	@ (8001624 <HAL_LTDC_MspInit+0x244>)
 8001440:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001444:	6453      	str	r3, [r2, #68]	@ 0x44
 8001446:	4b77      	ldr	r3, [pc, #476]	@ (8001624 <HAL_LTDC_MspInit+0x244>)
 8001448:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800144a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800144e:	623b      	str	r3, [r7, #32]
 8001450:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001452:	2300      	movs	r3, #0
 8001454:	61fb      	str	r3, [r7, #28]
 8001456:	4b73      	ldr	r3, [pc, #460]	@ (8001624 <HAL_LTDC_MspInit+0x244>)
 8001458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800145a:	4a72      	ldr	r2, [pc, #456]	@ (8001624 <HAL_LTDC_MspInit+0x244>)
 800145c:	f043 0320 	orr.w	r3, r3, #32
 8001460:	6313      	str	r3, [r2, #48]	@ 0x30
 8001462:	4b70      	ldr	r3, [pc, #448]	@ (8001624 <HAL_LTDC_MspInit+0x244>)
 8001464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001466:	f003 0320 	and.w	r3, r3, #32
 800146a:	61fb      	str	r3, [r7, #28]
 800146c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800146e:	2300      	movs	r3, #0
 8001470:	61bb      	str	r3, [r7, #24]
 8001472:	4b6c      	ldr	r3, [pc, #432]	@ (8001624 <HAL_LTDC_MspInit+0x244>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001476:	4a6b      	ldr	r2, [pc, #428]	@ (8001624 <HAL_LTDC_MspInit+0x244>)
 8001478:	f043 0301 	orr.w	r3, r3, #1
 800147c:	6313      	str	r3, [r2, #48]	@ 0x30
 800147e:	4b69      	ldr	r3, [pc, #420]	@ (8001624 <HAL_LTDC_MspInit+0x244>)
 8001480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001482:	f003 0301 	and.w	r3, r3, #1
 8001486:	61bb      	str	r3, [r7, #24]
 8001488:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800148a:	2300      	movs	r3, #0
 800148c:	617b      	str	r3, [r7, #20]
 800148e:	4b65      	ldr	r3, [pc, #404]	@ (8001624 <HAL_LTDC_MspInit+0x244>)
 8001490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001492:	4a64      	ldr	r2, [pc, #400]	@ (8001624 <HAL_LTDC_MspInit+0x244>)
 8001494:	f043 0302 	orr.w	r3, r3, #2
 8001498:	6313      	str	r3, [r2, #48]	@ 0x30
 800149a:	4b62      	ldr	r3, [pc, #392]	@ (8001624 <HAL_LTDC_MspInit+0x244>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800149e:	f003 0302 	and.w	r3, r3, #2
 80014a2:	617b      	str	r3, [r7, #20]
 80014a4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80014a6:	2300      	movs	r3, #0
 80014a8:	613b      	str	r3, [r7, #16]
 80014aa:	4b5e      	ldr	r3, [pc, #376]	@ (8001624 <HAL_LTDC_MspInit+0x244>)
 80014ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ae:	4a5d      	ldr	r2, [pc, #372]	@ (8001624 <HAL_LTDC_MspInit+0x244>)
 80014b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80014b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014b6:	4b5b      	ldr	r3, [pc, #364]	@ (8001624 <HAL_LTDC_MspInit+0x244>)
 80014b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80014be:	613b      	str	r3, [r7, #16]
 80014c0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014c2:	2300      	movs	r3, #0
 80014c4:	60fb      	str	r3, [r7, #12]
 80014c6:	4b57      	ldr	r3, [pc, #348]	@ (8001624 <HAL_LTDC_MspInit+0x244>)
 80014c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ca:	4a56      	ldr	r2, [pc, #344]	@ (8001624 <HAL_LTDC_MspInit+0x244>)
 80014cc:	f043 0304 	orr.w	r3, r3, #4
 80014d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014d2:	4b54      	ldr	r3, [pc, #336]	@ (8001624 <HAL_LTDC_MspInit+0x244>)
 80014d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d6:	f003 0304 	and.w	r3, r3, #4
 80014da:	60fb      	str	r3, [r7, #12]
 80014dc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80014de:	2300      	movs	r3, #0
 80014e0:	60bb      	str	r3, [r7, #8]
 80014e2:	4b50      	ldr	r3, [pc, #320]	@ (8001624 <HAL_LTDC_MspInit+0x244>)
 80014e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e6:	4a4f      	ldr	r2, [pc, #316]	@ (8001624 <HAL_LTDC_MspInit+0x244>)
 80014e8:	f043 0308 	orr.w	r3, r3, #8
 80014ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ee:	4b4d      	ldr	r3, [pc, #308]	@ (8001624 <HAL_LTDC_MspInit+0x244>)
 80014f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f2:	f003 0308 	and.w	r3, r3, #8
 80014f6:	60bb      	str	r3, [r7, #8]
 80014f8:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 80014fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80014fe:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001500:	2302      	movs	r3, #2
 8001502:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001504:	2300      	movs	r3, #0
 8001506:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001508:	2300      	movs	r3, #0
 800150a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800150c:	230e      	movs	r3, #14
 800150e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8001510:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001514:	4619      	mov	r1, r3
 8001516:	4844      	ldr	r0, [pc, #272]	@ (8001628 <HAL_LTDC_MspInit+0x248>)
 8001518:	f001 f9e2 	bl	80028e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 800151c:	f641 0358 	movw	r3, #6232	@ 0x1858
 8001520:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001522:	2302      	movs	r3, #2
 8001524:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001526:	2300      	movs	r3, #0
 8001528:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800152a:	2300      	movs	r3, #0
 800152c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800152e:	230e      	movs	r3, #14
 8001530:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001532:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001536:	4619      	mov	r1, r3
 8001538:	483c      	ldr	r0, [pc, #240]	@ (800162c <HAL_LTDC_MspInit+0x24c>)
 800153a:	f001 f9d1 	bl	80028e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 800153e:	2303      	movs	r3, #3
 8001540:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001542:	2302      	movs	r3, #2
 8001544:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001546:	2300      	movs	r3, #0
 8001548:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800154a:	2300      	movs	r3, #0
 800154c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800154e:	2309      	movs	r3, #9
 8001550:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001552:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001556:	4619      	mov	r1, r3
 8001558:	4835      	ldr	r0, [pc, #212]	@ (8001630 <HAL_LTDC_MspInit+0x250>)
 800155a:	f001 f9c1 	bl	80028e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 800155e:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001562:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001564:	2302      	movs	r3, #2
 8001566:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001568:	2300      	movs	r3, #0
 800156a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800156c:	2300      	movs	r3, #0
 800156e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001570:	230e      	movs	r3, #14
 8001572:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001574:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001578:	4619      	mov	r1, r3
 800157a:	482d      	ldr	r0, [pc, #180]	@ (8001630 <HAL_LTDC_MspInit+0x250>)
 800157c:	f001 f9b0 	bl	80028e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8001580:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8001584:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001586:	2302      	movs	r3, #2
 8001588:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158a:	2300      	movs	r3, #0
 800158c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800158e:	2300      	movs	r3, #0
 8001590:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001592:	230e      	movs	r3, #14
 8001594:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001596:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800159a:	4619      	mov	r1, r3
 800159c:	4825      	ldr	r0, [pc, #148]	@ (8001634 <HAL_LTDC_MspInit+0x254>)
 800159e:	f001 f99f 	bl	80028e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 80015a2:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 80015a6:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015a8:	2302      	movs	r3, #2
 80015aa:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ac:	2300      	movs	r3, #0
 80015ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b0:	2300      	movs	r3, #0
 80015b2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80015b4:	230e      	movs	r3, #14
 80015b6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015b8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80015bc:	4619      	mov	r1, r3
 80015be:	481e      	ldr	r0, [pc, #120]	@ (8001638 <HAL_LTDC_MspInit+0x258>)
 80015c0:	f001 f98e 	bl	80028e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 80015c4:	2348      	movs	r3, #72	@ 0x48
 80015c6:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015c8:	2302      	movs	r3, #2
 80015ca:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015cc:	2300      	movs	r3, #0
 80015ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d0:	2300      	movs	r3, #0
 80015d2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80015d4:	230e      	movs	r3, #14
 80015d6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015d8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80015dc:	4619      	mov	r1, r3
 80015de:	4817      	ldr	r0, [pc, #92]	@ (800163c <HAL_LTDC_MspInit+0x25c>)
 80015e0:	f001 f97e 	bl	80028e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 80015e4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80015e8:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ea:	2302      	movs	r3, #2
 80015ec:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ee:	2300      	movs	r3, #0
 80015f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f2:	2300      	movs	r3, #0
 80015f4:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80015f6:	2309      	movs	r3, #9
 80015f8:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80015fa:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80015fe:	4619      	mov	r1, r3
 8001600:	480c      	ldr	r0, [pc, #48]	@ (8001634 <HAL_LTDC_MspInit+0x254>)
 8001602:	f001 f96d 	bl	80028e0 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8001606:	2200      	movs	r2, #0
 8001608:	2105      	movs	r1, #5
 800160a:	2058      	movs	r0, #88	@ 0x58
 800160c:	f000 ff36 	bl	800247c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8001610:	2058      	movs	r0, #88	@ 0x58
 8001612:	f000 ff4f 	bl	80024b4 <HAL_NVIC_EnableIRQ>

  /* USER CODE END LTDC_MspInit 1 */

  }

}
 8001616:	bf00      	nop
 8001618:	3768      	adds	r7, #104	@ 0x68
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	40016800 	.word	0x40016800
 8001624:	40023800 	.word	0x40023800
 8001628:	40021400 	.word	0x40021400
 800162c:	40020000 	.word	0x40020000
 8001630:	40020400 	.word	0x40020400
 8001634:	40021800 	.word	0x40021800
 8001638:	40020800 	.word	0x40020800
 800163c:	40020c00 	.word	0x40020c00

08001640 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b08e      	sub	sp, #56	@ 0x38
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001648:	f107 0308 	add.w	r3, r7, #8
 800164c:	2230      	movs	r2, #48	@ 0x30
 800164e:	2100      	movs	r1, #0
 8001650:	4618      	mov	r0, r3
 8001652:	f009 fb35 	bl	800acc0 <memset>
  if(hrtc->Instance==RTC)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4a10      	ldr	r2, [pc, #64]	@ (800169c <HAL_RTC_MspInit+0x5c>)
 800165c:	4293      	cmp	r3, r2
 800165e:	d119      	bne.n	8001694 <HAL_RTC_MspInit+0x54>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001660:	2320      	movs	r3, #32
 8001662:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001664:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001668:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800166a:	f107 0308 	add.w	r3, r7, #8
 800166e:	4618      	mov	r0, r3
 8001670:	f004 ffa2 	bl	80065b8 <HAL_RCCEx_PeriphCLKConfig>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d001      	beq.n	800167e <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 800167a:	f7ff fd4b 	bl	8001114 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800167e:	4b08      	ldr	r3, [pc, #32]	@ (80016a0 <HAL_RTC_MspInit+0x60>)
 8001680:	2201      	movs	r2, #1
 8001682:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 5, 0);
 8001684:	2200      	movs	r2, #0
 8001686:	2105      	movs	r1, #5
 8001688:	2003      	movs	r0, #3
 800168a:	f000 fef7 	bl	800247c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 800168e:	2003      	movs	r0, #3
 8001690:	f000 ff10 	bl	80024b4 <HAL_NVIC_EnableIRQ>

  /* USER CODE END RTC_MspInit 1 */

  }

}
 8001694:	bf00      	nop
 8001696:	3738      	adds	r7, #56	@ 0x38
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	40002800 	.word	0x40002800
 80016a0:	42470e3c 	.word	0x42470e3c

080016a4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b08a      	sub	sp, #40	@ 0x28
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ac:	f107 0314 	add.w	r3, r7, #20
 80016b0:	2200      	movs	r2, #0
 80016b2:	601a      	str	r2, [r3, #0]
 80016b4:	605a      	str	r2, [r3, #4]
 80016b6:	609a      	str	r2, [r3, #8]
 80016b8:	60da      	str	r2, [r3, #12]
 80016ba:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4a19      	ldr	r2, [pc, #100]	@ (8001728 <HAL_SPI_MspInit+0x84>)
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d12c      	bne.n	8001720 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 80016c6:	2300      	movs	r3, #0
 80016c8:	613b      	str	r3, [r7, #16]
 80016ca:	4b18      	ldr	r3, [pc, #96]	@ (800172c <HAL_SPI_MspInit+0x88>)
 80016cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ce:	4a17      	ldr	r2, [pc, #92]	@ (800172c <HAL_SPI_MspInit+0x88>)
 80016d0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80016d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80016d6:	4b15      	ldr	r3, [pc, #84]	@ (800172c <HAL_SPI_MspInit+0x88>)
 80016d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80016de:	613b      	str	r3, [r7, #16]
 80016e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80016e2:	2300      	movs	r3, #0
 80016e4:	60fb      	str	r3, [r7, #12]
 80016e6:	4b11      	ldr	r3, [pc, #68]	@ (800172c <HAL_SPI_MspInit+0x88>)
 80016e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ea:	4a10      	ldr	r2, [pc, #64]	@ (800172c <HAL_SPI_MspInit+0x88>)
 80016ec:	f043 0320 	orr.w	r3, r3, #32
 80016f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016f2:	4b0e      	ldr	r3, [pc, #56]	@ (800172c <HAL_SPI_MspInit+0x88>)
 80016f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016f6:	f003 0320 	and.w	r3, r3, #32
 80016fa:	60fb      	str	r3, [r7, #12]
 80016fc:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 80016fe:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001702:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001704:	2302      	movs	r3, #2
 8001706:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001708:	2300      	movs	r3, #0
 800170a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800170c:	2300      	movs	r3, #0
 800170e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001710:	2305      	movs	r3, #5
 8001712:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001714:	f107 0314 	add.w	r3, r7, #20
 8001718:	4619      	mov	r1, r3
 800171a:	4805      	ldr	r0, [pc, #20]	@ (8001730 <HAL_SPI_MspInit+0x8c>)
 800171c:	f001 f8e0 	bl	80028e0 <HAL_GPIO_Init>

  /* USER CODE END SPI5_MspInit 1 */

  }

}
 8001720:	bf00      	nop
 8001722:	3728      	adds	r7, #40	@ 0x28
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	40015000 	.word	0x40015000
 800172c:	40023800 	.word	0x40023800
 8001730:	40021400 	.word	0x40021400

08001734 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001734:	b480      	push	{r7}
 8001736:	b085      	sub	sp, #20
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a0b      	ldr	r2, [pc, #44]	@ (8001770 <HAL_TIM_Base_MspInit+0x3c>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d10d      	bne.n	8001762 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001746:	2300      	movs	r3, #0
 8001748:	60fb      	str	r3, [r7, #12]
 800174a:	4b0a      	ldr	r3, [pc, #40]	@ (8001774 <HAL_TIM_Base_MspInit+0x40>)
 800174c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800174e:	4a09      	ldr	r2, [pc, #36]	@ (8001774 <HAL_TIM_Base_MspInit+0x40>)
 8001750:	f043 0301 	orr.w	r3, r3, #1
 8001754:	6453      	str	r3, [r2, #68]	@ 0x44
 8001756:	4b07      	ldr	r3, [pc, #28]	@ (8001774 <HAL_TIM_Base_MspInit+0x40>)
 8001758:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800175a:	f003 0301 	and.w	r3, r3, #1
 800175e:	60fb      	str	r3, [r7, #12]
 8001760:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001762:	bf00      	nop
 8001764:	3714      	adds	r7, #20
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr
 800176e:	bf00      	nop
 8001770:	40010000 	.word	0x40010000
 8001774:	40023800 	.word	0x40023800

08001778 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001778:	b480      	push	{r7}
 800177a:	b085      	sub	sp, #20
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM9)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a0b      	ldr	r2, [pc, #44]	@ (80017b4 <HAL_TIM_PWM_MspInit+0x3c>)
 8001786:	4293      	cmp	r3, r2
 8001788:	d10d      	bne.n	80017a6 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM9_MspInit 0 */

  /* USER CODE END TIM9_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 800178a:	2300      	movs	r3, #0
 800178c:	60fb      	str	r3, [r7, #12]
 800178e:	4b0a      	ldr	r3, [pc, #40]	@ (80017b8 <HAL_TIM_PWM_MspInit+0x40>)
 8001790:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001792:	4a09      	ldr	r2, [pc, #36]	@ (80017b8 <HAL_TIM_PWM_MspInit+0x40>)
 8001794:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001798:	6453      	str	r3, [r2, #68]	@ 0x44
 800179a:	4b07      	ldr	r3, [pc, #28]	@ (80017b8 <HAL_TIM_PWM_MspInit+0x40>)
 800179c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800179e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017a2:	60fb      	str	r3, [r7, #12]
 80017a4:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM9_MspInit 1 */

  }

}
 80017a6:	bf00      	nop
 80017a8:	3714      	adds	r7, #20
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	40014000 	.word	0x40014000
 80017b8:	40023800 	.word	0x40023800

080017bc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b088      	sub	sp, #32
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c4:	f107 030c 	add.w	r3, r7, #12
 80017c8:	2200      	movs	r2, #0
 80017ca:	601a      	str	r2, [r3, #0]
 80017cc:	605a      	str	r2, [r3, #4]
 80017ce:	609a      	str	r2, [r3, #8]
 80017d0:	60da      	str	r2, [r3, #12]
 80017d2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM9)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a12      	ldr	r2, [pc, #72]	@ (8001824 <HAL_TIM_MspPostInit+0x68>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d11d      	bne.n	800181a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM9_MspPostInit 0 */

  /* USER CODE END TIM9_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80017de:	2300      	movs	r3, #0
 80017e0:	60bb      	str	r3, [r7, #8]
 80017e2:	4b11      	ldr	r3, [pc, #68]	@ (8001828 <HAL_TIM_MspPostInit+0x6c>)
 80017e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e6:	4a10      	ldr	r2, [pc, #64]	@ (8001828 <HAL_TIM_MspPostInit+0x6c>)
 80017e8:	f043 0310 	orr.w	r3, r3, #16
 80017ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001828 <HAL_TIM_MspPostInit+0x6c>)
 80017f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017f2:	f003 0310 	and.w	r3, r3, #16
 80017f6:	60bb      	str	r3, [r7, #8]
 80017f8:	68bb      	ldr	r3, [r7, #8]
    /**TIM9 GPIO Configuration
    PE5     ------> TIM9_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80017fa:	2320      	movs	r3, #32
 80017fc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017fe:	2302      	movs	r3, #2
 8001800:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001802:	2300      	movs	r3, #0
 8001804:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001806:	2300      	movs	r3, #0
 8001808:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 800180a:	2303      	movs	r3, #3
 800180c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800180e:	f107 030c 	add.w	r3, r7, #12
 8001812:	4619      	mov	r1, r3
 8001814:	4805      	ldr	r0, [pc, #20]	@ (800182c <HAL_TIM_MspPostInit+0x70>)
 8001816:	f001 f863 	bl	80028e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 800181a:	bf00      	nop
 800181c:	3720      	adds	r7, #32
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	40014000 	.word	0x40014000
 8001828:	40023800 	.word	0x40023800
 800182c:	40021000 	.word	0x40021000

08001830 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b08a      	sub	sp, #40	@ 0x28
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001838:	f107 0314 	add.w	r3, r7, #20
 800183c:	2200      	movs	r2, #0
 800183e:	601a      	str	r2, [r3, #0]
 8001840:	605a      	str	r2, [r3, #4]
 8001842:	609a      	str	r2, [r3, #8]
 8001844:	60da      	str	r2, [r3, #12]
 8001846:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a19      	ldr	r2, [pc, #100]	@ (80018b4 <HAL_UART_MspInit+0x84>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d12c      	bne.n	80018ac <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001852:	2300      	movs	r3, #0
 8001854:	613b      	str	r3, [r7, #16]
 8001856:	4b18      	ldr	r3, [pc, #96]	@ (80018b8 <HAL_UART_MspInit+0x88>)
 8001858:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800185a:	4a17      	ldr	r2, [pc, #92]	@ (80018b8 <HAL_UART_MspInit+0x88>)
 800185c:	f043 0310 	orr.w	r3, r3, #16
 8001860:	6453      	str	r3, [r2, #68]	@ 0x44
 8001862:	4b15      	ldr	r3, [pc, #84]	@ (80018b8 <HAL_UART_MspInit+0x88>)
 8001864:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001866:	f003 0310 	and.w	r3, r3, #16
 800186a:	613b      	str	r3, [r7, #16]
 800186c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800186e:	2300      	movs	r3, #0
 8001870:	60fb      	str	r3, [r7, #12]
 8001872:	4b11      	ldr	r3, [pc, #68]	@ (80018b8 <HAL_UART_MspInit+0x88>)
 8001874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001876:	4a10      	ldr	r2, [pc, #64]	@ (80018b8 <HAL_UART_MspInit+0x88>)
 8001878:	f043 0301 	orr.w	r3, r3, #1
 800187c:	6313      	str	r3, [r2, #48]	@ 0x30
 800187e:	4b0e      	ldr	r3, [pc, #56]	@ (80018b8 <HAL_UART_MspInit+0x88>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001882:	f003 0301 	and.w	r3, r3, #1
 8001886:	60fb      	str	r3, [r7, #12]
 8001888:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800188a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800188e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001890:	2302      	movs	r3, #2
 8001892:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001894:	2300      	movs	r3, #0
 8001896:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001898:	2303      	movs	r3, #3
 800189a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800189c:	2307      	movs	r3, #7
 800189e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018a0:	f107 0314 	add.w	r3, r7, #20
 80018a4:	4619      	mov	r1, r3
 80018a6:	4805      	ldr	r0, [pc, #20]	@ (80018bc <HAL_UART_MspInit+0x8c>)
 80018a8:	f001 f81a 	bl	80028e0 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80018ac:	bf00      	nop
 80018ae:	3728      	adds	r7, #40	@ 0x28
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	40011000 	.word	0x40011000
 80018b8:	40023800 	.word	0x40023800
 80018bc:	40020000 	.word	0x40020000

080018c0 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b086      	sub	sp, #24
 80018c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80018c6:	1d3b      	adds	r3, r7, #4
 80018c8:	2200      	movs	r2, #0
 80018ca:	601a      	str	r2, [r3, #0]
 80018cc:	605a      	str	r2, [r3, #4]
 80018ce:	609a      	str	r2, [r3, #8]
 80018d0:	60da      	str	r2, [r3, #12]
 80018d2:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80018d4:	4b3b      	ldr	r3, [pc, #236]	@ (80019c4 <HAL_FMC_MspInit+0x104>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d16f      	bne.n	80019bc <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 80018dc:	4b39      	ldr	r3, [pc, #228]	@ (80019c4 <HAL_FMC_MspInit+0x104>)
 80018de:	2201      	movs	r2, #1
 80018e0:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80018e2:	2300      	movs	r3, #0
 80018e4:	603b      	str	r3, [r7, #0]
 80018e6:	4b38      	ldr	r3, [pc, #224]	@ (80019c8 <HAL_FMC_MspInit+0x108>)
 80018e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018ea:	4a37      	ldr	r2, [pc, #220]	@ (80019c8 <HAL_FMC_MspInit+0x108>)
 80018ec:	f043 0301 	orr.w	r3, r3, #1
 80018f0:	6393      	str	r3, [r2, #56]	@ 0x38
 80018f2:	4b35      	ldr	r3, [pc, #212]	@ (80019c8 <HAL_FMC_MspInit+0x108>)
 80018f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018f6:	f003 0301 	and.w	r3, r3, #1
 80018fa:	603b      	str	r3, [r7, #0]
 80018fc:	683b      	ldr	r3, [r7, #0]
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 80018fe:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8001902:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001904:	2302      	movs	r3, #2
 8001906:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001908:	2300      	movs	r3, #0
 800190a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800190c:	2303      	movs	r3, #3
 800190e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001910:	230c      	movs	r3, #12
 8001912:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001914:	1d3b      	adds	r3, r7, #4
 8001916:	4619      	mov	r1, r3
 8001918:	482c      	ldr	r0, [pc, #176]	@ (80019cc <HAL_FMC_MspInit+0x10c>)
 800191a:	f000 ffe1 	bl	80028e0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDNWE_Pin;
 800191e:	2301      	movs	r3, #1
 8001920:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001922:	2302      	movs	r3, #2
 8001924:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001926:	2300      	movs	r3, #0
 8001928:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800192a:	2303      	movs	r3, #3
 800192c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800192e:	230c      	movs	r3, #12
 8001930:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8001932:	1d3b      	adds	r3, r7, #4
 8001934:	4619      	mov	r1, r3
 8001936:	4826      	ldr	r0, [pc, #152]	@ (80019d0 <HAL_FMC_MspInit+0x110>)
 8001938:	f000 ffd2 	bl	80028e0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 800193c:	f248 1333 	movw	r3, #33075	@ 0x8133
 8001940:	607b      	str	r3, [r7, #4]
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001942:	2302      	movs	r3, #2
 8001944:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001946:	2300      	movs	r3, #0
 8001948:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800194a:	2303      	movs	r3, #3
 800194c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800194e:	230c      	movs	r3, #12
 8001950:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001952:	1d3b      	adds	r3, r7, #4
 8001954:	4619      	mov	r1, r3
 8001956:	481f      	ldr	r0, [pc, #124]	@ (80019d4 <HAL_FMC_MspInit+0x114>)
 8001958:	f000 ffc2 	bl	80028e0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 800195c:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8001960:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001962:	2302      	movs	r3, #2
 8001964:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001966:	2300      	movs	r3, #0
 8001968:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800196a:	2303      	movs	r3, #3
 800196c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800196e:	230c      	movs	r3, #12
 8001970:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001972:	1d3b      	adds	r3, r7, #4
 8001974:	4619      	mov	r1, r3
 8001976:	4818      	ldr	r0, [pc, #96]	@ (80019d8 <HAL_FMC_MspInit+0x118>)
 8001978:	f000 ffb2 	bl	80028e0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 800197c:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8001980:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001982:	2302      	movs	r3, #2
 8001984:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001986:	2300      	movs	r3, #0
 8001988:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800198a:	2303      	movs	r3, #3
 800198c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800198e:	230c      	movs	r3, #12
 8001990:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001992:	1d3b      	adds	r3, r7, #4
 8001994:	4619      	mov	r1, r3
 8001996:	4811      	ldr	r0, [pc, #68]	@ (80019dc <HAL_FMC_MspInit+0x11c>)
 8001998:	f000 ffa2 	bl	80028e0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 800199c:	2360      	movs	r3, #96	@ 0x60
 800199e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019a0:	2302      	movs	r3, #2
 80019a2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a4:	2300      	movs	r3, #0
 80019a6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019a8:	2303      	movs	r3, #3
 80019aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80019ac:	230c      	movs	r3, #12
 80019ae:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019b0:	1d3b      	adds	r3, r7, #4
 80019b2:	4619      	mov	r1, r3
 80019b4:	480a      	ldr	r0, [pc, #40]	@ (80019e0 <HAL_FMC_MspInit+0x120>)
 80019b6:	f000 ff93 	bl	80028e0 <HAL_GPIO_Init>
 80019ba:	e000      	b.n	80019be <HAL_FMC_MspInit+0xfe>
    return;
 80019bc:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80019be:	3718      	adds	r7, #24
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	20000398 	.word	0x20000398
 80019c8:	40023800 	.word	0x40023800
 80019cc:	40021400 	.word	0x40021400
 80019d0:	40020800 	.word	0x40020800
 80019d4:	40021800 	.word	0x40021800
 80019d8:	40021000 	.word	0x40021000
 80019dc:	40020c00 	.word	0x40020c00
 80019e0:	40020400 	.word	0x40020400

080019e4 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80019ec:	f7ff ff68 	bl	80018c0 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 80019f0:	bf00      	nop
 80019f2:	3708      	adds	r7, #8
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}

080019f8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b08e      	sub	sp, #56	@ 0x38
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001a00:	2300      	movs	r3, #0
 8001a02:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001a04:	2300      	movs	r3, #0
 8001a06:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001a08:	2300      	movs	r3, #0
 8001a0a:	60fb      	str	r3, [r7, #12]
 8001a0c:	4b33      	ldr	r3, [pc, #204]	@ (8001adc <HAL_InitTick+0xe4>)
 8001a0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a10:	4a32      	ldr	r2, [pc, #200]	@ (8001adc <HAL_InitTick+0xe4>)
 8001a12:	f043 0310 	orr.w	r3, r3, #16
 8001a16:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a18:	4b30      	ldr	r3, [pc, #192]	@ (8001adc <HAL_InitTick+0xe4>)
 8001a1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a1c:	f003 0310 	and.w	r3, r3, #16
 8001a20:	60fb      	str	r3, [r7, #12]
 8001a22:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001a24:	f107 0210 	add.w	r2, r7, #16
 8001a28:	f107 0314 	add.w	r3, r7, #20
 8001a2c:	4611      	mov	r1, r2
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f004 fd90 	bl	8006554 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001a34:	6a3b      	ldr	r3, [r7, #32]
 8001a36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001a38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d103      	bne.n	8001a46 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001a3e:	f004 fd61 	bl	8006504 <HAL_RCC_GetPCLK1Freq>
 8001a42:	6378      	str	r0, [r7, #52]	@ 0x34
 8001a44:	e004      	b.n	8001a50 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001a46:	f004 fd5d 	bl	8006504 <HAL_RCC_GetPCLK1Freq>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	005b      	lsls	r3, r3, #1
 8001a4e:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001a50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a52:	4a23      	ldr	r2, [pc, #140]	@ (8001ae0 <HAL_InitTick+0xe8>)
 8001a54:	fba2 2303 	umull	r2, r3, r2, r3
 8001a58:	0c9b      	lsrs	r3, r3, #18
 8001a5a:	3b01      	subs	r3, #1
 8001a5c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001a5e:	4b21      	ldr	r3, [pc, #132]	@ (8001ae4 <HAL_InitTick+0xec>)
 8001a60:	4a21      	ldr	r2, [pc, #132]	@ (8001ae8 <HAL_InitTick+0xf0>)
 8001a62:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001a64:	4b1f      	ldr	r3, [pc, #124]	@ (8001ae4 <HAL_InitTick+0xec>)
 8001a66:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001a6a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001a6c:	4a1d      	ldr	r2, [pc, #116]	@ (8001ae4 <HAL_InitTick+0xec>)
 8001a6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a70:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001a72:	4b1c      	ldr	r3, [pc, #112]	@ (8001ae4 <HAL_InitTick+0xec>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a78:	4b1a      	ldr	r3, [pc, #104]	@ (8001ae4 <HAL_InitTick+0xec>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a7e:	4b19      	ldr	r3, [pc, #100]	@ (8001ae4 <HAL_InitTick+0xec>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001a84:	4817      	ldr	r0, [pc, #92]	@ (8001ae4 <HAL_InitTick+0xec>)
 8001a86:	f005 fb94 	bl	80071b2 <HAL_TIM_Base_Init>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001a90:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d11b      	bne.n	8001ad0 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001a98:	4812      	ldr	r0, [pc, #72]	@ (8001ae4 <HAL_InitTick+0xec>)
 8001a9a:	f005 fbd9 	bl	8007250 <HAL_TIM_Base_Start_IT>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001aa4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d111      	bne.n	8001ad0 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001aac:	2036      	movs	r0, #54	@ 0x36
 8001aae:	f000 fd01 	bl	80024b4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2b0f      	cmp	r3, #15
 8001ab6:	d808      	bhi.n	8001aca <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001ab8:	2200      	movs	r2, #0
 8001aba:	6879      	ldr	r1, [r7, #4]
 8001abc:	2036      	movs	r0, #54	@ 0x36
 8001abe:	f000 fcdd 	bl	800247c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ac2:	4a0a      	ldr	r2, [pc, #40]	@ (8001aec <HAL_InitTick+0xf4>)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6013      	str	r3, [r2, #0]
 8001ac8:	e002      	b.n	8001ad0 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
 8001acc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001ad0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	3738      	adds	r7, #56	@ 0x38
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	40023800 	.word	0x40023800
 8001ae0:	431bde83 	.word	0x431bde83
 8001ae4:	2000039c 	.word	0x2000039c
 8001ae8:	40001000 	.word	0x40001000
 8001aec:	20000004 	.word	0x20000004

08001af0 <HAL_SuspendTick>:
  * @note   Disable the tick increment by disabling TIM6 update interrupt.
  * @param  None
  * @retval None
  */
void HAL_SuspendTick(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  /* Disable TIM6 update Interrupt */
  __HAL_TIM_DISABLE_IT(&htim6, TIM_IT_UPDATE);
 8001af4:	4b06      	ldr	r3, [pc, #24]	@ (8001b10 <HAL_SuspendTick+0x20>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	68da      	ldr	r2, [r3, #12]
 8001afa:	4b05      	ldr	r3, [pc, #20]	@ (8001b10 <HAL_SuspendTick+0x20>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f022 0201 	bic.w	r2, r2, #1
 8001b02:	60da      	str	r2, [r3, #12]
}
 8001b04:	bf00      	nop
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop
 8001b10:	2000039c 	.word	0x2000039c

08001b14 <HAL_ResumeTick>:
  * @note   Enable the tick increment by Enabling TIM6 update interrupt.
  * @param  None
  * @retval None
  */
void HAL_ResumeTick(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  /* Enable TIM6 Update interrupt */
  __HAL_TIM_ENABLE_IT(&htim6, TIM_IT_UPDATE);
 8001b18:	4b06      	ldr	r3, [pc, #24]	@ (8001b34 <HAL_ResumeTick+0x20>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	68da      	ldr	r2, [r3, #12]
 8001b1e:	4b05      	ldr	r3, [pc, #20]	@ (8001b34 <HAL_ResumeTick+0x20>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f042 0201 	orr.w	r2, r2, #1
 8001b26:	60da      	str	r2, [r3, #12]
}
 8001b28:	bf00      	nop
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop
 8001b34:	2000039c 	.word	0x2000039c

08001b38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b3c:	bf00      	nop
 8001b3e:	e7fd      	b.n	8001b3c <NMI_Handler+0x4>

08001b40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b44:	bf00      	nop
 8001b46:	e7fd      	b.n	8001b44 <HardFault_Handler+0x4>

08001b48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b4c:	bf00      	nop
 8001b4e:	e7fd      	b.n	8001b4c <MemManage_Handler+0x4>

08001b50 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b54:	bf00      	nop
 8001b56:	e7fd      	b.n	8001b54 <BusFault_Handler+0x4>

08001b58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b5c:	bf00      	nop
 8001b5e:	e7fd      	b.n	8001b5c <UsageFault_Handler+0x4>

08001b60 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b64:	bf00      	nop
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr
	...

08001b70 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 22.
  */
void RTC_WKUP_IRQHandler(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8001b74:	4802      	ldr	r0, [pc, #8]	@ (8001b80 <RTC_WKUP_IRQHandler+0x10>)
 8001b76:	f005 fa3b 	bl	8006ff0 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8001b7a:	bf00      	nop
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	20000214 	.word	0x20000214

08001b84 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001b88:	4802      	ldr	r0, [pc, #8]	@ (8001b94 <TIM6_DAC_IRQHandler+0x10>)
 8001b8a:	f005 fce9 	bl	8007560 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001b8e:	bf00      	nop
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	2000039c 	.word	0x2000039c

08001b98 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 8001b9c:	4802      	ldr	r0, [pc, #8]	@ (8001ba8 <OTG_HS_IRQHandler+0x10>)
 8001b9e:	f001 f864 	bl	8002c6a <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8001ba2:	bf00      	nop
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	200004d8 	.word	0x200004d8

08001bac <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8001bb0:	4802      	ldr	r0, [pc, #8]	@ (8001bbc <LTDC_IRQHandler+0x10>)
 8001bb2:	f003 fd7f 	bl	80056b4 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8001bb6:	bf00      	nop
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	2000016c 	.word	0x2000016c

08001bc0 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8001bc4:	4802      	ldr	r0, [pc, #8]	@ (8001bd0 <DMA2D_IRQHandler+0x10>)
 8001bc6:	f000 fce8 	bl	800259a <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8001bca:	bf00      	nop
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	2000012c 	.word	0x2000012c

08001bd4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b086      	sub	sp, #24
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	60f8      	str	r0, [r7, #12]
 8001bdc:	60b9      	str	r1, [r7, #8]
 8001bde:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001be0:	2300      	movs	r3, #0
 8001be2:	617b      	str	r3, [r7, #20]
 8001be4:	e00a      	b.n	8001bfc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001be6:	f3af 8000 	nop.w
 8001bea:	4601      	mov	r1, r0
 8001bec:	68bb      	ldr	r3, [r7, #8]
 8001bee:	1c5a      	adds	r2, r3, #1
 8001bf0:	60ba      	str	r2, [r7, #8]
 8001bf2:	b2ca      	uxtb	r2, r1
 8001bf4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bf6:	697b      	ldr	r3, [r7, #20]
 8001bf8:	3301      	adds	r3, #1
 8001bfa:	617b      	str	r3, [r7, #20]
 8001bfc:	697a      	ldr	r2, [r7, #20]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	429a      	cmp	r2, r3
 8001c02:	dbf0      	blt.n	8001be6 <_read+0x12>
  }

  return len;
 8001c04:	687b      	ldr	r3, [r7, #4]
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	3718      	adds	r7, #24
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}

08001c0e <_close>:
  }
  return len;
}

int _close(int file)
{
 8001c0e:	b480      	push	{r7}
 8001c10:	b083      	sub	sp, #12
 8001c12:	af00      	add	r7, sp, #0
 8001c14:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c16:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	370c      	adds	r7, #12
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr

08001c26 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c26:	b480      	push	{r7}
 8001c28:	b083      	sub	sp, #12
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	6078      	str	r0, [r7, #4]
 8001c2e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c36:	605a      	str	r2, [r3, #4]
  return 0;
 8001c38:	2300      	movs	r3, #0
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	370c      	adds	r7, #12
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr

08001c46 <_isatty>:

int _isatty(int file)
{
 8001c46:	b480      	push	{r7}
 8001c48:	b083      	sub	sp, #12
 8001c4a:	af00      	add	r7, sp, #0
 8001c4c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c4e:	2301      	movs	r3, #1
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	370c      	adds	r7, #12
 8001c54:	46bd      	mov	sp, r7
 8001c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5a:	4770      	bx	lr

08001c5c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b085      	sub	sp, #20
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	60f8      	str	r0, [r7, #12]
 8001c64:	60b9      	str	r1, [r7, #8]
 8001c66:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c68:	2300      	movs	r3, #0
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	3714      	adds	r7, #20
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr
	...

08001c78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b086      	sub	sp, #24
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c80:	4a14      	ldr	r2, [pc, #80]	@ (8001cd4 <_sbrk+0x5c>)
 8001c82:	4b15      	ldr	r3, [pc, #84]	@ (8001cd8 <_sbrk+0x60>)
 8001c84:	1ad3      	subs	r3, r2, r3
 8001c86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c8c:	4b13      	ldr	r3, [pc, #76]	@ (8001cdc <_sbrk+0x64>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d102      	bne.n	8001c9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c94:	4b11      	ldr	r3, [pc, #68]	@ (8001cdc <_sbrk+0x64>)
 8001c96:	4a12      	ldr	r2, [pc, #72]	@ (8001ce0 <_sbrk+0x68>)
 8001c98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c9a:	4b10      	ldr	r3, [pc, #64]	@ (8001cdc <_sbrk+0x64>)
 8001c9c:	681a      	ldr	r2, [r3, #0]
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	4413      	add	r3, r2
 8001ca2:	693a      	ldr	r2, [r7, #16]
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	d207      	bcs.n	8001cb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ca8:	f009 f868 	bl	800ad7c <__errno>
 8001cac:	4603      	mov	r3, r0
 8001cae:	220c      	movs	r2, #12
 8001cb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cb2:	f04f 33ff 	mov.w	r3, #4294967295
 8001cb6:	e009      	b.n	8001ccc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001cb8:	4b08      	ldr	r3, [pc, #32]	@ (8001cdc <_sbrk+0x64>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cbe:	4b07      	ldr	r3, [pc, #28]	@ (8001cdc <_sbrk+0x64>)
 8001cc0:	681a      	ldr	r2, [r3, #0]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	4413      	add	r3, r2
 8001cc6:	4a05      	ldr	r2, [pc, #20]	@ (8001cdc <_sbrk+0x64>)
 8001cc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cca:	68fb      	ldr	r3, [r7, #12]
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	3718      	adds	r7, #24
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd80      	pop	{r7, pc}
 8001cd4:	20030000 	.word	0x20030000
 8001cd8:	00000400 	.word	0x00000400
 8001cdc:	200003e4 	.word	0x200003e4
 8001ce0:	20000a08 	.word	0x20000a08

08001ce4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ce8:	4b06      	ldr	r3, [pc, #24]	@ (8001d04 <SystemInit+0x20>)
 8001cea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001cee:	4a05      	ldr	r2, [pc, #20]	@ (8001d04 <SystemInit+0x20>)
 8001cf0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001cf4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cf8:	bf00      	nop
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr
 8001d02:	bf00      	nop
 8001d04:	e000ed00 	.word	0xe000ed00

08001d08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001d08:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d40 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001d0c:	f7ff ffea 	bl	8001ce4 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d10:	480c      	ldr	r0, [pc, #48]	@ (8001d44 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d12:	490d      	ldr	r1, [pc, #52]	@ (8001d48 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d14:	4a0d      	ldr	r2, [pc, #52]	@ (8001d4c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d18:	e002      	b.n	8001d20 <LoopCopyDataInit>

08001d1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d1e:	3304      	adds	r3, #4

08001d20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d24:	d3f9      	bcc.n	8001d1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d26:	4a0a      	ldr	r2, [pc, #40]	@ (8001d50 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d28:	4c0a      	ldr	r4, [pc, #40]	@ (8001d54 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d2c:	e001      	b.n	8001d32 <LoopFillZerobss>

08001d2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d30:	3204      	adds	r2, #4

08001d32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d34:	d3fb      	bcc.n	8001d2e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001d36:	f009 f827 	bl	800ad88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d3a:	f7fe fd69 	bl	8000810 <main>
  bx  lr    
 8001d3e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001d40:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001d44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d48:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001d4c:	0800b7d0 	.word	0x0800b7d0
  ldr r2, =_sbss
 8001d50:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001d54:	20000a04 	.word	0x20000a04

08001d58 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d58:	e7fe      	b.n	8001d58 <ADC_IRQHandler>
	...

08001d5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d60:	4b0e      	ldr	r3, [pc, #56]	@ (8001d9c <HAL_Init+0x40>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a0d      	ldr	r2, [pc, #52]	@ (8001d9c <HAL_Init+0x40>)
 8001d66:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d6a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d6c:	4b0b      	ldr	r3, [pc, #44]	@ (8001d9c <HAL_Init+0x40>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a0a      	ldr	r2, [pc, #40]	@ (8001d9c <HAL_Init+0x40>)
 8001d72:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d76:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d78:	4b08      	ldr	r3, [pc, #32]	@ (8001d9c <HAL_Init+0x40>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a07      	ldr	r2, [pc, #28]	@ (8001d9c <HAL_Init+0x40>)
 8001d7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d82:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d84:	2003      	movs	r0, #3
 8001d86:	f000 fb6e 	bl	8002466 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d8a:	2000      	movs	r0, #0
 8001d8c:	f7ff fe34 	bl	80019f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d90:	f7ff fa02 	bl	8001198 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d94:	2300      	movs	r3, #0
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	40023c00 	.word	0x40023c00

08001da0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001da4:	4b06      	ldr	r3, [pc, #24]	@ (8001dc0 <HAL_IncTick+0x20>)
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	461a      	mov	r2, r3
 8001daa:	4b06      	ldr	r3, [pc, #24]	@ (8001dc4 <HAL_IncTick+0x24>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	4413      	add	r3, r2
 8001db0:	4a04      	ldr	r2, [pc, #16]	@ (8001dc4 <HAL_IncTick+0x24>)
 8001db2:	6013      	str	r3, [r2, #0]
}
 8001db4:	bf00      	nop
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr
 8001dbe:	bf00      	nop
 8001dc0:	20000008 	.word	0x20000008
 8001dc4:	200003e8 	.word	0x200003e8

08001dc8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	af00      	add	r7, sp, #0
  return uwTick;
 8001dcc:	4b03      	ldr	r3, [pc, #12]	@ (8001ddc <HAL_GetTick+0x14>)
 8001dce:	681b      	ldr	r3, [r3, #0]
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr
 8001dda:	bf00      	nop
 8001ddc:	200003e8 	.word	0x200003e8

08001de0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b084      	sub	sp, #16
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001de8:	f7ff ffee 	bl	8001dc8 <HAL_GetTick>
 8001dec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001df8:	d005      	beq.n	8001e06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001dfa:	4b0a      	ldr	r3, [pc, #40]	@ (8001e24 <HAL_Delay+0x44>)
 8001dfc:	781b      	ldrb	r3, [r3, #0]
 8001dfe:	461a      	mov	r2, r3
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	4413      	add	r3, r2
 8001e04:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e06:	bf00      	nop
 8001e08:	f7ff ffde 	bl	8001dc8 <HAL_GetTick>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	68bb      	ldr	r3, [r7, #8]
 8001e10:	1ad3      	subs	r3, r2, r3
 8001e12:	68fa      	ldr	r2, [r7, #12]
 8001e14:	429a      	cmp	r2, r3
 8001e16:	d8f7      	bhi.n	8001e08 <HAL_Delay+0x28>
  {
  }
}
 8001e18:	bf00      	nop
 8001e1a:	bf00      	nop
 8001e1c:	3710      	adds	r7, #16
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	20000008 	.word	0x20000008

08001e28 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b084      	sub	sp, #16
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e30:	2300      	movs	r3, #0
 8001e32:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d101      	bne.n	8001e3e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e033      	b.n	8001ea6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d109      	bne.n	8001e5a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e46:	6878      	ldr	r0, [r7, #4]
 8001e48:	f7ff f9d2 	bl	80011f0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2200      	movs	r2, #0
 8001e50:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2200      	movs	r2, #0
 8001e56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e5e:	f003 0310 	and.w	r3, r3, #16
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d118      	bne.n	8001e98 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e6a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001e6e:	f023 0302 	bic.w	r3, r3, #2
 8001e72:	f043 0202 	orr.w	r2, r3, #2
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001e7a:	6878      	ldr	r0, [r7, #4]
 8001e7c:	f000 f94a 	bl	8002114 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2200      	movs	r2, #0
 8001e84:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e8a:	f023 0303 	bic.w	r3, r3, #3
 8001e8e:	f043 0201 	orr.w	r2, r3, #1
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	641a      	str	r2, [r3, #64]	@ 0x40
 8001e96:	e001      	b.n	8001e9c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001ea4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3710      	adds	r7, #16
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
	...

08001eb0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b085      	sub	sp, #20
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
 8001eb8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ec4:	2b01      	cmp	r3, #1
 8001ec6:	d101      	bne.n	8001ecc <HAL_ADC_ConfigChannel+0x1c>
 8001ec8:	2302      	movs	r3, #2
 8001eca:	e113      	b.n	80020f4 <HAL_ADC_ConfigChannel+0x244>
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2201      	movs	r2, #1
 8001ed0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	2b09      	cmp	r3, #9
 8001eda:	d925      	bls.n	8001f28 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	68d9      	ldr	r1, [r3, #12]
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	b29b      	uxth	r3, r3
 8001ee8:	461a      	mov	r2, r3
 8001eea:	4613      	mov	r3, r2
 8001eec:	005b      	lsls	r3, r3, #1
 8001eee:	4413      	add	r3, r2
 8001ef0:	3b1e      	subs	r3, #30
 8001ef2:	2207      	movs	r2, #7
 8001ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef8:	43da      	mvns	r2, r3
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	400a      	ands	r2, r1
 8001f00:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	68d9      	ldr	r1, [r3, #12]
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	689a      	ldr	r2, [r3, #8]
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	b29b      	uxth	r3, r3
 8001f12:	4618      	mov	r0, r3
 8001f14:	4603      	mov	r3, r0
 8001f16:	005b      	lsls	r3, r3, #1
 8001f18:	4403      	add	r3, r0
 8001f1a:	3b1e      	subs	r3, #30
 8001f1c:	409a      	lsls	r2, r3
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	430a      	orrs	r2, r1
 8001f24:	60da      	str	r2, [r3, #12]
 8001f26:	e022      	b.n	8001f6e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	6919      	ldr	r1, [r3, #16]
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	b29b      	uxth	r3, r3
 8001f34:	461a      	mov	r2, r3
 8001f36:	4613      	mov	r3, r2
 8001f38:	005b      	lsls	r3, r3, #1
 8001f3a:	4413      	add	r3, r2
 8001f3c:	2207      	movs	r2, #7
 8001f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f42:	43da      	mvns	r2, r3
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	400a      	ands	r2, r1
 8001f4a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	6919      	ldr	r1, [r3, #16]
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	689a      	ldr	r2, [r3, #8]
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	b29b      	uxth	r3, r3
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	4603      	mov	r3, r0
 8001f60:	005b      	lsls	r3, r3, #1
 8001f62:	4403      	add	r3, r0
 8001f64:	409a      	lsls	r2, r3
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	430a      	orrs	r2, r1
 8001f6c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	2b06      	cmp	r3, #6
 8001f74:	d824      	bhi.n	8001fc0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	685a      	ldr	r2, [r3, #4]
 8001f80:	4613      	mov	r3, r2
 8001f82:	009b      	lsls	r3, r3, #2
 8001f84:	4413      	add	r3, r2
 8001f86:	3b05      	subs	r3, #5
 8001f88:	221f      	movs	r2, #31
 8001f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8e:	43da      	mvns	r2, r3
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	400a      	ands	r2, r1
 8001f96:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	b29b      	uxth	r3, r3
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	685a      	ldr	r2, [r3, #4]
 8001faa:	4613      	mov	r3, r2
 8001fac:	009b      	lsls	r3, r3, #2
 8001fae:	4413      	add	r3, r2
 8001fb0:	3b05      	subs	r3, #5
 8001fb2:	fa00 f203 	lsl.w	r2, r0, r3
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	430a      	orrs	r2, r1
 8001fbc:	635a      	str	r2, [r3, #52]	@ 0x34
 8001fbe:	e04c      	b.n	800205a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	2b0c      	cmp	r3, #12
 8001fc6:	d824      	bhi.n	8002012 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	685a      	ldr	r2, [r3, #4]
 8001fd2:	4613      	mov	r3, r2
 8001fd4:	009b      	lsls	r3, r3, #2
 8001fd6:	4413      	add	r3, r2
 8001fd8:	3b23      	subs	r3, #35	@ 0x23
 8001fda:	221f      	movs	r2, #31
 8001fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe0:	43da      	mvns	r2, r3
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	400a      	ands	r2, r1
 8001fe8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	b29b      	uxth	r3, r3
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	685a      	ldr	r2, [r3, #4]
 8001ffc:	4613      	mov	r3, r2
 8001ffe:	009b      	lsls	r3, r3, #2
 8002000:	4413      	add	r3, r2
 8002002:	3b23      	subs	r3, #35	@ 0x23
 8002004:	fa00 f203 	lsl.w	r2, r0, r3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	430a      	orrs	r2, r1
 800200e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002010:	e023      	b.n	800205a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	685a      	ldr	r2, [r3, #4]
 800201c:	4613      	mov	r3, r2
 800201e:	009b      	lsls	r3, r3, #2
 8002020:	4413      	add	r3, r2
 8002022:	3b41      	subs	r3, #65	@ 0x41
 8002024:	221f      	movs	r2, #31
 8002026:	fa02 f303 	lsl.w	r3, r2, r3
 800202a:	43da      	mvns	r2, r3
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	400a      	ands	r2, r1
 8002032:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	b29b      	uxth	r3, r3
 8002040:	4618      	mov	r0, r3
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	685a      	ldr	r2, [r3, #4]
 8002046:	4613      	mov	r3, r2
 8002048:	009b      	lsls	r3, r3, #2
 800204a:	4413      	add	r3, r2
 800204c:	3b41      	subs	r3, #65	@ 0x41
 800204e:	fa00 f203 	lsl.w	r2, r0, r3
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	430a      	orrs	r2, r1
 8002058:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800205a:	4b29      	ldr	r3, [pc, #164]	@ (8002100 <HAL_ADC_ConfigChannel+0x250>)
 800205c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4a28      	ldr	r2, [pc, #160]	@ (8002104 <HAL_ADC_ConfigChannel+0x254>)
 8002064:	4293      	cmp	r3, r2
 8002066:	d10f      	bne.n	8002088 <HAL_ADC_ConfigChannel+0x1d8>
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	2b12      	cmp	r3, #18
 800206e:	d10b      	bne.n	8002088 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a1d      	ldr	r2, [pc, #116]	@ (8002104 <HAL_ADC_ConfigChannel+0x254>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d12b      	bne.n	80020ea <HAL_ADC_ConfigChannel+0x23a>
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4a1c      	ldr	r2, [pc, #112]	@ (8002108 <HAL_ADC_ConfigChannel+0x258>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d003      	beq.n	80020a4 <HAL_ADC_ConfigChannel+0x1f4>
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	2b11      	cmp	r3, #17
 80020a2:	d122      	bne.n	80020ea <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a11      	ldr	r2, [pc, #68]	@ (8002108 <HAL_ADC_ConfigChannel+0x258>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d111      	bne.n	80020ea <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80020c6:	4b11      	ldr	r3, [pc, #68]	@ (800210c <HAL_ADC_ConfigChannel+0x25c>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4a11      	ldr	r2, [pc, #68]	@ (8002110 <HAL_ADC_ConfigChannel+0x260>)
 80020cc:	fba2 2303 	umull	r2, r3, r2, r3
 80020d0:	0c9a      	lsrs	r2, r3, #18
 80020d2:	4613      	mov	r3, r2
 80020d4:	009b      	lsls	r3, r3, #2
 80020d6:	4413      	add	r3, r2
 80020d8:	005b      	lsls	r3, r3, #1
 80020da:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80020dc:	e002      	b.n	80020e4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80020de:	68bb      	ldr	r3, [r7, #8]
 80020e0:	3b01      	subs	r3, #1
 80020e2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d1f9      	bne.n	80020de <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2200      	movs	r2, #0
 80020ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80020f2:	2300      	movs	r3, #0
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	3714      	adds	r7, #20
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr
 8002100:	40012300 	.word	0x40012300
 8002104:	40012000 	.word	0x40012000
 8002108:	10000012 	.word	0x10000012
 800210c:	20000000 	.word	0x20000000
 8002110:	431bde83 	.word	0x431bde83

08002114 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002114:	b480      	push	{r7}
 8002116:	b085      	sub	sp, #20
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800211c:	4b79      	ldr	r3, [pc, #484]	@ (8002304 <ADC_Init+0x1f0>)
 800211e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	685a      	ldr	r2, [r3, #4]
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	431a      	orrs	r2, r3
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	685a      	ldr	r2, [r3, #4]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002148:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	6859      	ldr	r1, [r3, #4]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	691b      	ldr	r3, [r3, #16]
 8002154:	021a      	lsls	r2, r3, #8
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	430a      	orrs	r2, r1
 800215c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	685a      	ldr	r2, [r3, #4]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800216c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	6859      	ldr	r1, [r3, #4]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	689a      	ldr	r2, [r3, #8]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	430a      	orrs	r2, r1
 800217e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	689a      	ldr	r2, [r3, #8]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800218e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	6899      	ldr	r1, [r3, #8]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	68da      	ldr	r2, [r3, #12]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	430a      	orrs	r2, r1
 80021a0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021a6:	4a58      	ldr	r2, [pc, #352]	@ (8002308 <ADC_Init+0x1f4>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d022      	beq.n	80021f2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	689a      	ldr	r2, [r3, #8]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80021ba:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	6899      	ldr	r1, [r3, #8]
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	430a      	orrs	r2, r1
 80021cc:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	689a      	ldr	r2, [r3, #8]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80021dc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	6899      	ldr	r1, [r3, #8]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	430a      	orrs	r2, r1
 80021ee:	609a      	str	r2, [r3, #8]
 80021f0:	e00f      	b.n	8002212 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	689a      	ldr	r2, [r3, #8]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002200:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	689a      	ldr	r2, [r3, #8]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002210:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	689a      	ldr	r2, [r3, #8]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f022 0202 	bic.w	r2, r2, #2
 8002220:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	6899      	ldr	r1, [r3, #8]
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	7e1b      	ldrb	r3, [r3, #24]
 800222c:	005a      	lsls	r2, r3, #1
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	430a      	orrs	r2, r1
 8002234:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	f893 3020 	ldrb.w	r3, [r3, #32]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d01b      	beq.n	8002278 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	685a      	ldr	r2, [r3, #4]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800224e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	685a      	ldr	r2, [r3, #4]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800225e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	6859      	ldr	r1, [r3, #4]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800226a:	3b01      	subs	r3, #1
 800226c:	035a      	lsls	r2, r3, #13
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	430a      	orrs	r2, r1
 8002274:	605a      	str	r2, [r3, #4]
 8002276:	e007      	b.n	8002288 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	685a      	ldr	r2, [r3, #4]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002286:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002296:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	69db      	ldr	r3, [r3, #28]
 80022a2:	3b01      	subs	r3, #1
 80022a4:	051a      	lsls	r2, r3, #20
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	430a      	orrs	r2, r1
 80022ac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	689a      	ldr	r2, [r3, #8]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80022bc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	6899      	ldr	r1, [r3, #8]
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80022ca:	025a      	lsls	r2, r3, #9
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	430a      	orrs	r2, r1
 80022d2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	689a      	ldr	r2, [r3, #8]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80022e2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	6899      	ldr	r1, [r3, #8]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	695b      	ldr	r3, [r3, #20]
 80022ee:	029a      	lsls	r2, r3, #10
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	430a      	orrs	r2, r1
 80022f6:	609a      	str	r2, [r3, #8]
}
 80022f8:	bf00      	nop
 80022fa:	3714      	adds	r7, #20
 80022fc:	46bd      	mov	sp, r7
 80022fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002302:	4770      	bx	lr
 8002304:	40012300 	.word	0x40012300
 8002308:	0f000001 	.word	0x0f000001

0800230c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800230c:	b480      	push	{r7}
 800230e:	b085      	sub	sp, #20
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	f003 0307 	and.w	r3, r3, #7
 800231a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800231c:	4b0c      	ldr	r3, [pc, #48]	@ (8002350 <__NVIC_SetPriorityGrouping+0x44>)
 800231e:	68db      	ldr	r3, [r3, #12]
 8002320:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002322:	68ba      	ldr	r2, [r7, #8]
 8002324:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002328:	4013      	ands	r3, r2
 800232a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002330:	68bb      	ldr	r3, [r7, #8]
 8002332:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002334:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002338:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800233c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800233e:	4a04      	ldr	r2, [pc, #16]	@ (8002350 <__NVIC_SetPriorityGrouping+0x44>)
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	60d3      	str	r3, [r2, #12]
}
 8002344:	bf00      	nop
 8002346:	3714      	adds	r7, #20
 8002348:	46bd      	mov	sp, r7
 800234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234e:	4770      	bx	lr
 8002350:	e000ed00 	.word	0xe000ed00

08002354 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002354:	b480      	push	{r7}
 8002356:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002358:	4b04      	ldr	r3, [pc, #16]	@ (800236c <__NVIC_GetPriorityGrouping+0x18>)
 800235a:	68db      	ldr	r3, [r3, #12]
 800235c:	0a1b      	lsrs	r3, r3, #8
 800235e:	f003 0307 	and.w	r3, r3, #7
}
 8002362:	4618      	mov	r0, r3
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr
 800236c:	e000ed00 	.word	0xe000ed00

08002370 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002370:	b480      	push	{r7}
 8002372:	b083      	sub	sp, #12
 8002374:	af00      	add	r7, sp, #0
 8002376:	4603      	mov	r3, r0
 8002378:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800237a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800237e:	2b00      	cmp	r3, #0
 8002380:	db0b      	blt.n	800239a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002382:	79fb      	ldrb	r3, [r7, #7]
 8002384:	f003 021f 	and.w	r2, r3, #31
 8002388:	4907      	ldr	r1, [pc, #28]	@ (80023a8 <__NVIC_EnableIRQ+0x38>)
 800238a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800238e:	095b      	lsrs	r3, r3, #5
 8002390:	2001      	movs	r0, #1
 8002392:	fa00 f202 	lsl.w	r2, r0, r2
 8002396:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800239a:	bf00      	nop
 800239c:	370c      	adds	r7, #12
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr
 80023a6:	bf00      	nop
 80023a8:	e000e100 	.word	0xe000e100

080023ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b083      	sub	sp, #12
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	4603      	mov	r3, r0
 80023b4:	6039      	str	r1, [r7, #0]
 80023b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	db0a      	blt.n	80023d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	b2da      	uxtb	r2, r3
 80023c4:	490c      	ldr	r1, [pc, #48]	@ (80023f8 <__NVIC_SetPriority+0x4c>)
 80023c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ca:	0112      	lsls	r2, r2, #4
 80023cc:	b2d2      	uxtb	r2, r2
 80023ce:	440b      	add	r3, r1
 80023d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023d4:	e00a      	b.n	80023ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	b2da      	uxtb	r2, r3
 80023da:	4908      	ldr	r1, [pc, #32]	@ (80023fc <__NVIC_SetPriority+0x50>)
 80023dc:	79fb      	ldrb	r3, [r7, #7]
 80023de:	f003 030f 	and.w	r3, r3, #15
 80023e2:	3b04      	subs	r3, #4
 80023e4:	0112      	lsls	r2, r2, #4
 80023e6:	b2d2      	uxtb	r2, r2
 80023e8:	440b      	add	r3, r1
 80023ea:	761a      	strb	r2, [r3, #24]
}
 80023ec:	bf00      	nop
 80023ee:	370c      	adds	r7, #12
 80023f0:	46bd      	mov	sp, r7
 80023f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f6:	4770      	bx	lr
 80023f8:	e000e100 	.word	0xe000e100
 80023fc:	e000ed00 	.word	0xe000ed00

08002400 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002400:	b480      	push	{r7}
 8002402:	b089      	sub	sp, #36	@ 0x24
 8002404:	af00      	add	r7, sp, #0
 8002406:	60f8      	str	r0, [r7, #12]
 8002408:	60b9      	str	r1, [r7, #8]
 800240a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	f003 0307 	and.w	r3, r3, #7
 8002412:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002414:	69fb      	ldr	r3, [r7, #28]
 8002416:	f1c3 0307 	rsb	r3, r3, #7
 800241a:	2b04      	cmp	r3, #4
 800241c:	bf28      	it	cs
 800241e:	2304      	movcs	r3, #4
 8002420:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002422:	69fb      	ldr	r3, [r7, #28]
 8002424:	3304      	adds	r3, #4
 8002426:	2b06      	cmp	r3, #6
 8002428:	d902      	bls.n	8002430 <NVIC_EncodePriority+0x30>
 800242a:	69fb      	ldr	r3, [r7, #28]
 800242c:	3b03      	subs	r3, #3
 800242e:	e000      	b.n	8002432 <NVIC_EncodePriority+0x32>
 8002430:	2300      	movs	r3, #0
 8002432:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002434:	f04f 32ff 	mov.w	r2, #4294967295
 8002438:	69bb      	ldr	r3, [r7, #24]
 800243a:	fa02 f303 	lsl.w	r3, r2, r3
 800243e:	43da      	mvns	r2, r3
 8002440:	68bb      	ldr	r3, [r7, #8]
 8002442:	401a      	ands	r2, r3
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002448:	f04f 31ff 	mov.w	r1, #4294967295
 800244c:	697b      	ldr	r3, [r7, #20]
 800244e:	fa01 f303 	lsl.w	r3, r1, r3
 8002452:	43d9      	mvns	r1, r3
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002458:	4313      	orrs	r3, r2
         );
}
 800245a:	4618      	mov	r0, r3
 800245c:	3724      	adds	r7, #36	@ 0x24
 800245e:	46bd      	mov	sp, r7
 8002460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002464:	4770      	bx	lr

08002466 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002466:	b580      	push	{r7, lr}
 8002468:	b082      	sub	sp, #8
 800246a:	af00      	add	r7, sp, #0
 800246c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800246e:	6878      	ldr	r0, [r7, #4]
 8002470:	f7ff ff4c 	bl	800230c <__NVIC_SetPriorityGrouping>
}
 8002474:	bf00      	nop
 8002476:	3708      	adds	r7, #8
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}

0800247c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800247c:	b580      	push	{r7, lr}
 800247e:	b086      	sub	sp, #24
 8002480:	af00      	add	r7, sp, #0
 8002482:	4603      	mov	r3, r0
 8002484:	60b9      	str	r1, [r7, #8]
 8002486:	607a      	str	r2, [r7, #4]
 8002488:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800248a:	2300      	movs	r3, #0
 800248c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800248e:	f7ff ff61 	bl	8002354 <__NVIC_GetPriorityGrouping>
 8002492:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002494:	687a      	ldr	r2, [r7, #4]
 8002496:	68b9      	ldr	r1, [r7, #8]
 8002498:	6978      	ldr	r0, [r7, #20]
 800249a:	f7ff ffb1 	bl	8002400 <NVIC_EncodePriority>
 800249e:	4602      	mov	r2, r0
 80024a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024a4:	4611      	mov	r1, r2
 80024a6:	4618      	mov	r0, r3
 80024a8:	f7ff ff80 	bl	80023ac <__NVIC_SetPriority>
}
 80024ac:	bf00      	nop
 80024ae:	3718      	adds	r7, #24
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}

080024b4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b082      	sub	sp, #8
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	4603      	mov	r3, r0
 80024bc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024c2:	4618      	mov	r0, r3
 80024c4:	f7ff ff54 	bl	8002370 <__NVIC_EnableIRQ>
}
 80024c8:	bf00      	nop
 80024ca:	3708      	adds	r7, #8
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}

080024d0 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b082      	sub	sp, #8
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d101      	bne.n	80024e2 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80024de:	2301      	movs	r3, #1
 80024e0:	e00e      	b.n	8002500 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	795b      	ldrb	r3, [r3, #5]
 80024e6:	b2db      	uxtb	r3, r3
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d105      	bne.n	80024f8 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2200      	movs	r2, #0
 80024f0:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80024f2:	6878      	ldr	r0, [r7, #4]
 80024f4:	f7fe fec0 	bl	8001278 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2201      	movs	r2, #1
 80024fc:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80024fe:	2300      	movs	r3, #0
}
 8002500:	4618      	mov	r0, r3
 8002502:	3708      	adds	r7, #8
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}

08002508 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d101      	bne.n	800251a <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e03b      	b.n	8002592 <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8002520:	b2db      	uxtb	r3, r3
 8002522:	2b00      	cmp	r3, #0
 8002524:	d106      	bne.n	8002534 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2200      	movs	r2, #0
 800252a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 800252e:	6878      	ldr	r0, [r7, #4]
 8002530:	f7fe fec4 	bl	80012bc <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2202      	movs	r2, #2
 8002538:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	685a      	ldr	r2, [r3, #4]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	430a      	orrs	r2, r1
 8002550:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002558:	f023 0107 	bic.w	r1, r3, #7
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	689a      	ldr	r2, [r3, #8]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	430a      	orrs	r2, r1
 8002566:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800256e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002572:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002576:	687a      	ldr	r2, [r7, #4]
 8002578:	68d1      	ldr	r1, [r2, #12]
 800257a:	687a      	ldr	r2, [r7, #4]
 800257c:	6812      	ldr	r2, [r2, #0]
 800257e:	430b      	orrs	r3, r1
 8002580:	6413      	str	r3, [r2, #64]	@ 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2200      	movs	r2, #0
 8002586:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2201      	movs	r2, #1
 800258c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8002590:	2300      	movs	r3, #0
}
 8002592:	4618      	mov	r0, r3
 8002594:	3708      	adds	r7, #8
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}

0800259a <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 800259a:	b580      	push	{r7, lr}
 800259c:	b084      	sub	sp, #16
 800259e:	af00      	add	r7, sp, #0
 80025a0:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	f003 0301 	and.w	r3, r3, #1
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d026      	beq.n	800260a <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d021      	beq.n	800260a <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80025d4:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025da:	f043 0201 	orr.w	r2, r3, #1
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	2201      	movs	r2, #1
 80025e8:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2204      	movs	r2, #4
 80025ee:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2200      	movs	r2, #0
 80025f6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	695b      	ldr	r3, [r3, #20]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d003      	beq.n	800260a <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	695b      	ldr	r3, [r3, #20]
 8002606:	6878      	ldr	r0, [r7, #4]
 8002608:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	f003 0320 	and.w	r3, r3, #32
 8002610:	2b00      	cmp	r3, #0
 8002612:	d026      	beq.n	8002662 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800261a:	2b00      	cmp	r3, #0
 800261c:	d021      	beq.n	8002662 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800262c:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	2220      	movs	r2, #32
 8002634:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800263a:	f043 0202 	orr.w	r2, r3, #2
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2204      	movs	r2, #4
 8002646:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2200      	movs	r2, #0
 800264e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	695b      	ldr	r3, [r3, #20]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d003      	beq.n	8002662 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	695b      	ldr	r3, [r3, #20]
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	f003 0308 	and.w	r3, r3, #8
 8002668:	2b00      	cmp	r3, #0
 800266a:	d026      	beq.n	80026ba <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 800266c:	68bb      	ldr	r3, [r7, #8]
 800266e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002672:	2b00      	cmp	r3, #0
 8002674:	d021      	beq.n	80026ba <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002684:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	2208      	movs	r2, #8
 800268c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002692:	f043 0204 	orr.w	r2, r3, #4
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2204      	movs	r2, #4
 800269e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2200      	movs	r2, #0
 80026a6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	695b      	ldr	r3, [r3, #20]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d003      	beq.n	80026ba <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	695b      	ldr	r3, [r3, #20]
 80026b6:	6878      	ldr	r0, [r7, #4]
 80026b8:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	f003 0304 	and.w	r3, r3, #4
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d013      	beq.n	80026ec <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d00e      	beq.n	80026ec <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80026dc:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	2204      	movs	r2, #4
 80026e4:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 80026e6:	6878      	ldr	r0, [r7, #4]
 80026e8:	f000 f853 	bl	8002792 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	f003 0302 	and.w	r3, r3, #2
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d024      	beq.n	8002740 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d01f      	beq.n	8002740 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800270e:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	2202      	movs	r2, #2
 8002716:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2201      	movs	r2, #1
 8002724:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2200      	movs	r2, #0
 800272c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	691b      	ldr	r3, [r3, #16]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d003      	beq.n	8002740 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	691b      	ldr	r3, [r3, #16]
 800273c:	6878      	ldr	r0, [r7, #4]
 800273e:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	f003 0310 	and.w	r3, r3, #16
 8002746:	2b00      	cmp	r3, #0
 8002748:	d01f      	beq.n	800278a <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002750:	2b00      	cmp	r3, #0
 8002752:	d01a      	beq.n	800278a <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002762:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	2210      	movs	r2, #16
 800276a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2201      	movs	r2, #1
 8002778:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2200      	movs	r2, #0
 8002780:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8002784:	6878      	ldr	r0, [r7, #4]
 8002786:	f000 f80e 	bl	80027a6 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 800278a:	bf00      	nop
 800278c:	3710      	adds	r7, #16
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}

08002792 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8002792:	b480      	push	{r7}
 8002794:	b083      	sub	sp, #12
 8002796:	af00      	add	r7, sp, #0
 8002798:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 800279a:	bf00      	nop
 800279c:	370c      	adds	r7, #12
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr

080027a6 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 80027a6:	b480      	push	{r7}
 80027a8:	b083      	sub	sp, #12
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 80027ae:	bf00      	nop
 80027b0:	370c      	adds	r7, #12
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr
	...

080027bc <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 80027bc:	b480      	push	{r7}
 80027be:	b087      	sub	sp, #28
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
 80027c4:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80027d4:	2b01      	cmp	r3, #1
 80027d6:	d101      	bne.n	80027dc <HAL_DMA2D_ConfigLayer+0x20>
 80027d8:	2302      	movs	r3, #2
 80027da:	e079      	b.n	80028d0 <HAL_DMA2D_ConfigLayer+0x114>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2201      	movs	r2, #1
 80027e0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2202      	movs	r2, #2
 80027e8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	011b      	lsls	r3, r3, #4
 80027f0:	3318      	adds	r3, #24
 80027f2:	687a      	ldr	r2, [r7, #4]
 80027f4:	4413      	add	r3, r2
 80027f6:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	685a      	ldr	r2, [r3, #4]
 80027fc:	693b      	ldr	r3, [r7, #16]
 80027fe:	689b      	ldr	r3, [r3, #8]
 8002800:	041b      	lsls	r3, r3, #16
 8002802:	4313      	orrs	r3, r2
 8002804:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8002806:	4b35      	ldr	r3, [pc, #212]	@ (80028dc <HAL_DMA2D_ConfigLayer+0x120>)
 8002808:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800280a:	693b      	ldr	r3, [r7, #16]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	2b0a      	cmp	r3, #10
 8002810:	d003      	beq.n	800281a <HAL_DMA2D_ConfigLayer+0x5e>
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	2b09      	cmp	r3, #9
 8002818:	d107      	bne.n	800282a <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	68db      	ldr	r3, [r3, #12]
 800281e:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8002822:	697a      	ldr	r2, [r7, #20]
 8002824:	4313      	orrs	r3, r2
 8002826:	617b      	str	r3, [r7, #20]
 8002828:	e005      	b.n	8002836 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 800282a:	693b      	ldr	r3, [r7, #16]
 800282c:	68db      	ldr	r3, [r3, #12]
 800282e:	061b      	lsls	r3, r3, #24
 8002830:	697a      	ldr	r2, [r7, #20]
 8002832:	4313      	orrs	r3, r2
 8002834:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d120      	bne.n	800287e <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	43db      	mvns	r3, r3
 8002846:	ea02 0103 	and.w	r1, r2, r3
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	697a      	ldr	r2, [r7, #20]
 8002850:	430a      	orrs	r2, r1
 8002852:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	693a      	ldr	r2, [r7, #16]
 800285a:	6812      	ldr	r2, [r2, #0]
 800285c:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800285e:	693b      	ldr	r3, [r7, #16]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	2b0a      	cmp	r3, #10
 8002864:	d003      	beq.n	800286e <HAL_DMA2D_ConfigLayer+0xb2>
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	2b09      	cmp	r3, #9
 800286c:	d127      	bne.n	80028be <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	68da      	ldr	r2, [r3, #12]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 800287a:	629a      	str	r2, [r3, #40]	@ 0x28
 800287c:	e01f      	b.n	80028be <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	69da      	ldr	r2, [r3, #28]
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	43db      	mvns	r3, r3
 8002888:	ea02 0103 	and.w	r1, r2, r3
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	697a      	ldr	r2, [r7, #20]
 8002892:	430a      	orrs	r2, r1
 8002894:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	693a      	ldr	r2, [r7, #16]
 800289c:	6812      	ldr	r2, [r2, #0]
 800289e:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	2b0a      	cmp	r3, #10
 80028a6:	d003      	beq.n	80028b0 <HAL_DMA2D_ConfigLayer+0xf4>
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	2b09      	cmp	r3, #9
 80028ae:	d106      	bne.n	80028be <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	68da      	ldr	r2, [r3, #12]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 80028bc:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2201      	movs	r2, #1
 80028c2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2200      	movs	r2, #0
 80028ca:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 80028ce:	2300      	movs	r3, #0
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	371c      	adds	r7, #28
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr
 80028dc:	ff03000f 	.word	0xff03000f

080028e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b089      	sub	sp, #36	@ 0x24
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
 80028e8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80028ea:	2300      	movs	r3, #0
 80028ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80028ee:	2300      	movs	r3, #0
 80028f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80028f2:	2300      	movs	r3, #0
 80028f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028f6:	2300      	movs	r3, #0
 80028f8:	61fb      	str	r3, [r7, #28]
 80028fa:	e177      	b.n	8002bec <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80028fc:	2201      	movs	r2, #1
 80028fe:	69fb      	ldr	r3, [r7, #28]
 8002900:	fa02 f303 	lsl.w	r3, r2, r3
 8002904:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	697a      	ldr	r2, [r7, #20]
 800290c:	4013      	ands	r3, r2
 800290e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002910:	693a      	ldr	r2, [r7, #16]
 8002912:	697b      	ldr	r3, [r7, #20]
 8002914:	429a      	cmp	r2, r3
 8002916:	f040 8166 	bne.w	8002be6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	f003 0303 	and.w	r3, r3, #3
 8002922:	2b01      	cmp	r3, #1
 8002924:	d005      	beq.n	8002932 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800292e:	2b02      	cmp	r3, #2
 8002930:	d130      	bne.n	8002994 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002938:	69fb      	ldr	r3, [r7, #28]
 800293a:	005b      	lsls	r3, r3, #1
 800293c:	2203      	movs	r2, #3
 800293e:	fa02 f303 	lsl.w	r3, r2, r3
 8002942:	43db      	mvns	r3, r3
 8002944:	69ba      	ldr	r2, [r7, #24]
 8002946:	4013      	ands	r3, r2
 8002948:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	68da      	ldr	r2, [r3, #12]
 800294e:	69fb      	ldr	r3, [r7, #28]
 8002950:	005b      	lsls	r3, r3, #1
 8002952:	fa02 f303 	lsl.w	r3, r2, r3
 8002956:	69ba      	ldr	r2, [r7, #24]
 8002958:	4313      	orrs	r3, r2
 800295a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	69ba      	ldr	r2, [r7, #24]
 8002960:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002968:	2201      	movs	r2, #1
 800296a:	69fb      	ldr	r3, [r7, #28]
 800296c:	fa02 f303 	lsl.w	r3, r2, r3
 8002970:	43db      	mvns	r3, r3
 8002972:	69ba      	ldr	r2, [r7, #24]
 8002974:	4013      	ands	r3, r2
 8002976:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	091b      	lsrs	r3, r3, #4
 800297e:	f003 0201 	and.w	r2, r3, #1
 8002982:	69fb      	ldr	r3, [r7, #28]
 8002984:	fa02 f303 	lsl.w	r3, r2, r3
 8002988:	69ba      	ldr	r2, [r7, #24]
 800298a:	4313      	orrs	r3, r2
 800298c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	69ba      	ldr	r2, [r7, #24]
 8002992:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	f003 0303 	and.w	r3, r3, #3
 800299c:	2b03      	cmp	r3, #3
 800299e:	d017      	beq.n	80029d0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	68db      	ldr	r3, [r3, #12]
 80029a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80029a6:	69fb      	ldr	r3, [r7, #28]
 80029a8:	005b      	lsls	r3, r3, #1
 80029aa:	2203      	movs	r2, #3
 80029ac:	fa02 f303 	lsl.w	r3, r2, r3
 80029b0:	43db      	mvns	r3, r3
 80029b2:	69ba      	ldr	r2, [r7, #24]
 80029b4:	4013      	ands	r3, r2
 80029b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	689a      	ldr	r2, [r3, #8]
 80029bc:	69fb      	ldr	r3, [r7, #28]
 80029be:	005b      	lsls	r3, r3, #1
 80029c0:	fa02 f303 	lsl.w	r3, r2, r3
 80029c4:	69ba      	ldr	r2, [r7, #24]
 80029c6:	4313      	orrs	r3, r2
 80029c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	69ba      	ldr	r2, [r7, #24]
 80029ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	f003 0303 	and.w	r3, r3, #3
 80029d8:	2b02      	cmp	r3, #2
 80029da:	d123      	bne.n	8002a24 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80029dc:	69fb      	ldr	r3, [r7, #28]
 80029de:	08da      	lsrs	r2, r3, #3
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	3208      	adds	r2, #8
 80029e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80029ea:	69fb      	ldr	r3, [r7, #28]
 80029ec:	f003 0307 	and.w	r3, r3, #7
 80029f0:	009b      	lsls	r3, r3, #2
 80029f2:	220f      	movs	r2, #15
 80029f4:	fa02 f303 	lsl.w	r3, r2, r3
 80029f8:	43db      	mvns	r3, r3
 80029fa:	69ba      	ldr	r2, [r7, #24]
 80029fc:	4013      	ands	r3, r2
 80029fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	691a      	ldr	r2, [r3, #16]
 8002a04:	69fb      	ldr	r3, [r7, #28]
 8002a06:	f003 0307 	and.w	r3, r3, #7
 8002a0a:	009b      	lsls	r3, r3, #2
 8002a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a10:	69ba      	ldr	r2, [r7, #24]
 8002a12:	4313      	orrs	r3, r2
 8002a14:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a16:	69fb      	ldr	r3, [r7, #28]
 8002a18:	08da      	lsrs	r2, r3, #3
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	3208      	adds	r2, #8
 8002a1e:	69b9      	ldr	r1, [r7, #24]
 8002a20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a2a:	69fb      	ldr	r3, [r7, #28]
 8002a2c:	005b      	lsls	r3, r3, #1
 8002a2e:	2203      	movs	r2, #3
 8002a30:	fa02 f303 	lsl.w	r3, r2, r3
 8002a34:	43db      	mvns	r3, r3
 8002a36:	69ba      	ldr	r2, [r7, #24]
 8002a38:	4013      	ands	r3, r2
 8002a3a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	f003 0203 	and.w	r2, r3, #3
 8002a44:	69fb      	ldr	r3, [r7, #28]
 8002a46:	005b      	lsls	r3, r3, #1
 8002a48:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4c:	69ba      	ldr	r2, [r7, #24]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	69ba      	ldr	r2, [r7, #24]
 8002a56:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	f000 80c0 	beq.w	8002be6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a66:	2300      	movs	r3, #0
 8002a68:	60fb      	str	r3, [r7, #12]
 8002a6a:	4b66      	ldr	r3, [pc, #408]	@ (8002c04 <HAL_GPIO_Init+0x324>)
 8002a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a6e:	4a65      	ldr	r2, [pc, #404]	@ (8002c04 <HAL_GPIO_Init+0x324>)
 8002a70:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a74:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a76:	4b63      	ldr	r3, [pc, #396]	@ (8002c04 <HAL_GPIO_Init+0x324>)
 8002a78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a7e:	60fb      	str	r3, [r7, #12]
 8002a80:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a82:	4a61      	ldr	r2, [pc, #388]	@ (8002c08 <HAL_GPIO_Init+0x328>)
 8002a84:	69fb      	ldr	r3, [r7, #28]
 8002a86:	089b      	lsrs	r3, r3, #2
 8002a88:	3302      	adds	r3, #2
 8002a8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a90:	69fb      	ldr	r3, [r7, #28]
 8002a92:	f003 0303 	and.w	r3, r3, #3
 8002a96:	009b      	lsls	r3, r3, #2
 8002a98:	220f      	movs	r2, #15
 8002a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9e:	43db      	mvns	r3, r3
 8002aa0:	69ba      	ldr	r2, [r7, #24]
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	4a58      	ldr	r2, [pc, #352]	@ (8002c0c <HAL_GPIO_Init+0x32c>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d037      	beq.n	8002b1e <HAL_GPIO_Init+0x23e>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	4a57      	ldr	r2, [pc, #348]	@ (8002c10 <HAL_GPIO_Init+0x330>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d031      	beq.n	8002b1a <HAL_GPIO_Init+0x23a>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	4a56      	ldr	r2, [pc, #344]	@ (8002c14 <HAL_GPIO_Init+0x334>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d02b      	beq.n	8002b16 <HAL_GPIO_Init+0x236>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	4a55      	ldr	r2, [pc, #340]	@ (8002c18 <HAL_GPIO_Init+0x338>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d025      	beq.n	8002b12 <HAL_GPIO_Init+0x232>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	4a54      	ldr	r2, [pc, #336]	@ (8002c1c <HAL_GPIO_Init+0x33c>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d01f      	beq.n	8002b0e <HAL_GPIO_Init+0x22e>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	4a53      	ldr	r2, [pc, #332]	@ (8002c20 <HAL_GPIO_Init+0x340>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d019      	beq.n	8002b0a <HAL_GPIO_Init+0x22a>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	4a52      	ldr	r2, [pc, #328]	@ (8002c24 <HAL_GPIO_Init+0x344>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d013      	beq.n	8002b06 <HAL_GPIO_Init+0x226>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	4a51      	ldr	r2, [pc, #324]	@ (8002c28 <HAL_GPIO_Init+0x348>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d00d      	beq.n	8002b02 <HAL_GPIO_Init+0x222>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	4a50      	ldr	r2, [pc, #320]	@ (8002c2c <HAL_GPIO_Init+0x34c>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d007      	beq.n	8002afe <HAL_GPIO_Init+0x21e>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	4a4f      	ldr	r2, [pc, #316]	@ (8002c30 <HAL_GPIO_Init+0x350>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d101      	bne.n	8002afa <HAL_GPIO_Init+0x21a>
 8002af6:	2309      	movs	r3, #9
 8002af8:	e012      	b.n	8002b20 <HAL_GPIO_Init+0x240>
 8002afa:	230a      	movs	r3, #10
 8002afc:	e010      	b.n	8002b20 <HAL_GPIO_Init+0x240>
 8002afe:	2308      	movs	r3, #8
 8002b00:	e00e      	b.n	8002b20 <HAL_GPIO_Init+0x240>
 8002b02:	2307      	movs	r3, #7
 8002b04:	e00c      	b.n	8002b20 <HAL_GPIO_Init+0x240>
 8002b06:	2306      	movs	r3, #6
 8002b08:	e00a      	b.n	8002b20 <HAL_GPIO_Init+0x240>
 8002b0a:	2305      	movs	r3, #5
 8002b0c:	e008      	b.n	8002b20 <HAL_GPIO_Init+0x240>
 8002b0e:	2304      	movs	r3, #4
 8002b10:	e006      	b.n	8002b20 <HAL_GPIO_Init+0x240>
 8002b12:	2303      	movs	r3, #3
 8002b14:	e004      	b.n	8002b20 <HAL_GPIO_Init+0x240>
 8002b16:	2302      	movs	r3, #2
 8002b18:	e002      	b.n	8002b20 <HAL_GPIO_Init+0x240>
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e000      	b.n	8002b20 <HAL_GPIO_Init+0x240>
 8002b1e:	2300      	movs	r3, #0
 8002b20:	69fa      	ldr	r2, [r7, #28]
 8002b22:	f002 0203 	and.w	r2, r2, #3
 8002b26:	0092      	lsls	r2, r2, #2
 8002b28:	4093      	lsls	r3, r2
 8002b2a:	69ba      	ldr	r2, [r7, #24]
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b30:	4935      	ldr	r1, [pc, #212]	@ (8002c08 <HAL_GPIO_Init+0x328>)
 8002b32:	69fb      	ldr	r3, [r7, #28]
 8002b34:	089b      	lsrs	r3, r3, #2
 8002b36:	3302      	adds	r3, #2
 8002b38:	69ba      	ldr	r2, [r7, #24]
 8002b3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b3e:	4b3d      	ldr	r3, [pc, #244]	@ (8002c34 <HAL_GPIO_Init+0x354>)
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b44:	693b      	ldr	r3, [r7, #16]
 8002b46:	43db      	mvns	r3, r3
 8002b48:	69ba      	ldr	r2, [r7, #24]
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d003      	beq.n	8002b62 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002b5a:	69ba      	ldr	r2, [r7, #24]
 8002b5c:	693b      	ldr	r3, [r7, #16]
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b62:	4a34      	ldr	r2, [pc, #208]	@ (8002c34 <HAL_GPIO_Init+0x354>)
 8002b64:	69bb      	ldr	r3, [r7, #24]
 8002b66:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b68:	4b32      	ldr	r3, [pc, #200]	@ (8002c34 <HAL_GPIO_Init+0x354>)
 8002b6a:	68db      	ldr	r3, [r3, #12]
 8002b6c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	43db      	mvns	r3, r3
 8002b72:	69ba      	ldr	r2, [r7, #24]
 8002b74:	4013      	ands	r3, r2
 8002b76:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d003      	beq.n	8002b8c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002b84:	69ba      	ldr	r2, [r7, #24]
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b8c:	4a29      	ldr	r2, [pc, #164]	@ (8002c34 <HAL_GPIO_Init+0x354>)
 8002b8e:	69bb      	ldr	r3, [r7, #24]
 8002b90:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002b92:	4b28      	ldr	r3, [pc, #160]	@ (8002c34 <HAL_GPIO_Init+0x354>)
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b98:	693b      	ldr	r3, [r7, #16]
 8002b9a:	43db      	mvns	r3, r3
 8002b9c:	69ba      	ldr	r2, [r7, #24]
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d003      	beq.n	8002bb6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002bae:	69ba      	ldr	r2, [r7, #24]
 8002bb0:	693b      	ldr	r3, [r7, #16]
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002bb6:	4a1f      	ldr	r2, [pc, #124]	@ (8002c34 <HAL_GPIO_Init+0x354>)
 8002bb8:	69bb      	ldr	r3, [r7, #24]
 8002bba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002bbc:	4b1d      	ldr	r3, [pc, #116]	@ (8002c34 <HAL_GPIO_Init+0x354>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bc2:	693b      	ldr	r3, [r7, #16]
 8002bc4:	43db      	mvns	r3, r3
 8002bc6:	69ba      	ldr	r2, [r7, #24]
 8002bc8:	4013      	ands	r3, r2
 8002bca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d003      	beq.n	8002be0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002bd8:	69ba      	ldr	r2, [r7, #24]
 8002bda:	693b      	ldr	r3, [r7, #16]
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002be0:	4a14      	ldr	r2, [pc, #80]	@ (8002c34 <HAL_GPIO_Init+0x354>)
 8002be2:	69bb      	ldr	r3, [r7, #24]
 8002be4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002be6:	69fb      	ldr	r3, [r7, #28]
 8002be8:	3301      	adds	r3, #1
 8002bea:	61fb      	str	r3, [r7, #28]
 8002bec:	69fb      	ldr	r3, [r7, #28]
 8002bee:	2b0f      	cmp	r3, #15
 8002bf0:	f67f ae84 	bls.w	80028fc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002bf4:	bf00      	nop
 8002bf6:	bf00      	nop
 8002bf8:	3724      	adds	r7, #36	@ 0x24
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c00:	4770      	bx	lr
 8002c02:	bf00      	nop
 8002c04:	40023800 	.word	0x40023800
 8002c08:	40013800 	.word	0x40013800
 8002c0c:	40020000 	.word	0x40020000
 8002c10:	40020400 	.word	0x40020400
 8002c14:	40020800 	.word	0x40020800
 8002c18:	40020c00 	.word	0x40020c00
 8002c1c:	40021000 	.word	0x40021000
 8002c20:	40021400 	.word	0x40021400
 8002c24:	40021800 	.word	0x40021800
 8002c28:	40021c00 	.word	0x40021c00
 8002c2c:	40022000 	.word	0x40022000
 8002c30:	40022400 	.word	0x40022400
 8002c34:	40013c00 	.word	0x40013c00

08002c38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b083      	sub	sp, #12
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
 8002c40:	460b      	mov	r3, r1
 8002c42:	807b      	strh	r3, [r7, #2]
 8002c44:	4613      	mov	r3, r2
 8002c46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c48:	787b      	ldrb	r3, [r7, #1]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d003      	beq.n	8002c56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c4e:	887a      	ldrh	r2, [r7, #2]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c54:	e003      	b.n	8002c5e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c56:	887b      	ldrh	r3, [r7, #2]
 8002c58:	041a      	lsls	r2, r3, #16
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	619a      	str	r2, [r3, #24]
}
 8002c5e:	bf00      	nop
 8002c60:	370c      	adds	r7, #12
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr

08002c6a <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002c6a:	b580      	push	{r7, lr}
 8002c6c:	b086      	sub	sp, #24
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4618      	mov	r0, r3
 8002c82:	f006 f89b 	bl	8008dbc <USB_GetMode>
 8002c86:	4603      	mov	r3, r0
 8002c88:	2b01      	cmp	r3, #1
 8002c8a:	f040 80fb 	bne.w	8002e84 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4618      	mov	r0, r3
 8002c94:	f006 f85e 	bl	8008d54 <USB_ReadInterrupts>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	f000 80f1 	beq.w	8002e82 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f006 f855 	bl	8008d54 <USB_ReadInterrupts>
 8002caa:	4603      	mov	r3, r0
 8002cac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cb0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002cb4:	d104      	bne.n	8002cc0 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002cbe:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f006 f845 	bl	8008d54 <USB_ReadInterrupts>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002cd0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002cd4:	d104      	bne.n	8002ce0 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002cde:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f006 f835 	bl	8008d54 <USB_ReadInterrupts>
 8002cea:	4603      	mov	r3, r0
 8002cec:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002cf0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002cf4:	d104      	bne.n	8002d00 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002cfe:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4618      	mov	r0, r3
 8002d06:	f006 f825 	bl	8008d54 <USB_ReadInterrupts>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	f003 0302 	and.w	r3, r3, #2
 8002d10:	2b02      	cmp	r3, #2
 8002d12:	d103      	bne.n	8002d1c <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	2202      	movs	r2, #2
 8002d1a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4618      	mov	r0, r3
 8002d22:	f006 f817 	bl	8008d54 <USB_ReadInterrupts>
 8002d26:	4603      	mov	r3, r0
 8002d28:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002d2c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002d30:	d120      	bne.n	8002d74 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8002d3a:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f003 0301 	and.w	r3, r3, #1
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d113      	bne.n	8002d74 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8002d4c:	2110      	movs	r1, #16
 8002d4e:	6938      	ldr	r0, [r7, #16]
 8002d50:	f005 ff48 	bl	8008be4 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8002d54:	6938      	ldr	r0, [r7, #16]
 8002d56:	f005 ff77 	bl	8008c48 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	7a5b      	ldrb	r3, [r3, #9]
 8002d5e:	2b02      	cmp	r3, #2
 8002d60:	d105      	bne.n	8002d6e <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	2101      	movs	r1, #1
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f006 f835 	bl	8008dd8 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f007 fbaa 	bl	800a4c8 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f005 ffeb 	bl	8008d54 <USB_ReadInterrupts>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d84:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d88:	d102      	bne.n	8002d90 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f001 fc87 	bl	800469e <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4618      	mov	r0, r3
 8002d96:	f005 ffdd 	bl	8008d54 <USB_ReadInterrupts>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	f003 0308 	and.w	r3, r3, #8
 8002da0:	2b08      	cmp	r3, #8
 8002da2:	d106      	bne.n	8002db2 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8002da4:	6878      	ldr	r0, [r7, #4]
 8002da6:	f007 fb73 	bl	800a490 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	2208      	movs	r2, #8
 8002db0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4618      	mov	r0, r3
 8002db8:	f005 ffcc 	bl	8008d54 <USB_ReadInterrupts>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dc2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002dc6:	d139      	bne.n	8002e3c <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f006 f840 	bl	8008e52 <USB_HC_ReadInterrupt>
 8002dd2:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	617b      	str	r3, [r7, #20]
 8002dd8:	e025      	b.n	8002e26 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	f003 030f 	and.w	r3, r3, #15
 8002de0:	68ba      	ldr	r2, [r7, #8]
 8002de2:	fa22 f303 	lsr.w	r3, r2, r3
 8002de6:	f003 0301 	and.w	r3, r3, #1
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d018      	beq.n	8002e20 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8002dee:	697b      	ldr	r3, [r7, #20]
 8002df0:	015a      	lsls	r2, r3, #5
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	4413      	add	r3, r2
 8002df6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e00:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002e04:	d106      	bne.n	8002e14 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	b2db      	uxtb	r3, r3
 8002e0a:	4619      	mov	r1, r3
 8002e0c:	6878      	ldr	r0, [r7, #4]
 8002e0e:	f000 f859 	bl	8002ec4 <HCD_HC_IN_IRQHandler>
 8002e12:	e005      	b.n	8002e20 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	b2db      	uxtb	r3, r3
 8002e18:	4619      	mov	r1, r3
 8002e1a:	6878      	ldr	r0, [r7, #4]
 8002e1c:	f000 febb 	bl	8003b96 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	3301      	adds	r3, #1
 8002e24:	617b      	str	r3, [r7, #20]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	795b      	ldrb	r3, [r3, #5]
 8002e2a:	461a      	mov	r2, r3
 8002e2c:	697b      	ldr	r3, [r7, #20]
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d3d3      	bcc.n	8002dda <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002e3a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4618      	mov	r0, r3
 8002e42:	f005 ff87 	bl	8008d54 <USB_ReadInterrupts>
 8002e46:	4603      	mov	r3, r0
 8002e48:	f003 0310 	and.w	r3, r3, #16
 8002e4c:	2b10      	cmp	r3, #16
 8002e4e:	d101      	bne.n	8002e54 <HAL_HCD_IRQHandler+0x1ea>
 8002e50:	2301      	movs	r3, #1
 8002e52:	e000      	b.n	8002e56 <HAL_HCD_IRQHandler+0x1ec>
 8002e54:	2300      	movs	r3, #0
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d014      	beq.n	8002e84 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	699a      	ldr	r2, [r3, #24]
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f022 0210 	bic.w	r2, r2, #16
 8002e68:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8002e6a:	6878      	ldr	r0, [r7, #4]
 8002e6c:	f001 fb38 	bl	80044e0 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	699a      	ldr	r2, [r3, #24]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f042 0210 	orr.w	r2, r2, #16
 8002e7e:	619a      	str	r2, [r3, #24]
 8002e80:	e000      	b.n	8002e84 <HAL_HCD_IRQHandler+0x21a>
      return;
 8002e82:	bf00      	nop
    }
  }
}
 8002e84:	3718      	adds	r7, #24
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}

08002e8a <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8002e8a:	b580      	push	{r7, lr}
 8002e8c:	b082      	sub	sp, #8
 8002e8e:	af00      	add	r7, sp, #0
 8002e90:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002e98:	2b01      	cmp	r3, #1
 8002e9a:	d101      	bne.n	8002ea0 <HAL_HCD_Stop+0x16>
 8002e9c:	2302      	movs	r3, #2
 8002e9e:	e00d      	b.n	8002ebc <HAL_HCD_Stop+0x32>
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4618      	mov	r0, r3
 8002eae:	f006 f901 	bl	80090b4 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8002eba:	2300      	movs	r3, #0
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	3708      	adds	r7, #8
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}

08002ec4 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b086      	sub	sp, #24
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
 8002ecc:	460b      	mov	r3, r1
 8002ece:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	78fa      	ldrb	r2, [r7, #3]
 8002ee0:	4611      	mov	r1, r2
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f005 ff49 	bl	8008d7a <USB_ReadChInterrupts>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	f003 0304 	and.w	r3, r3, #4
 8002eee:	2b04      	cmp	r3, #4
 8002ef0:	d11a      	bne.n	8002f28 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002ef2:	78fb      	ldrb	r3, [r7, #3]
 8002ef4:	015a      	lsls	r2, r3, #5
 8002ef6:	693b      	ldr	r3, [r7, #16]
 8002ef8:	4413      	add	r3, r2
 8002efa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002efe:	461a      	mov	r2, r3
 8002f00:	2304      	movs	r3, #4
 8002f02:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002f04:	78fa      	ldrb	r2, [r7, #3]
 8002f06:	6879      	ldr	r1, [r7, #4]
 8002f08:	4613      	mov	r3, r2
 8002f0a:	011b      	lsls	r3, r3, #4
 8002f0c:	1a9b      	subs	r3, r3, r2
 8002f0e:	009b      	lsls	r3, r3, #2
 8002f10:	440b      	add	r3, r1
 8002f12:	334d      	adds	r3, #77	@ 0x4d
 8002f14:	2207      	movs	r2, #7
 8002f16:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	78fa      	ldrb	r2, [r7, #3]
 8002f1e:	4611      	mov	r1, r2
 8002f20:	4618      	mov	r0, r3
 8002f22:	f005 ffa7 	bl	8008e74 <USB_HC_Halt>
 8002f26:	e09e      	b.n	8003066 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	78fa      	ldrb	r2, [r7, #3]
 8002f2e:	4611      	mov	r1, r2
 8002f30:	4618      	mov	r0, r3
 8002f32:	f005 ff22 	bl	8008d7a <USB_ReadChInterrupts>
 8002f36:	4603      	mov	r3, r0
 8002f38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f40:	d11b      	bne.n	8002f7a <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8002f42:	78fb      	ldrb	r3, [r7, #3]
 8002f44:	015a      	lsls	r2, r3, #5
 8002f46:	693b      	ldr	r3, [r7, #16]
 8002f48:	4413      	add	r3, r2
 8002f4a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f4e:	461a      	mov	r2, r3
 8002f50:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002f54:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8002f56:	78fa      	ldrb	r2, [r7, #3]
 8002f58:	6879      	ldr	r1, [r7, #4]
 8002f5a:	4613      	mov	r3, r2
 8002f5c:	011b      	lsls	r3, r3, #4
 8002f5e:	1a9b      	subs	r3, r3, r2
 8002f60:	009b      	lsls	r3, r3, #2
 8002f62:	440b      	add	r3, r1
 8002f64:	334d      	adds	r3, #77	@ 0x4d
 8002f66:	2208      	movs	r2, #8
 8002f68:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	78fa      	ldrb	r2, [r7, #3]
 8002f70:	4611      	mov	r1, r2
 8002f72:	4618      	mov	r0, r3
 8002f74:	f005 ff7e 	bl	8008e74 <USB_HC_Halt>
 8002f78:	e075      	b.n	8003066 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	78fa      	ldrb	r2, [r7, #3]
 8002f80:	4611      	mov	r1, r2
 8002f82:	4618      	mov	r0, r3
 8002f84:	f005 fef9 	bl	8008d7a <USB_ReadChInterrupts>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	f003 0308 	and.w	r3, r3, #8
 8002f8e:	2b08      	cmp	r3, #8
 8002f90:	d11a      	bne.n	8002fc8 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002f92:	78fb      	ldrb	r3, [r7, #3]
 8002f94:	015a      	lsls	r2, r3, #5
 8002f96:	693b      	ldr	r3, [r7, #16]
 8002f98:	4413      	add	r3, r2
 8002f9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f9e:	461a      	mov	r2, r3
 8002fa0:	2308      	movs	r3, #8
 8002fa2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002fa4:	78fa      	ldrb	r2, [r7, #3]
 8002fa6:	6879      	ldr	r1, [r7, #4]
 8002fa8:	4613      	mov	r3, r2
 8002faa:	011b      	lsls	r3, r3, #4
 8002fac:	1a9b      	subs	r3, r3, r2
 8002fae:	009b      	lsls	r3, r3, #2
 8002fb0:	440b      	add	r3, r1
 8002fb2:	334d      	adds	r3, #77	@ 0x4d
 8002fb4:	2206      	movs	r2, #6
 8002fb6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	78fa      	ldrb	r2, [r7, #3]
 8002fbe:	4611      	mov	r1, r2
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f005 ff57 	bl	8008e74 <USB_HC_Halt>
 8002fc6:	e04e      	b.n	8003066 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	78fa      	ldrb	r2, [r7, #3]
 8002fce:	4611      	mov	r1, r2
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f005 fed2 	bl	8008d7a <USB_ReadChInterrupts>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fe0:	d11b      	bne.n	800301a <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002fe2:	78fb      	ldrb	r3, [r7, #3]
 8002fe4:	015a      	lsls	r2, r3, #5
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	4413      	add	r3, r2
 8002fea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002fee:	461a      	mov	r2, r3
 8002ff0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002ff4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002ff6:	78fa      	ldrb	r2, [r7, #3]
 8002ff8:	6879      	ldr	r1, [r7, #4]
 8002ffa:	4613      	mov	r3, r2
 8002ffc:	011b      	lsls	r3, r3, #4
 8002ffe:	1a9b      	subs	r3, r3, r2
 8003000:	009b      	lsls	r3, r3, #2
 8003002:	440b      	add	r3, r1
 8003004:	334d      	adds	r3, #77	@ 0x4d
 8003006:	2209      	movs	r2, #9
 8003008:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	78fa      	ldrb	r2, [r7, #3]
 8003010:	4611      	mov	r1, r2
 8003012:	4618      	mov	r0, r3
 8003014:	f005 ff2e 	bl	8008e74 <USB_HC_Halt>
 8003018:	e025      	b.n	8003066 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	78fa      	ldrb	r2, [r7, #3]
 8003020:	4611      	mov	r1, r2
 8003022:	4618      	mov	r0, r3
 8003024:	f005 fea9 	bl	8008d7a <USB_ReadChInterrupts>
 8003028:	4603      	mov	r3, r0
 800302a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800302e:	2b80      	cmp	r3, #128	@ 0x80
 8003030:	d119      	bne.n	8003066 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003032:	78fb      	ldrb	r3, [r7, #3]
 8003034:	015a      	lsls	r2, r3, #5
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	4413      	add	r3, r2
 800303a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800303e:	461a      	mov	r2, r3
 8003040:	2380      	movs	r3, #128	@ 0x80
 8003042:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003044:	78fa      	ldrb	r2, [r7, #3]
 8003046:	6879      	ldr	r1, [r7, #4]
 8003048:	4613      	mov	r3, r2
 800304a:	011b      	lsls	r3, r3, #4
 800304c:	1a9b      	subs	r3, r3, r2
 800304e:	009b      	lsls	r3, r3, #2
 8003050:	440b      	add	r3, r1
 8003052:	334d      	adds	r3, #77	@ 0x4d
 8003054:	2207      	movs	r2, #7
 8003056:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	78fa      	ldrb	r2, [r7, #3]
 800305e:	4611      	mov	r1, r2
 8003060:	4618      	mov	r0, r3
 8003062:	f005 ff07 	bl	8008e74 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	78fa      	ldrb	r2, [r7, #3]
 800306c:	4611      	mov	r1, r2
 800306e:	4618      	mov	r0, r3
 8003070:	f005 fe83 	bl	8008d7a <USB_ReadChInterrupts>
 8003074:	4603      	mov	r3, r0
 8003076:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800307a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800307e:	d112      	bne.n	80030a6 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	78fa      	ldrb	r2, [r7, #3]
 8003086:	4611      	mov	r1, r2
 8003088:	4618      	mov	r0, r3
 800308a:	f005 fef3 	bl	8008e74 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 800308e:	78fb      	ldrb	r3, [r7, #3]
 8003090:	015a      	lsls	r2, r3, #5
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	4413      	add	r3, r2
 8003096:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800309a:	461a      	mov	r2, r3
 800309c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80030a0:	6093      	str	r3, [r2, #8]
 80030a2:	f000 bd75 	b.w	8003b90 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	78fa      	ldrb	r2, [r7, #3]
 80030ac:	4611      	mov	r1, r2
 80030ae:	4618      	mov	r0, r3
 80030b0:	f005 fe63 	bl	8008d7a <USB_ReadChInterrupts>
 80030b4:	4603      	mov	r3, r0
 80030b6:	f003 0301 	and.w	r3, r3, #1
 80030ba:	2b01      	cmp	r3, #1
 80030bc:	f040 8128 	bne.w	8003310 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80030c0:	78fb      	ldrb	r3, [r7, #3]
 80030c2:	015a      	lsls	r2, r3, #5
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	4413      	add	r3, r2
 80030c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030cc:	461a      	mov	r2, r3
 80030ce:	2320      	movs	r3, #32
 80030d0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 80030d2:	78fa      	ldrb	r2, [r7, #3]
 80030d4:	6879      	ldr	r1, [r7, #4]
 80030d6:	4613      	mov	r3, r2
 80030d8:	011b      	lsls	r3, r3, #4
 80030da:	1a9b      	subs	r3, r3, r2
 80030dc:	009b      	lsls	r3, r3, #2
 80030de:	440b      	add	r3, r1
 80030e0:	331b      	adds	r3, #27
 80030e2:	781b      	ldrb	r3, [r3, #0]
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	d119      	bne.n	800311c <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80030e8:	78fa      	ldrb	r2, [r7, #3]
 80030ea:	6879      	ldr	r1, [r7, #4]
 80030ec:	4613      	mov	r3, r2
 80030ee:	011b      	lsls	r3, r3, #4
 80030f0:	1a9b      	subs	r3, r3, r2
 80030f2:	009b      	lsls	r3, r3, #2
 80030f4:	440b      	add	r3, r1
 80030f6:	331b      	adds	r3, #27
 80030f8:	2200      	movs	r2, #0
 80030fa:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80030fc:	78fb      	ldrb	r3, [r7, #3]
 80030fe:	015a      	lsls	r2, r3, #5
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	4413      	add	r3, r2
 8003104:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	78fa      	ldrb	r2, [r7, #3]
 800310c:	0151      	lsls	r1, r2, #5
 800310e:	693a      	ldr	r2, [r7, #16]
 8003110:	440a      	add	r2, r1
 8003112:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003116:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800311a:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	799b      	ldrb	r3, [r3, #6]
 8003120:	2b00      	cmp	r3, #0
 8003122:	d01b      	beq.n	800315c <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8003124:	78fa      	ldrb	r2, [r7, #3]
 8003126:	6879      	ldr	r1, [r7, #4]
 8003128:	4613      	mov	r3, r2
 800312a:	011b      	lsls	r3, r3, #4
 800312c:	1a9b      	subs	r3, r3, r2
 800312e:	009b      	lsls	r3, r3, #2
 8003130:	440b      	add	r3, r1
 8003132:	3330      	adds	r3, #48	@ 0x30
 8003134:	6819      	ldr	r1, [r3, #0]
 8003136:	78fb      	ldrb	r3, [r7, #3]
 8003138:	015a      	lsls	r2, r3, #5
 800313a:	693b      	ldr	r3, [r7, #16]
 800313c:	4413      	add	r3, r2
 800313e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003142:	691b      	ldr	r3, [r3, #16]
 8003144:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003148:	78fa      	ldrb	r2, [r7, #3]
 800314a:	1ac9      	subs	r1, r1, r3
 800314c:	6878      	ldr	r0, [r7, #4]
 800314e:	4613      	mov	r3, r2
 8003150:	011b      	lsls	r3, r3, #4
 8003152:	1a9b      	subs	r3, r3, r2
 8003154:	009b      	lsls	r3, r3, #2
 8003156:	4403      	add	r3, r0
 8003158:	3338      	adds	r3, #56	@ 0x38
 800315a:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 800315c:	78fa      	ldrb	r2, [r7, #3]
 800315e:	6879      	ldr	r1, [r7, #4]
 8003160:	4613      	mov	r3, r2
 8003162:	011b      	lsls	r3, r3, #4
 8003164:	1a9b      	subs	r3, r3, r2
 8003166:	009b      	lsls	r3, r3, #2
 8003168:	440b      	add	r3, r1
 800316a:	334d      	adds	r3, #77	@ 0x4d
 800316c:	2201      	movs	r2, #1
 800316e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8003170:	78fa      	ldrb	r2, [r7, #3]
 8003172:	6879      	ldr	r1, [r7, #4]
 8003174:	4613      	mov	r3, r2
 8003176:	011b      	lsls	r3, r3, #4
 8003178:	1a9b      	subs	r3, r3, r2
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	440b      	add	r3, r1
 800317e:	3344      	adds	r3, #68	@ 0x44
 8003180:	2200      	movs	r2, #0
 8003182:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003184:	78fb      	ldrb	r3, [r7, #3]
 8003186:	015a      	lsls	r2, r3, #5
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	4413      	add	r3, r2
 800318c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003190:	461a      	mov	r2, r3
 8003192:	2301      	movs	r3, #1
 8003194:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003196:	78fa      	ldrb	r2, [r7, #3]
 8003198:	6879      	ldr	r1, [r7, #4]
 800319a:	4613      	mov	r3, r2
 800319c:	011b      	lsls	r3, r3, #4
 800319e:	1a9b      	subs	r3, r3, r2
 80031a0:	009b      	lsls	r3, r3, #2
 80031a2:	440b      	add	r3, r1
 80031a4:	3326      	adds	r3, #38	@ 0x26
 80031a6:	781b      	ldrb	r3, [r3, #0]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d00a      	beq.n	80031c2 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80031ac:	78fa      	ldrb	r2, [r7, #3]
 80031ae:	6879      	ldr	r1, [r7, #4]
 80031b0:	4613      	mov	r3, r2
 80031b2:	011b      	lsls	r3, r3, #4
 80031b4:	1a9b      	subs	r3, r3, r2
 80031b6:	009b      	lsls	r3, r3, #2
 80031b8:	440b      	add	r3, r1
 80031ba:	3326      	adds	r3, #38	@ 0x26
 80031bc:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80031be:	2b02      	cmp	r3, #2
 80031c0:	d110      	bne.n	80031e4 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	78fa      	ldrb	r2, [r7, #3]
 80031c8:	4611      	mov	r1, r2
 80031ca:	4618      	mov	r0, r3
 80031cc:	f005 fe52 	bl	8008e74 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80031d0:	78fb      	ldrb	r3, [r7, #3]
 80031d2:	015a      	lsls	r2, r3, #5
 80031d4:	693b      	ldr	r3, [r7, #16]
 80031d6:	4413      	add	r3, r2
 80031d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031dc:	461a      	mov	r2, r3
 80031de:	2310      	movs	r3, #16
 80031e0:	6093      	str	r3, [r2, #8]
 80031e2:	e03d      	b.n	8003260 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80031e4:	78fa      	ldrb	r2, [r7, #3]
 80031e6:	6879      	ldr	r1, [r7, #4]
 80031e8:	4613      	mov	r3, r2
 80031ea:	011b      	lsls	r3, r3, #4
 80031ec:	1a9b      	subs	r3, r3, r2
 80031ee:	009b      	lsls	r3, r3, #2
 80031f0:	440b      	add	r3, r1
 80031f2:	3326      	adds	r3, #38	@ 0x26
 80031f4:	781b      	ldrb	r3, [r3, #0]
 80031f6:	2b03      	cmp	r3, #3
 80031f8:	d00a      	beq.n	8003210 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80031fa:	78fa      	ldrb	r2, [r7, #3]
 80031fc:	6879      	ldr	r1, [r7, #4]
 80031fe:	4613      	mov	r3, r2
 8003200:	011b      	lsls	r3, r3, #4
 8003202:	1a9b      	subs	r3, r3, r2
 8003204:	009b      	lsls	r3, r3, #2
 8003206:	440b      	add	r3, r1
 8003208:	3326      	adds	r3, #38	@ 0x26
 800320a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800320c:	2b01      	cmp	r3, #1
 800320e:	d127      	bne.n	8003260 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003210:	78fb      	ldrb	r3, [r7, #3]
 8003212:	015a      	lsls	r2, r3, #5
 8003214:	693b      	ldr	r3, [r7, #16]
 8003216:	4413      	add	r3, r2
 8003218:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	78fa      	ldrb	r2, [r7, #3]
 8003220:	0151      	lsls	r1, r2, #5
 8003222:	693a      	ldr	r2, [r7, #16]
 8003224:	440a      	add	r2, r1
 8003226:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800322a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800322e:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003230:	78fa      	ldrb	r2, [r7, #3]
 8003232:	6879      	ldr	r1, [r7, #4]
 8003234:	4613      	mov	r3, r2
 8003236:	011b      	lsls	r3, r3, #4
 8003238:	1a9b      	subs	r3, r3, r2
 800323a:	009b      	lsls	r3, r3, #2
 800323c:	440b      	add	r3, r1
 800323e:	334c      	adds	r3, #76	@ 0x4c
 8003240:	2201      	movs	r2, #1
 8003242:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003244:	78fa      	ldrb	r2, [r7, #3]
 8003246:	6879      	ldr	r1, [r7, #4]
 8003248:	4613      	mov	r3, r2
 800324a:	011b      	lsls	r3, r3, #4
 800324c:	1a9b      	subs	r3, r3, r2
 800324e:	009b      	lsls	r3, r3, #2
 8003250:	440b      	add	r3, r1
 8003252:	334c      	adds	r3, #76	@ 0x4c
 8003254:	781a      	ldrb	r2, [r3, #0]
 8003256:	78fb      	ldrb	r3, [r7, #3]
 8003258:	4619      	mov	r1, r3
 800325a:	6878      	ldr	r0, [r7, #4]
 800325c:	f007 f942 	bl	800a4e4 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	799b      	ldrb	r3, [r3, #6]
 8003264:	2b01      	cmp	r3, #1
 8003266:	d13b      	bne.n	80032e0 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8003268:	78fa      	ldrb	r2, [r7, #3]
 800326a:	6879      	ldr	r1, [r7, #4]
 800326c:	4613      	mov	r3, r2
 800326e:	011b      	lsls	r3, r3, #4
 8003270:	1a9b      	subs	r3, r3, r2
 8003272:	009b      	lsls	r3, r3, #2
 8003274:	440b      	add	r3, r1
 8003276:	3338      	adds	r3, #56	@ 0x38
 8003278:	6819      	ldr	r1, [r3, #0]
 800327a:	78fa      	ldrb	r2, [r7, #3]
 800327c:	6878      	ldr	r0, [r7, #4]
 800327e:	4613      	mov	r3, r2
 8003280:	011b      	lsls	r3, r3, #4
 8003282:	1a9b      	subs	r3, r3, r2
 8003284:	009b      	lsls	r3, r3, #2
 8003286:	4403      	add	r3, r0
 8003288:	3328      	adds	r3, #40	@ 0x28
 800328a:	881b      	ldrh	r3, [r3, #0]
 800328c:	440b      	add	r3, r1
 800328e:	1e59      	subs	r1, r3, #1
 8003290:	78fa      	ldrb	r2, [r7, #3]
 8003292:	6878      	ldr	r0, [r7, #4]
 8003294:	4613      	mov	r3, r2
 8003296:	011b      	lsls	r3, r3, #4
 8003298:	1a9b      	subs	r3, r3, r2
 800329a:	009b      	lsls	r3, r3, #2
 800329c:	4403      	add	r3, r0
 800329e:	3328      	adds	r3, #40	@ 0x28
 80032a0:	881b      	ldrh	r3, [r3, #0]
 80032a2:	fbb1 f3f3 	udiv	r3, r1, r3
 80032a6:	f003 0301 	and.w	r3, r3, #1
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	f000 8470 	beq.w	8003b90 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 80032b0:	78fa      	ldrb	r2, [r7, #3]
 80032b2:	6879      	ldr	r1, [r7, #4]
 80032b4:	4613      	mov	r3, r2
 80032b6:	011b      	lsls	r3, r3, #4
 80032b8:	1a9b      	subs	r3, r3, r2
 80032ba:	009b      	lsls	r3, r3, #2
 80032bc:	440b      	add	r3, r1
 80032be:	333c      	adds	r3, #60	@ 0x3c
 80032c0:	781b      	ldrb	r3, [r3, #0]
 80032c2:	78fa      	ldrb	r2, [r7, #3]
 80032c4:	f083 0301 	eor.w	r3, r3, #1
 80032c8:	b2d8      	uxtb	r0, r3
 80032ca:	6879      	ldr	r1, [r7, #4]
 80032cc:	4613      	mov	r3, r2
 80032ce:	011b      	lsls	r3, r3, #4
 80032d0:	1a9b      	subs	r3, r3, r2
 80032d2:	009b      	lsls	r3, r3, #2
 80032d4:	440b      	add	r3, r1
 80032d6:	333c      	adds	r3, #60	@ 0x3c
 80032d8:	4602      	mov	r2, r0
 80032da:	701a      	strb	r2, [r3, #0]
 80032dc:	f000 bc58 	b.w	8003b90 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 80032e0:	78fa      	ldrb	r2, [r7, #3]
 80032e2:	6879      	ldr	r1, [r7, #4]
 80032e4:	4613      	mov	r3, r2
 80032e6:	011b      	lsls	r3, r3, #4
 80032e8:	1a9b      	subs	r3, r3, r2
 80032ea:	009b      	lsls	r3, r3, #2
 80032ec:	440b      	add	r3, r1
 80032ee:	333c      	adds	r3, #60	@ 0x3c
 80032f0:	781b      	ldrb	r3, [r3, #0]
 80032f2:	78fa      	ldrb	r2, [r7, #3]
 80032f4:	f083 0301 	eor.w	r3, r3, #1
 80032f8:	b2d8      	uxtb	r0, r3
 80032fa:	6879      	ldr	r1, [r7, #4]
 80032fc:	4613      	mov	r3, r2
 80032fe:	011b      	lsls	r3, r3, #4
 8003300:	1a9b      	subs	r3, r3, r2
 8003302:	009b      	lsls	r3, r3, #2
 8003304:	440b      	add	r3, r1
 8003306:	333c      	adds	r3, #60	@ 0x3c
 8003308:	4602      	mov	r2, r0
 800330a:	701a      	strb	r2, [r3, #0]
 800330c:	f000 bc40 	b.w	8003b90 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	78fa      	ldrb	r2, [r7, #3]
 8003316:	4611      	mov	r1, r2
 8003318:	4618      	mov	r0, r3
 800331a:	f005 fd2e 	bl	8008d7a <USB_ReadChInterrupts>
 800331e:	4603      	mov	r3, r0
 8003320:	f003 0320 	and.w	r3, r3, #32
 8003324:	2b20      	cmp	r3, #32
 8003326:	d131      	bne.n	800338c <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003328:	78fb      	ldrb	r3, [r7, #3]
 800332a:	015a      	lsls	r2, r3, #5
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	4413      	add	r3, r2
 8003330:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003334:	461a      	mov	r2, r3
 8003336:	2320      	movs	r3, #32
 8003338:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 800333a:	78fa      	ldrb	r2, [r7, #3]
 800333c:	6879      	ldr	r1, [r7, #4]
 800333e:	4613      	mov	r3, r2
 8003340:	011b      	lsls	r3, r3, #4
 8003342:	1a9b      	subs	r3, r3, r2
 8003344:	009b      	lsls	r3, r3, #2
 8003346:	440b      	add	r3, r1
 8003348:	331a      	adds	r3, #26
 800334a:	781b      	ldrb	r3, [r3, #0]
 800334c:	2b01      	cmp	r3, #1
 800334e:	f040 841f 	bne.w	8003b90 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8003352:	78fa      	ldrb	r2, [r7, #3]
 8003354:	6879      	ldr	r1, [r7, #4]
 8003356:	4613      	mov	r3, r2
 8003358:	011b      	lsls	r3, r3, #4
 800335a:	1a9b      	subs	r3, r3, r2
 800335c:	009b      	lsls	r3, r3, #2
 800335e:	440b      	add	r3, r1
 8003360:	331b      	adds	r3, #27
 8003362:	2201      	movs	r2, #1
 8003364:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003366:	78fa      	ldrb	r2, [r7, #3]
 8003368:	6879      	ldr	r1, [r7, #4]
 800336a:	4613      	mov	r3, r2
 800336c:	011b      	lsls	r3, r3, #4
 800336e:	1a9b      	subs	r3, r3, r2
 8003370:	009b      	lsls	r3, r3, #2
 8003372:	440b      	add	r3, r1
 8003374:	334d      	adds	r3, #77	@ 0x4d
 8003376:	2203      	movs	r2, #3
 8003378:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	78fa      	ldrb	r2, [r7, #3]
 8003380:	4611      	mov	r1, r2
 8003382:	4618      	mov	r0, r3
 8003384:	f005 fd76 	bl	8008e74 <USB_HC_Halt>
 8003388:	f000 bc02 	b.w	8003b90 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	78fa      	ldrb	r2, [r7, #3]
 8003392:	4611      	mov	r1, r2
 8003394:	4618      	mov	r0, r3
 8003396:	f005 fcf0 	bl	8008d7a <USB_ReadChInterrupts>
 800339a:	4603      	mov	r3, r0
 800339c:	f003 0302 	and.w	r3, r3, #2
 80033a0:	2b02      	cmp	r3, #2
 80033a2:	f040 8305 	bne.w	80039b0 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80033a6:	78fb      	ldrb	r3, [r7, #3]
 80033a8:	015a      	lsls	r2, r3, #5
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	4413      	add	r3, r2
 80033ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033b2:	461a      	mov	r2, r3
 80033b4:	2302      	movs	r3, #2
 80033b6:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80033b8:	78fa      	ldrb	r2, [r7, #3]
 80033ba:	6879      	ldr	r1, [r7, #4]
 80033bc:	4613      	mov	r3, r2
 80033be:	011b      	lsls	r3, r3, #4
 80033c0:	1a9b      	subs	r3, r3, r2
 80033c2:	009b      	lsls	r3, r3, #2
 80033c4:	440b      	add	r3, r1
 80033c6:	334d      	adds	r3, #77	@ 0x4d
 80033c8:	781b      	ldrb	r3, [r3, #0]
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d114      	bne.n	80033f8 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80033ce:	78fa      	ldrb	r2, [r7, #3]
 80033d0:	6879      	ldr	r1, [r7, #4]
 80033d2:	4613      	mov	r3, r2
 80033d4:	011b      	lsls	r3, r3, #4
 80033d6:	1a9b      	subs	r3, r3, r2
 80033d8:	009b      	lsls	r3, r3, #2
 80033da:	440b      	add	r3, r1
 80033dc:	334d      	adds	r3, #77	@ 0x4d
 80033de:	2202      	movs	r2, #2
 80033e0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80033e2:	78fa      	ldrb	r2, [r7, #3]
 80033e4:	6879      	ldr	r1, [r7, #4]
 80033e6:	4613      	mov	r3, r2
 80033e8:	011b      	lsls	r3, r3, #4
 80033ea:	1a9b      	subs	r3, r3, r2
 80033ec:	009b      	lsls	r3, r3, #2
 80033ee:	440b      	add	r3, r1
 80033f0:	334c      	adds	r3, #76	@ 0x4c
 80033f2:	2201      	movs	r2, #1
 80033f4:	701a      	strb	r2, [r3, #0]
 80033f6:	e2cc      	b.n	8003992 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80033f8:	78fa      	ldrb	r2, [r7, #3]
 80033fa:	6879      	ldr	r1, [r7, #4]
 80033fc:	4613      	mov	r3, r2
 80033fe:	011b      	lsls	r3, r3, #4
 8003400:	1a9b      	subs	r3, r3, r2
 8003402:	009b      	lsls	r3, r3, #2
 8003404:	440b      	add	r3, r1
 8003406:	334d      	adds	r3, #77	@ 0x4d
 8003408:	781b      	ldrb	r3, [r3, #0]
 800340a:	2b06      	cmp	r3, #6
 800340c:	d114      	bne.n	8003438 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800340e:	78fa      	ldrb	r2, [r7, #3]
 8003410:	6879      	ldr	r1, [r7, #4]
 8003412:	4613      	mov	r3, r2
 8003414:	011b      	lsls	r3, r3, #4
 8003416:	1a9b      	subs	r3, r3, r2
 8003418:	009b      	lsls	r3, r3, #2
 800341a:	440b      	add	r3, r1
 800341c:	334d      	adds	r3, #77	@ 0x4d
 800341e:	2202      	movs	r2, #2
 8003420:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8003422:	78fa      	ldrb	r2, [r7, #3]
 8003424:	6879      	ldr	r1, [r7, #4]
 8003426:	4613      	mov	r3, r2
 8003428:	011b      	lsls	r3, r3, #4
 800342a:	1a9b      	subs	r3, r3, r2
 800342c:	009b      	lsls	r3, r3, #2
 800342e:	440b      	add	r3, r1
 8003430:	334c      	adds	r3, #76	@ 0x4c
 8003432:	2205      	movs	r2, #5
 8003434:	701a      	strb	r2, [r3, #0]
 8003436:	e2ac      	b.n	8003992 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003438:	78fa      	ldrb	r2, [r7, #3]
 800343a:	6879      	ldr	r1, [r7, #4]
 800343c:	4613      	mov	r3, r2
 800343e:	011b      	lsls	r3, r3, #4
 8003440:	1a9b      	subs	r3, r3, r2
 8003442:	009b      	lsls	r3, r3, #2
 8003444:	440b      	add	r3, r1
 8003446:	334d      	adds	r3, #77	@ 0x4d
 8003448:	781b      	ldrb	r3, [r3, #0]
 800344a:	2b07      	cmp	r3, #7
 800344c:	d00b      	beq.n	8003466 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 800344e:	78fa      	ldrb	r2, [r7, #3]
 8003450:	6879      	ldr	r1, [r7, #4]
 8003452:	4613      	mov	r3, r2
 8003454:	011b      	lsls	r3, r3, #4
 8003456:	1a9b      	subs	r3, r3, r2
 8003458:	009b      	lsls	r3, r3, #2
 800345a:	440b      	add	r3, r1
 800345c:	334d      	adds	r3, #77	@ 0x4d
 800345e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003460:	2b09      	cmp	r3, #9
 8003462:	f040 80a6 	bne.w	80035b2 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003466:	78fa      	ldrb	r2, [r7, #3]
 8003468:	6879      	ldr	r1, [r7, #4]
 800346a:	4613      	mov	r3, r2
 800346c:	011b      	lsls	r3, r3, #4
 800346e:	1a9b      	subs	r3, r3, r2
 8003470:	009b      	lsls	r3, r3, #2
 8003472:	440b      	add	r3, r1
 8003474:	334d      	adds	r3, #77	@ 0x4d
 8003476:	2202      	movs	r2, #2
 8003478:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800347a:	78fa      	ldrb	r2, [r7, #3]
 800347c:	6879      	ldr	r1, [r7, #4]
 800347e:	4613      	mov	r3, r2
 8003480:	011b      	lsls	r3, r3, #4
 8003482:	1a9b      	subs	r3, r3, r2
 8003484:	009b      	lsls	r3, r3, #2
 8003486:	440b      	add	r3, r1
 8003488:	3344      	adds	r3, #68	@ 0x44
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	1c59      	adds	r1, r3, #1
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	4613      	mov	r3, r2
 8003492:	011b      	lsls	r3, r3, #4
 8003494:	1a9b      	subs	r3, r3, r2
 8003496:	009b      	lsls	r3, r3, #2
 8003498:	4403      	add	r3, r0
 800349a:	3344      	adds	r3, #68	@ 0x44
 800349c:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800349e:	78fa      	ldrb	r2, [r7, #3]
 80034a0:	6879      	ldr	r1, [r7, #4]
 80034a2:	4613      	mov	r3, r2
 80034a4:	011b      	lsls	r3, r3, #4
 80034a6:	1a9b      	subs	r3, r3, r2
 80034a8:	009b      	lsls	r3, r3, #2
 80034aa:	440b      	add	r3, r1
 80034ac:	3344      	adds	r3, #68	@ 0x44
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	2b02      	cmp	r3, #2
 80034b2:	d943      	bls.n	800353c <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80034b4:	78fa      	ldrb	r2, [r7, #3]
 80034b6:	6879      	ldr	r1, [r7, #4]
 80034b8:	4613      	mov	r3, r2
 80034ba:	011b      	lsls	r3, r3, #4
 80034bc:	1a9b      	subs	r3, r3, r2
 80034be:	009b      	lsls	r3, r3, #2
 80034c0:	440b      	add	r3, r1
 80034c2:	3344      	adds	r3, #68	@ 0x44
 80034c4:	2200      	movs	r2, #0
 80034c6:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 80034c8:	78fa      	ldrb	r2, [r7, #3]
 80034ca:	6879      	ldr	r1, [r7, #4]
 80034cc:	4613      	mov	r3, r2
 80034ce:	011b      	lsls	r3, r3, #4
 80034d0:	1a9b      	subs	r3, r3, r2
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	440b      	add	r3, r1
 80034d6:	331a      	adds	r3, #26
 80034d8:	781b      	ldrb	r3, [r3, #0]
 80034da:	2b01      	cmp	r3, #1
 80034dc:	d123      	bne.n	8003526 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 80034de:	78fa      	ldrb	r2, [r7, #3]
 80034e0:	6879      	ldr	r1, [r7, #4]
 80034e2:	4613      	mov	r3, r2
 80034e4:	011b      	lsls	r3, r3, #4
 80034e6:	1a9b      	subs	r3, r3, r2
 80034e8:	009b      	lsls	r3, r3, #2
 80034ea:	440b      	add	r3, r1
 80034ec:	331b      	adds	r3, #27
 80034ee:	2200      	movs	r2, #0
 80034f0:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 80034f2:	78fa      	ldrb	r2, [r7, #3]
 80034f4:	6879      	ldr	r1, [r7, #4]
 80034f6:	4613      	mov	r3, r2
 80034f8:	011b      	lsls	r3, r3, #4
 80034fa:	1a9b      	subs	r3, r3, r2
 80034fc:	009b      	lsls	r3, r3, #2
 80034fe:	440b      	add	r3, r1
 8003500:	331c      	adds	r3, #28
 8003502:	2200      	movs	r2, #0
 8003504:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003506:	78fb      	ldrb	r3, [r7, #3]
 8003508:	015a      	lsls	r2, r3, #5
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	4413      	add	r3, r2
 800350e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	78fa      	ldrb	r2, [r7, #3]
 8003516:	0151      	lsls	r1, r2, #5
 8003518:	693a      	ldr	r2, [r7, #16]
 800351a:	440a      	add	r2, r1
 800351c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003520:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003524:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003526:	78fa      	ldrb	r2, [r7, #3]
 8003528:	6879      	ldr	r1, [r7, #4]
 800352a:	4613      	mov	r3, r2
 800352c:	011b      	lsls	r3, r3, #4
 800352e:	1a9b      	subs	r3, r3, r2
 8003530:	009b      	lsls	r3, r3, #2
 8003532:	440b      	add	r3, r1
 8003534:	334c      	adds	r3, #76	@ 0x4c
 8003536:	2204      	movs	r2, #4
 8003538:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800353a:	e229      	b.n	8003990 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800353c:	78fa      	ldrb	r2, [r7, #3]
 800353e:	6879      	ldr	r1, [r7, #4]
 8003540:	4613      	mov	r3, r2
 8003542:	011b      	lsls	r3, r3, #4
 8003544:	1a9b      	subs	r3, r3, r2
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	440b      	add	r3, r1
 800354a:	334c      	adds	r3, #76	@ 0x4c
 800354c:	2202      	movs	r2, #2
 800354e:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003550:	78fa      	ldrb	r2, [r7, #3]
 8003552:	6879      	ldr	r1, [r7, #4]
 8003554:	4613      	mov	r3, r2
 8003556:	011b      	lsls	r3, r3, #4
 8003558:	1a9b      	subs	r3, r3, r2
 800355a:	009b      	lsls	r3, r3, #2
 800355c:	440b      	add	r3, r1
 800355e:	3326      	adds	r3, #38	@ 0x26
 8003560:	781b      	ldrb	r3, [r3, #0]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d00b      	beq.n	800357e <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003566:	78fa      	ldrb	r2, [r7, #3]
 8003568:	6879      	ldr	r1, [r7, #4]
 800356a:	4613      	mov	r3, r2
 800356c:	011b      	lsls	r3, r3, #4
 800356e:	1a9b      	subs	r3, r3, r2
 8003570:	009b      	lsls	r3, r3, #2
 8003572:	440b      	add	r3, r1
 8003574:	3326      	adds	r3, #38	@ 0x26
 8003576:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003578:	2b02      	cmp	r3, #2
 800357a:	f040 8209 	bne.w	8003990 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800357e:	78fb      	ldrb	r3, [r7, #3]
 8003580:	015a      	lsls	r2, r3, #5
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	4413      	add	r3, r2
 8003586:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003594:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800359c:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800359e:	78fb      	ldrb	r3, [r7, #3]
 80035a0:	015a      	lsls	r2, r3, #5
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	4413      	add	r3, r2
 80035a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035aa:	461a      	mov	r2, r3
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80035b0:	e1ee      	b.n	8003990 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80035b2:	78fa      	ldrb	r2, [r7, #3]
 80035b4:	6879      	ldr	r1, [r7, #4]
 80035b6:	4613      	mov	r3, r2
 80035b8:	011b      	lsls	r3, r3, #4
 80035ba:	1a9b      	subs	r3, r3, r2
 80035bc:	009b      	lsls	r3, r3, #2
 80035be:	440b      	add	r3, r1
 80035c0:	334d      	adds	r3, #77	@ 0x4d
 80035c2:	781b      	ldrb	r3, [r3, #0]
 80035c4:	2b05      	cmp	r3, #5
 80035c6:	f040 80c8 	bne.w	800375a <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80035ca:	78fa      	ldrb	r2, [r7, #3]
 80035cc:	6879      	ldr	r1, [r7, #4]
 80035ce:	4613      	mov	r3, r2
 80035d0:	011b      	lsls	r3, r3, #4
 80035d2:	1a9b      	subs	r3, r3, r2
 80035d4:	009b      	lsls	r3, r3, #2
 80035d6:	440b      	add	r3, r1
 80035d8:	334d      	adds	r3, #77	@ 0x4d
 80035da:	2202      	movs	r2, #2
 80035dc:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80035de:	78fa      	ldrb	r2, [r7, #3]
 80035e0:	6879      	ldr	r1, [r7, #4]
 80035e2:	4613      	mov	r3, r2
 80035e4:	011b      	lsls	r3, r3, #4
 80035e6:	1a9b      	subs	r3, r3, r2
 80035e8:	009b      	lsls	r3, r3, #2
 80035ea:	440b      	add	r3, r1
 80035ec:	331b      	adds	r3, #27
 80035ee:	781b      	ldrb	r3, [r3, #0]
 80035f0:	2b01      	cmp	r3, #1
 80035f2:	f040 81ce 	bne.w	8003992 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80035f6:	78fa      	ldrb	r2, [r7, #3]
 80035f8:	6879      	ldr	r1, [r7, #4]
 80035fa:	4613      	mov	r3, r2
 80035fc:	011b      	lsls	r3, r3, #4
 80035fe:	1a9b      	subs	r3, r3, r2
 8003600:	009b      	lsls	r3, r3, #2
 8003602:	440b      	add	r3, r1
 8003604:	3326      	adds	r3, #38	@ 0x26
 8003606:	781b      	ldrb	r3, [r3, #0]
 8003608:	2b03      	cmp	r3, #3
 800360a:	d16b      	bne.n	80036e4 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 800360c:	78fa      	ldrb	r2, [r7, #3]
 800360e:	6879      	ldr	r1, [r7, #4]
 8003610:	4613      	mov	r3, r2
 8003612:	011b      	lsls	r3, r3, #4
 8003614:	1a9b      	subs	r3, r3, r2
 8003616:	009b      	lsls	r3, r3, #2
 8003618:	440b      	add	r3, r1
 800361a:	3348      	adds	r3, #72	@ 0x48
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	1c59      	adds	r1, r3, #1
 8003620:	6878      	ldr	r0, [r7, #4]
 8003622:	4613      	mov	r3, r2
 8003624:	011b      	lsls	r3, r3, #4
 8003626:	1a9b      	subs	r3, r3, r2
 8003628:	009b      	lsls	r3, r3, #2
 800362a:	4403      	add	r3, r0
 800362c:	3348      	adds	r3, #72	@ 0x48
 800362e:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8003630:	78fa      	ldrb	r2, [r7, #3]
 8003632:	6879      	ldr	r1, [r7, #4]
 8003634:	4613      	mov	r3, r2
 8003636:	011b      	lsls	r3, r3, #4
 8003638:	1a9b      	subs	r3, r3, r2
 800363a:	009b      	lsls	r3, r3, #2
 800363c:	440b      	add	r3, r1
 800363e:	3348      	adds	r3, #72	@ 0x48
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	2b02      	cmp	r3, #2
 8003644:	d943      	bls.n	80036ce <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8003646:	78fa      	ldrb	r2, [r7, #3]
 8003648:	6879      	ldr	r1, [r7, #4]
 800364a:	4613      	mov	r3, r2
 800364c:	011b      	lsls	r3, r3, #4
 800364e:	1a9b      	subs	r3, r3, r2
 8003650:	009b      	lsls	r3, r3, #2
 8003652:	440b      	add	r3, r1
 8003654:	3348      	adds	r3, #72	@ 0x48
 8003656:	2200      	movs	r2, #0
 8003658:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 800365a:	78fa      	ldrb	r2, [r7, #3]
 800365c:	6879      	ldr	r1, [r7, #4]
 800365e:	4613      	mov	r3, r2
 8003660:	011b      	lsls	r3, r3, #4
 8003662:	1a9b      	subs	r3, r3, r2
 8003664:	009b      	lsls	r3, r3, #2
 8003666:	440b      	add	r3, r1
 8003668:	331b      	adds	r3, #27
 800366a:	2200      	movs	r2, #0
 800366c:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 800366e:	78fa      	ldrb	r2, [r7, #3]
 8003670:	6879      	ldr	r1, [r7, #4]
 8003672:	4613      	mov	r3, r2
 8003674:	011b      	lsls	r3, r3, #4
 8003676:	1a9b      	subs	r3, r3, r2
 8003678:	009b      	lsls	r3, r3, #2
 800367a:	440b      	add	r3, r1
 800367c:	3344      	adds	r3, #68	@ 0x44
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	2b02      	cmp	r3, #2
 8003682:	d809      	bhi.n	8003698 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8003684:	78fa      	ldrb	r2, [r7, #3]
 8003686:	6879      	ldr	r1, [r7, #4]
 8003688:	4613      	mov	r3, r2
 800368a:	011b      	lsls	r3, r3, #4
 800368c:	1a9b      	subs	r3, r3, r2
 800368e:	009b      	lsls	r3, r3, #2
 8003690:	440b      	add	r3, r1
 8003692:	331c      	adds	r3, #28
 8003694:	2201      	movs	r2, #1
 8003696:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003698:	78fb      	ldrb	r3, [r7, #3]
 800369a:	015a      	lsls	r2, r3, #5
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	4413      	add	r3, r2
 80036a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	78fa      	ldrb	r2, [r7, #3]
 80036a8:	0151      	lsls	r1, r2, #5
 80036aa:	693a      	ldr	r2, [r7, #16]
 80036ac:	440a      	add	r2, r1
 80036ae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80036b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036b6:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 80036b8:	78fa      	ldrb	r2, [r7, #3]
 80036ba:	6879      	ldr	r1, [r7, #4]
 80036bc:	4613      	mov	r3, r2
 80036be:	011b      	lsls	r3, r3, #4
 80036c0:	1a9b      	subs	r3, r3, r2
 80036c2:	009b      	lsls	r3, r3, #2
 80036c4:	440b      	add	r3, r1
 80036c6:	334c      	adds	r3, #76	@ 0x4c
 80036c8:	2204      	movs	r2, #4
 80036ca:	701a      	strb	r2, [r3, #0]
 80036cc:	e014      	b.n	80036f8 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80036ce:	78fa      	ldrb	r2, [r7, #3]
 80036d0:	6879      	ldr	r1, [r7, #4]
 80036d2:	4613      	mov	r3, r2
 80036d4:	011b      	lsls	r3, r3, #4
 80036d6:	1a9b      	subs	r3, r3, r2
 80036d8:	009b      	lsls	r3, r3, #2
 80036da:	440b      	add	r3, r1
 80036dc:	334c      	adds	r3, #76	@ 0x4c
 80036de:	2202      	movs	r2, #2
 80036e0:	701a      	strb	r2, [r3, #0]
 80036e2:	e009      	b.n	80036f8 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80036e4:	78fa      	ldrb	r2, [r7, #3]
 80036e6:	6879      	ldr	r1, [r7, #4]
 80036e8:	4613      	mov	r3, r2
 80036ea:	011b      	lsls	r3, r3, #4
 80036ec:	1a9b      	subs	r3, r3, r2
 80036ee:	009b      	lsls	r3, r3, #2
 80036f0:	440b      	add	r3, r1
 80036f2:	334c      	adds	r3, #76	@ 0x4c
 80036f4:	2202      	movs	r2, #2
 80036f6:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80036f8:	78fa      	ldrb	r2, [r7, #3]
 80036fa:	6879      	ldr	r1, [r7, #4]
 80036fc:	4613      	mov	r3, r2
 80036fe:	011b      	lsls	r3, r3, #4
 8003700:	1a9b      	subs	r3, r3, r2
 8003702:	009b      	lsls	r3, r3, #2
 8003704:	440b      	add	r3, r1
 8003706:	3326      	adds	r3, #38	@ 0x26
 8003708:	781b      	ldrb	r3, [r3, #0]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d00b      	beq.n	8003726 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800370e:	78fa      	ldrb	r2, [r7, #3]
 8003710:	6879      	ldr	r1, [r7, #4]
 8003712:	4613      	mov	r3, r2
 8003714:	011b      	lsls	r3, r3, #4
 8003716:	1a9b      	subs	r3, r3, r2
 8003718:	009b      	lsls	r3, r3, #2
 800371a:	440b      	add	r3, r1
 800371c:	3326      	adds	r3, #38	@ 0x26
 800371e:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003720:	2b02      	cmp	r3, #2
 8003722:	f040 8136 	bne.w	8003992 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003726:	78fb      	ldrb	r3, [r7, #3]
 8003728:	015a      	lsls	r2, r3, #5
 800372a:	693b      	ldr	r3, [r7, #16]
 800372c:	4413      	add	r3, r2
 800372e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800373c:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003744:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003746:	78fb      	ldrb	r3, [r7, #3]
 8003748:	015a      	lsls	r2, r3, #5
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	4413      	add	r3, r2
 800374e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003752:	461a      	mov	r2, r3
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	6013      	str	r3, [r2, #0]
 8003758:	e11b      	b.n	8003992 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800375a:	78fa      	ldrb	r2, [r7, #3]
 800375c:	6879      	ldr	r1, [r7, #4]
 800375e:	4613      	mov	r3, r2
 8003760:	011b      	lsls	r3, r3, #4
 8003762:	1a9b      	subs	r3, r3, r2
 8003764:	009b      	lsls	r3, r3, #2
 8003766:	440b      	add	r3, r1
 8003768:	334d      	adds	r3, #77	@ 0x4d
 800376a:	781b      	ldrb	r3, [r3, #0]
 800376c:	2b03      	cmp	r3, #3
 800376e:	f040 8081 	bne.w	8003874 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003772:	78fa      	ldrb	r2, [r7, #3]
 8003774:	6879      	ldr	r1, [r7, #4]
 8003776:	4613      	mov	r3, r2
 8003778:	011b      	lsls	r3, r3, #4
 800377a:	1a9b      	subs	r3, r3, r2
 800377c:	009b      	lsls	r3, r3, #2
 800377e:	440b      	add	r3, r1
 8003780:	334d      	adds	r3, #77	@ 0x4d
 8003782:	2202      	movs	r2, #2
 8003784:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003786:	78fa      	ldrb	r2, [r7, #3]
 8003788:	6879      	ldr	r1, [r7, #4]
 800378a:	4613      	mov	r3, r2
 800378c:	011b      	lsls	r3, r3, #4
 800378e:	1a9b      	subs	r3, r3, r2
 8003790:	009b      	lsls	r3, r3, #2
 8003792:	440b      	add	r3, r1
 8003794:	331b      	adds	r3, #27
 8003796:	781b      	ldrb	r3, [r3, #0]
 8003798:	2b01      	cmp	r3, #1
 800379a:	f040 80fa 	bne.w	8003992 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800379e:	78fa      	ldrb	r2, [r7, #3]
 80037a0:	6879      	ldr	r1, [r7, #4]
 80037a2:	4613      	mov	r3, r2
 80037a4:	011b      	lsls	r3, r3, #4
 80037a6:	1a9b      	subs	r3, r3, r2
 80037a8:	009b      	lsls	r3, r3, #2
 80037aa:	440b      	add	r3, r1
 80037ac:	334c      	adds	r3, #76	@ 0x4c
 80037ae:	2202      	movs	r2, #2
 80037b0:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80037b2:	78fb      	ldrb	r3, [r7, #3]
 80037b4:	015a      	lsls	r2, r3, #5
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	4413      	add	r3, r2
 80037ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	78fa      	ldrb	r2, [r7, #3]
 80037c2:	0151      	lsls	r1, r2, #5
 80037c4:	693a      	ldr	r2, [r7, #16]
 80037c6:	440a      	add	r2, r1
 80037c8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80037cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037d0:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80037d2:	78fb      	ldrb	r3, [r7, #3]
 80037d4:	015a      	lsls	r2, r3, #5
 80037d6:	693b      	ldr	r3, [r7, #16]
 80037d8:	4413      	add	r3, r2
 80037da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037de:	68db      	ldr	r3, [r3, #12]
 80037e0:	78fa      	ldrb	r2, [r7, #3]
 80037e2:	0151      	lsls	r1, r2, #5
 80037e4:	693a      	ldr	r2, [r7, #16]
 80037e6:	440a      	add	r2, r1
 80037e8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80037ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80037f0:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 80037f2:	78fb      	ldrb	r3, [r7, #3]
 80037f4:	015a      	lsls	r2, r3, #5
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	4413      	add	r3, r2
 80037fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037fe:	68db      	ldr	r3, [r3, #12]
 8003800:	78fa      	ldrb	r2, [r7, #3]
 8003802:	0151      	lsls	r1, r2, #5
 8003804:	693a      	ldr	r2, [r7, #16]
 8003806:	440a      	add	r2, r1
 8003808:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800380c:	f023 0320 	bic.w	r3, r3, #32
 8003810:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003812:	78fa      	ldrb	r2, [r7, #3]
 8003814:	6879      	ldr	r1, [r7, #4]
 8003816:	4613      	mov	r3, r2
 8003818:	011b      	lsls	r3, r3, #4
 800381a:	1a9b      	subs	r3, r3, r2
 800381c:	009b      	lsls	r3, r3, #2
 800381e:	440b      	add	r3, r1
 8003820:	3326      	adds	r3, #38	@ 0x26
 8003822:	781b      	ldrb	r3, [r3, #0]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d00b      	beq.n	8003840 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003828:	78fa      	ldrb	r2, [r7, #3]
 800382a:	6879      	ldr	r1, [r7, #4]
 800382c:	4613      	mov	r3, r2
 800382e:	011b      	lsls	r3, r3, #4
 8003830:	1a9b      	subs	r3, r3, r2
 8003832:	009b      	lsls	r3, r3, #2
 8003834:	440b      	add	r3, r1
 8003836:	3326      	adds	r3, #38	@ 0x26
 8003838:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800383a:	2b02      	cmp	r3, #2
 800383c:	f040 80a9 	bne.w	8003992 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003840:	78fb      	ldrb	r3, [r7, #3]
 8003842:	015a      	lsls	r2, r3, #5
 8003844:	693b      	ldr	r3, [r7, #16]
 8003846:	4413      	add	r3, r2
 8003848:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003856:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800385e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003860:	78fb      	ldrb	r3, [r7, #3]
 8003862:	015a      	lsls	r2, r3, #5
 8003864:	693b      	ldr	r3, [r7, #16]
 8003866:	4413      	add	r3, r2
 8003868:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800386c:	461a      	mov	r2, r3
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	6013      	str	r3, [r2, #0]
 8003872:	e08e      	b.n	8003992 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003874:	78fa      	ldrb	r2, [r7, #3]
 8003876:	6879      	ldr	r1, [r7, #4]
 8003878:	4613      	mov	r3, r2
 800387a:	011b      	lsls	r3, r3, #4
 800387c:	1a9b      	subs	r3, r3, r2
 800387e:	009b      	lsls	r3, r3, #2
 8003880:	440b      	add	r3, r1
 8003882:	334d      	adds	r3, #77	@ 0x4d
 8003884:	781b      	ldrb	r3, [r3, #0]
 8003886:	2b04      	cmp	r3, #4
 8003888:	d143      	bne.n	8003912 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800388a:	78fa      	ldrb	r2, [r7, #3]
 800388c:	6879      	ldr	r1, [r7, #4]
 800388e:	4613      	mov	r3, r2
 8003890:	011b      	lsls	r3, r3, #4
 8003892:	1a9b      	subs	r3, r3, r2
 8003894:	009b      	lsls	r3, r3, #2
 8003896:	440b      	add	r3, r1
 8003898:	334d      	adds	r3, #77	@ 0x4d
 800389a:	2202      	movs	r2, #2
 800389c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800389e:	78fa      	ldrb	r2, [r7, #3]
 80038a0:	6879      	ldr	r1, [r7, #4]
 80038a2:	4613      	mov	r3, r2
 80038a4:	011b      	lsls	r3, r3, #4
 80038a6:	1a9b      	subs	r3, r3, r2
 80038a8:	009b      	lsls	r3, r3, #2
 80038aa:	440b      	add	r3, r1
 80038ac:	334c      	adds	r3, #76	@ 0x4c
 80038ae:	2202      	movs	r2, #2
 80038b0:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80038b2:	78fa      	ldrb	r2, [r7, #3]
 80038b4:	6879      	ldr	r1, [r7, #4]
 80038b6:	4613      	mov	r3, r2
 80038b8:	011b      	lsls	r3, r3, #4
 80038ba:	1a9b      	subs	r3, r3, r2
 80038bc:	009b      	lsls	r3, r3, #2
 80038be:	440b      	add	r3, r1
 80038c0:	3326      	adds	r3, #38	@ 0x26
 80038c2:	781b      	ldrb	r3, [r3, #0]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d00a      	beq.n	80038de <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80038c8:	78fa      	ldrb	r2, [r7, #3]
 80038ca:	6879      	ldr	r1, [r7, #4]
 80038cc:	4613      	mov	r3, r2
 80038ce:	011b      	lsls	r3, r3, #4
 80038d0:	1a9b      	subs	r3, r3, r2
 80038d2:	009b      	lsls	r3, r3, #2
 80038d4:	440b      	add	r3, r1
 80038d6:	3326      	adds	r3, #38	@ 0x26
 80038d8:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80038da:	2b02      	cmp	r3, #2
 80038dc:	d159      	bne.n	8003992 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80038de:	78fb      	ldrb	r3, [r7, #3]
 80038e0:	015a      	lsls	r2, r3, #5
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	4413      	add	r3, r2
 80038e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80038f4:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80038fc:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80038fe:	78fb      	ldrb	r3, [r7, #3]
 8003900:	015a      	lsls	r2, r3, #5
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	4413      	add	r3, r2
 8003906:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800390a:	461a      	mov	r2, r3
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	6013      	str	r3, [r2, #0]
 8003910:	e03f      	b.n	8003992 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8003912:	78fa      	ldrb	r2, [r7, #3]
 8003914:	6879      	ldr	r1, [r7, #4]
 8003916:	4613      	mov	r3, r2
 8003918:	011b      	lsls	r3, r3, #4
 800391a:	1a9b      	subs	r3, r3, r2
 800391c:	009b      	lsls	r3, r3, #2
 800391e:	440b      	add	r3, r1
 8003920:	334d      	adds	r3, #77	@ 0x4d
 8003922:	781b      	ldrb	r3, [r3, #0]
 8003924:	2b08      	cmp	r3, #8
 8003926:	d126      	bne.n	8003976 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003928:	78fa      	ldrb	r2, [r7, #3]
 800392a:	6879      	ldr	r1, [r7, #4]
 800392c:	4613      	mov	r3, r2
 800392e:	011b      	lsls	r3, r3, #4
 8003930:	1a9b      	subs	r3, r3, r2
 8003932:	009b      	lsls	r3, r3, #2
 8003934:	440b      	add	r3, r1
 8003936:	334d      	adds	r3, #77	@ 0x4d
 8003938:	2202      	movs	r2, #2
 800393a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800393c:	78fa      	ldrb	r2, [r7, #3]
 800393e:	6879      	ldr	r1, [r7, #4]
 8003940:	4613      	mov	r3, r2
 8003942:	011b      	lsls	r3, r3, #4
 8003944:	1a9b      	subs	r3, r3, r2
 8003946:	009b      	lsls	r3, r3, #2
 8003948:	440b      	add	r3, r1
 800394a:	3344      	adds	r3, #68	@ 0x44
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	1c59      	adds	r1, r3, #1
 8003950:	6878      	ldr	r0, [r7, #4]
 8003952:	4613      	mov	r3, r2
 8003954:	011b      	lsls	r3, r3, #4
 8003956:	1a9b      	subs	r3, r3, r2
 8003958:	009b      	lsls	r3, r3, #2
 800395a:	4403      	add	r3, r0
 800395c:	3344      	adds	r3, #68	@ 0x44
 800395e:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8003960:	78fa      	ldrb	r2, [r7, #3]
 8003962:	6879      	ldr	r1, [r7, #4]
 8003964:	4613      	mov	r3, r2
 8003966:	011b      	lsls	r3, r3, #4
 8003968:	1a9b      	subs	r3, r3, r2
 800396a:	009b      	lsls	r3, r3, #2
 800396c:	440b      	add	r3, r1
 800396e:	334c      	adds	r3, #76	@ 0x4c
 8003970:	2204      	movs	r2, #4
 8003972:	701a      	strb	r2, [r3, #0]
 8003974:	e00d      	b.n	8003992 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8003976:	78fa      	ldrb	r2, [r7, #3]
 8003978:	6879      	ldr	r1, [r7, #4]
 800397a:	4613      	mov	r3, r2
 800397c:	011b      	lsls	r3, r3, #4
 800397e:	1a9b      	subs	r3, r3, r2
 8003980:	009b      	lsls	r3, r3, #2
 8003982:	440b      	add	r3, r1
 8003984:	334d      	adds	r3, #77	@ 0x4d
 8003986:	781b      	ldrb	r3, [r3, #0]
 8003988:	2b02      	cmp	r3, #2
 800398a:	f000 8100 	beq.w	8003b8e <HCD_HC_IN_IRQHandler+0xcca>
 800398e:	e000      	b.n	8003992 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003990:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003992:	78fa      	ldrb	r2, [r7, #3]
 8003994:	6879      	ldr	r1, [r7, #4]
 8003996:	4613      	mov	r3, r2
 8003998:	011b      	lsls	r3, r3, #4
 800399a:	1a9b      	subs	r3, r3, r2
 800399c:	009b      	lsls	r3, r3, #2
 800399e:	440b      	add	r3, r1
 80039a0:	334c      	adds	r3, #76	@ 0x4c
 80039a2:	781a      	ldrb	r2, [r3, #0]
 80039a4:	78fb      	ldrb	r3, [r7, #3]
 80039a6:	4619      	mov	r1, r3
 80039a8:	6878      	ldr	r0, [r7, #4]
 80039aa:	f006 fd9b 	bl	800a4e4 <HAL_HCD_HC_NotifyURBChange_Callback>
 80039ae:	e0ef      	b.n	8003b90 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	78fa      	ldrb	r2, [r7, #3]
 80039b6:	4611      	mov	r1, r2
 80039b8:	4618      	mov	r0, r3
 80039ba:	f005 f9de 	bl	8008d7a <USB_ReadChInterrupts>
 80039be:	4603      	mov	r3, r0
 80039c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039c4:	2b40      	cmp	r3, #64	@ 0x40
 80039c6:	d12f      	bne.n	8003a28 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80039c8:	78fb      	ldrb	r3, [r7, #3]
 80039ca:	015a      	lsls	r2, r3, #5
 80039cc:	693b      	ldr	r3, [r7, #16]
 80039ce:	4413      	add	r3, r2
 80039d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039d4:	461a      	mov	r2, r3
 80039d6:	2340      	movs	r3, #64	@ 0x40
 80039d8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 80039da:	78fa      	ldrb	r2, [r7, #3]
 80039dc:	6879      	ldr	r1, [r7, #4]
 80039de:	4613      	mov	r3, r2
 80039e0:	011b      	lsls	r3, r3, #4
 80039e2:	1a9b      	subs	r3, r3, r2
 80039e4:	009b      	lsls	r3, r3, #2
 80039e6:	440b      	add	r3, r1
 80039e8:	334d      	adds	r3, #77	@ 0x4d
 80039ea:	2205      	movs	r2, #5
 80039ec:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80039ee:	78fa      	ldrb	r2, [r7, #3]
 80039f0:	6879      	ldr	r1, [r7, #4]
 80039f2:	4613      	mov	r3, r2
 80039f4:	011b      	lsls	r3, r3, #4
 80039f6:	1a9b      	subs	r3, r3, r2
 80039f8:	009b      	lsls	r3, r3, #2
 80039fa:	440b      	add	r3, r1
 80039fc:	331a      	adds	r3, #26
 80039fe:	781b      	ldrb	r3, [r3, #0]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d109      	bne.n	8003a18 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003a04:	78fa      	ldrb	r2, [r7, #3]
 8003a06:	6879      	ldr	r1, [r7, #4]
 8003a08:	4613      	mov	r3, r2
 8003a0a:	011b      	lsls	r3, r3, #4
 8003a0c:	1a9b      	subs	r3, r3, r2
 8003a0e:	009b      	lsls	r3, r3, #2
 8003a10:	440b      	add	r3, r1
 8003a12:	3344      	adds	r3, #68	@ 0x44
 8003a14:	2200      	movs	r2, #0
 8003a16:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	78fa      	ldrb	r2, [r7, #3]
 8003a1e:	4611      	mov	r1, r2
 8003a20:	4618      	mov	r0, r3
 8003a22:	f005 fa27 	bl	8008e74 <USB_HC_Halt>
 8003a26:	e0b3      	b.n	8003b90 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	78fa      	ldrb	r2, [r7, #3]
 8003a2e:	4611      	mov	r1, r2
 8003a30:	4618      	mov	r0, r3
 8003a32:	f005 f9a2 	bl	8008d7a <USB_ReadChInterrupts>
 8003a36:	4603      	mov	r3, r0
 8003a38:	f003 0310 	and.w	r3, r3, #16
 8003a3c:	2b10      	cmp	r3, #16
 8003a3e:	f040 80a7 	bne.w	8003b90 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003a42:	78fa      	ldrb	r2, [r7, #3]
 8003a44:	6879      	ldr	r1, [r7, #4]
 8003a46:	4613      	mov	r3, r2
 8003a48:	011b      	lsls	r3, r3, #4
 8003a4a:	1a9b      	subs	r3, r3, r2
 8003a4c:	009b      	lsls	r3, r3, #2
 8003a4e:	440b      	add	r3, r1
 8003a50:	3326      	adds	r3, #38	@ 0x26
 8003a52:	781b      	ldrb	r3, [r3, #0]
 8003a54:	2b03      	cmp	r3, #3
 8003a56:	d11b      	bne.n	8003a90 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003a58:	78fa      	ldrb	r2, [r7, #3]
 8003a5a:	6879      	ldr	r1, [r7, #4]
 8003a5c:	4613      	mov	r3, r2
 8003a5e:	011b      	lsls	r3, r3, #4
 8003a60:	1a9b      	subs	r3, r3, r2
 8003a62:	009b      	lsls	r3, r3, #2
 8003a64:	440b      	add	r3, r1
 8003a66:	3344      	adds	r3, #68	@ 0x44
 8003a68:	2200      	movs	r2, #0
 8003a6a:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8003a6c:	78fa      	ldrb	r2, [r7, #3]
 8003a6e:	6879      	ldr	r1, [r7, #4]
 8003a70:	4613      	mov	r3, r2
 8003a72:	011b      	lsls	r3, r3, #4
 8003a74:	1a9b      	subs	r3, r3, r2
 8003a76:	009b      	lsls	r3, r3, #2
 8003a78:	440b      	add	r3, r1
 8003a7a:	334d      	adds	r3, #77	@ 0x4d
 8003a7c:	2204      	movs	r2, #4
 8003a7e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	78fa      	ldrb	r2, [r7, #3]
 8003a86:	4611      	mov	r1, r2
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f005 f9f3 	bl	8008e74 <USB_HC_Halt>
 8003a8e:	e03f      	b.n	8003b10 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003a90:	78fa      	ldrb	r2, [r7, #3]
 8003a92:	6879      	ldr	r1, [r7, #4]
 8003a94:	4613      	mov	r3, r2
 8003a96:	011b      	lsls	r3, r3, #4
 8003a98:	1a9b      	subs	r3, r3, r2
 8003a9a:	009b      	lsls	r3, r3, #2
 8003a9c:	440b      	add	r3, r1
 8003a9e:	3326      	adds	r3, #38	@ 0x26
 8003aa0:	781b      	ldrb	r3, [r3, #0]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d00a      	beq.n	8003abc <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003aa6:	78fa      	ldrb	r2, [r7, #3]
 8003aa8:	6879      	ldr	r1, [r7, #4]
 8003aaa:	4613      	mov	r3, r2
 8003aac:	011b      	lsls	r3, r3, #4
 8003aae:	1a9b      	subs	r3, r3, r2
 8003ab0:	009b      	lsls	r3, r3, #2
 8003ab2:	440b      	add	r3, r1
 8003ab4:	3326      	adds	r3, #38	@ 0x26
 8003ab6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003ab8:	2b02      	cmp	r3, #2
 8003aba:	d129      	bne.n	8003b10 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003abc:	78fa      	ldrb	r2, [r7, #3]
 8003abe:	6879      	ldr	r1, [r7, #4]
 8003ac0:	4613      	mov	r3, r2
 8003ac2:	011b      	lsls	r3, r3, #4
 8003ac4:	1a9b      	subs	r3, r3, r2
 8003ac6:	009b      	lsls	r3, r3, #2
 8003ac8:	440b      	add	r3, r1
 8003aca:	3344      	adds	r3, #68	@ 0x44
 8003acc:	2200      	movs	r2, #0
 8003ace:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	799b      	ldrb	r3, [r3, #6]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d00a      	beq.n	8003aee <HCD_HC_IN_IRQHandler+0xc2a>
 8003ad8:	78fa      	ldrb	r2, [r7, #3]
 8003ada:	6879      	ldr	r1, [r7, #4]
 8003adc:	4613      	mov	r3, r2
 8003ade:	011b      	lsls	r3, r3, #4
 8003ae0:	1a9b      	subs	r3, r3, r2
 8003ae2:	009b      	lsls	r3, r3, #2
 8003ae4:	440b      	add	r3, r1
 8003ae6:	331b      	adds	r3, #27
 8003ae8:	781b      	ldrb	r3, [r3, #0]
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d110      	bne.n	8003b10 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8003aee:	78fa      	ldrb	r2, [r7, #3]
 8003af0:	6879      	ldr	r1, [r7, #4]
 8003af2:	4613      	mov	r3, r2
 8003af4:	011b      	lsls	r3, r3, #4
 8003af6:	1a9b      	subs	r3, r3, r2
 8003af8:	009b      	lsls	r3, r3, #2
 8003afa:	440b      	add	r3, r1
 8003afc:	334d      	adds	r3, #77	@ 0x4d
 8003afe:	2204      	movs	r2, #4
 8003b00:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	78fa      	ldrb	r2, [r7, #3]
 8003b08:	4611      	mov	r1, r2
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	f005 f9b2 	bl	8008e74 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003b10:	78fa      	ldrb	r2, [r7, #3]
 8003b12:	6879      	ldr	r1, [r7, #4]
 8003b14:	4613      	mov	r3, r2
 8003b16:	011b      	lsls	r3, r3, #4
 8003b18:	1a9b      	subs	r3, r3, r2
 8003b1a:	009b      	lsls	r3, r3, #2
 8003b1c:	440b      	add	r3, r1
 8003b1e:	331b      	adds	r3, #27
 8003b20:	781b      	ldrb	r3, [r3, #0]
 8003b22:	2b01      	cmp	r3, #1
 8003b24:	d129      	bne.n	8003b7a <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003b26:	78fa      	ldrb	r2, [r7, #3]
 8003b28:	6879      	ldr	r1, [r7, #4]
 8003b2a:	4613      	mov	r3, r2
 8003b2c:	011b      	lsls	r3, r3, #4
 8003b2e:	1a9b      	subs	r3, r3, r2
 8003b30:	009b      	lsls	r3, r3, #2
 8003b32:	440b      	add	r3, r1
 8003b34:	331b      	adds	r3, #27
 8003b36:	2200      	movs	r2, #0
 8003b38:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003b3a:	78fb      	ldrb	r3, [r7, #3]
 8003b3c:	015a      	lsls	r2, r3, #5
 8003b3e:	693b      	ldr	r3, [r7, #16]
 8003b40:	4413      	add	r3, r2
 8003b42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	78fa      	ldrb	r2, [r7, #3]
 8003b4a:	0151      	lsls	r1, r2, #5
 8003b4c:	693a      	ldr	r2, [r7, #16]
 8003b4e:	440a      	add	r2, r1
 8003b50:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003b54:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b58:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8003b5a:	78fb      	ldrb	r3, [r7, #3]
 8003b5c:	015a      	lsls	r2, r3, #5
 8003b5e:	693b      	ldr	r3, [r7, #16]
 8003b60:	4413      	add	r3, r2
 8003b62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b66:	68db      	ldr	r3, [r3, #12]
 8003b68:	78fa      	ldrb	r2, [r7, #3]
 8003b6a:	0151      	lsls	r1, r2, #5
 8003b6c:	693a      	ldr	r2, [r7, #16]
 8003b6e:	440a      	add	r2, r1
 8003b70:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003b74:	f043 0320 	orr.w	r3, r3, #32
 8003b78:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003b7a:	78fb      	ldrb	r3, [r7, #3]
 8003b7c:	015a      	lsls	r2, r3, #5
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	4413      	add	r3, r2
 8003b82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b86:	461a      	mov	r2, r3
 8003b88:	2310      	movs	r3, #16
 8003b8a:	6093      	str	r3, [r2, #8]
 8003b8c:	e000      	b.n	8003b90 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8003b8e:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8003b90:	3718      	adds	r7, #24
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}

08003b96 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003b96:	b580      	push	{r7, lr}
 8003b98:	b086      	sub	sp, #24
 8003b9a:	af00      	add	r7, sp, #0
 8003b9c:	6078      	str	r0, [r7, #4]
 8003b9e:	460b      	mov	r3, r1
 8003ba0:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	78fa      	ldrb	r2, [r7, #3]
 8003bb2:	4611      	mov	r1, r2
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f005 f8e0 	bl	8008d7a <USB_ReadChInterrupts>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	f003 0304 	and.w	r3, r3, #4
 8003bc0:	2b04      	cmp	r3, #4
 8003bc2:	d11b      	bne.n	8003bfc <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003bc4:	78fb      	ldrb	r3, [r7, #3]
 8003bc6:	015a      	lsls	r2, r3, #5
 8003bc8:	693b      	ldr	r3, [r7, #16]
 8003bca:	4413      	add	r3, r2
 8003bcc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003bd0:	461a      	mov	r2, r3
 8003bd2:	2304      	movs	r3, #4
 8003bd4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003bd6:	78fa      	ldrb	r2, [r7, #3]
 8003bd8:	6879      	ldr	r1, [r7, #4]
 8003bda:	4613      	mov	r3, r2
 8003bdc:	011b      	lsls	r3, r3, #4
 8003bde:	1a9b      	subs	r3, r3, r2
 8003be0:	009b      	lsls	r3, r3, #2
 8003be2:	440b      	add	r3, r1
 8003be4:	334d      	adds	r3, #77	@ 0x4d
 8003be6:	2207      	movs	r2, #7
 8003be8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	78fa      	ldrb	r2, [r7, #3]
 8003bf0:	4611      	mov	r1, r2
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	f005 f93e 	bl	8008e74 <USB_HC_Halt>
 8003bf8:	f000 bc6f 	b.w	80044da <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	78fa      	ldrb	r2, [r7, #3]
 8003c02:	4611      	mov	r1, r2
 8003c04:	4618      	mov	r0, r3
 8003c06:	f005 f8b8 	bl	8008d7a <USB_ReadChInterrupts>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	f003 0320 	and.w	r3, r3, #32
 8003c10:	2b20      	cmp	r3, #32
 8003c12:	f040 8082 	bne.w	8003d1a <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003c16:	78fb      	ldrb	r3, [r7, #3]
 8003c18:	015a      	lsls	r2, r3, #5
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	4413      	add	r3, r2
 8003c1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c22:	461a      	mov	r2, r3
 8003c24:	2320      	movs	r3, #32
 8003c26:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8003c28:	78fa      	ldrb	r2, [r7, #3]
 8003c2a:	6879      	ldr	r1, [r7, #4]
 8003c2c:	4613      	mov	r3, r2
 8003c2e:	011b      	lsls	r3, r3, #4
 8003c30:	1a9b      	subs	r3, r3, r2
 8003c32:	009b      	lsls	r3, r3, #2
 8003c34:	440b      	add	r3, r1
 8003c36:	3319      	adds	r3, #25
 8003c38:	781b      	ldrb	r3, [r3, #0]
 8003c3a:	2b01      	cmp	r3, #1
 8003c3c:	d124      	bne.n	8003c88 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8003c3e:	78fa      	ldrb	r2, [r7, #3]
 8003c40:	6879      	ldr	r1, [r7, #4]
 8003c42:	4613      	mov	r3, r2
 8003c44:	011b      	lsls	r3, r3, #4
 8003c46:	1a9b      	subs	r3, r3, r2
 8003c48:	009b      	lsls	r3, r3, #2
 8003c4a:	440b      	add	r3, r1
 8003c4c:	3319      	adds	r3, #25
 8003c4e:	2200      	movs	r2, #0
 8003c50:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003c52:	78fa      	ldrb	r2, [r7, #3]
 8003c54:	6879      	ldr	r1, [r7, #4]
 8003c56:	4613      	mov	r3, r2
 8003c58:	011b      	lsls	r3, r3, #4
 8003c5a:	1a9b      	subs	r3, r3, r2
 8003c5c:	009b      	lsls	r3, r3, #2
 8003c5e:	440b      	add	r3, r1
 8003c60:	334c      	adds	r3, #76	@ 0x4c
 8003c62:	2202      	movs	r2, #2
 8003c64:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003c66:	78fa      	ldrb	r2, [r7, #3]
 8003c68:	6879      	ldr	r1, [r7, #4]
 8003c6a:	4613      	mov	r3, r2
 8003c6c:	011b      	lsls	r3, r3, #4
 8003c6e:	1a9b      	subs	r3, r3, r2
 8003c70:	009b      	lsls	r3, r3, #2
 8003c72:	440b      	add	r3, r1
 8003c74:	334d      	adds	r3, #77	@ 0x4d
 8003c76:	2203      	movs	r2, #3
 8003c78:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	78fa      	ldrb	r2, [r7, #3]
 8003c80:	4611      	mov	r1, r2
 8003c82:	4618      	mov	r0, r3
 8003c84:	f005 f8f6 	bl	8008e74 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8003c88:	78fa      	ldrb	r2, [r7, #3]
 8003c8a:	6879      	ldr	r1, [r7, #4]
 8003c8c:	4613      	mov	r3, r2
 8003c8e:	011b      	lsls	r3, r3, #4
 8003c90:	1a9b      	subs	r3, r3, r2
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	440b      	add	r3, r1
 8003c96:	331a      	adds	r3, #26
 8003c98:	781b      	ldrb	r3, [r3, #0]
 8003c9a:	2b01      	cmp	r3, #1
 8003c9c:	f040 841d 	bne.w	80044da <HCD_HC_OUT_IRQHandler+0x944>
 8003ca0:	78fa      	ldrb	r2, [r7, #3]
 8003ca2:	6879      	ldr	r1, [r7, #4]
 8003ca4:	4613      	mov	r3, r2
 8003ca6:	011b      	lsls	r3, r3, #4
 8003ca8:	1a9b      	subs	r3, r3, r2
 8003caa:	009b      	lsls	r3, r3, #2
 8003cac:	440b      	add	r3, r1
 8003cae:	331b      	adds	r3, #27
 8003cb0:	781b      	ldrb	r3, [r3, #0]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	f040 8411 	bne.w	80044da <HCD_HC_OUT_IRQHandler+0x944>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8003cb8:	78fa      	ldrb	r2, [r7, #3]
 8003cba:	6879      	ldr	r1, [r7, #4]
 8003cbc:	4613      	mov	r3, r2
 8003cbe:	011b      	lsls	r3, r3, #4
 8003cc0:	1a9b      	subs	r3, r3, r2
 8003cc2:	009b      	lsls	r3, r3, #2
 8003cc4:	440b      	add	r3, r1
 8003cc6:	3326      	adds	r3, #38	@ 0x26
 8003cc8:	781b      	ldrb	r3, [r3, #0]
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d009      	beq.n	8003ce2 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8003cce:	78fa      	ldrb	r2, [r7, #3]
 8003cd0:	6879      	ldr	r1, [r7, #4]
 8003cd2:	4613      	mov	r3, r2
 8003cd4:	011b      	lsls	r3, r3, #4
 8003cd6:	1a9b      	subs	r3, r3, r2
 8003cd8:	009b      	lsls	r3, r3, #2
 8003cda:	440b      	add	r3, r1
 8003cdc:	331b      	adds	r3, #27
 8003cde:	2201      	movs	r2, #1
 8003ce0:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8003ce2:	78fa      	ldrb	r2, [r7, #3]
 8003ce4:	6879      	ldr	r1, [r7, #4]
 8003ce6:	4613      	mov	r3, r2
 8003ce8:	011b      	lsls	r3, r3, #4
 8003cea:	1a9b      	subs	r3, r3, r2
 8003cec:	009b      	lsls	r3, r3, #2
 8003cee:	440b      	add	r3, r1
 8003cf0:	334d      	adds	r3, #77	@ 0x4d
 8003cf2:	2203      	movs	r2, #3
 8003cf4:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	78fa      	ldrb	r2, [r7, #3]
 8003cfc:	4611      	mov	r1, r2
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f005 f8b8 	bl	8008e74 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8003d04:	78fa      	ldrb	r2, [r7, #3]
 8003d06:	6879      	ldr	r1, [r7, #4]
 8003d08:	4613      	mov	r3, r2
 8003d0a:	011b      	lsls	r3, r3, #4
 8003d0c:	1a9b      	subs	r3, r3, r2
 8003d0e:	009b      	lsls	r3, r3, #2
 8003d10:	440b      	add	r3, r1
 8003d12:	3344      	adds	r3, #68	@ 0x44
 8003d14:	2200      	movs	r2, #0
 8003d16:	601a      	str	r2, [r3, #0]
 8003d18:	e3df      	b.n	80044da <HCD_HC_OUT_IRQHandler+0x944>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	78fa      	ldrb	r2, [r7, #3]
 8003d20:	4611      	mov	r1, r2
 8003d22:	4618      	mov	r0, r3
 8003d24:	f005 f829 	bl	8008d7a <USB_ReadChInterrupts>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d2e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d32:	d111      	bne.n	8003d58 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003d34:	78fb      	ldrb	r3, [r7, #3]
 8003d36:	015a      	lsls	r2, r3, #5
 8003d38:	693b      	ldr	r3, [r7, #16]
 8003d3a:	4413      	add	r3, r2
 8003d3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d40:	461a      	mov	r2, r3
 8003d42:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003d46:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	78fa      	ldrb	r2, [r7, #3]
 8003d4e:	4611      	mov	r1, r2
 8003d50:	4618      	mov	r0, r3
 8003d52:	f005 f88f 	bl	8008e74 <USB_HC_Halt>
 8003d56:	e3c0      	b.n	80044da <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	78fa      	ldrb	r2, [r7, #3]
 8003d5e:	4611      	mov	r1, r2
 8003d60:	4618      	mov	r0, r3
 8003d62:	f005 f80a 	bl	8008d7a <USB_ReadChInterrupts>
 8003d66:	4603      	mov	r3, r0
 8003d68:	f003 0301 	and.w	r3, r3, #1
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	d168      	bne.n	8003e42 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003d70:	78fa      	ldrb	r2, [r7, #3]
 8003d72:	6879      	ldr	r1, [r7, #4]
 8003d74:	4613      	mov	r3, r2
 8003d76:	011b      	lsls	r3, r3, #4
 8003d78:	1a9b      	subs	r3, r3, r2
 8003d7a:	009b      	lsls	r3, r3, #2
 8003d7c:	440b      	add	r3, r1
 8003d7e:	3344      	adds	r3, #68	@ 0x44
 8003d80:	2200      	movs	r2, #0
 8003d82:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	78fa      	ldrb	r2, [r7, #3]
 8003d8a:	4611      	mov	r1, r2
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	f004 fff4 	bl	8008d7a <USB_ReadChInterrupts>
 8003d92:	4603      	mov	r3, r0
 8003d94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d98:	2b40      	cmp	r3, #64	@ 0x40
 8003d9a:	d112      	bne.n	8003dc2 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003d9c:	78fa      	ldrb	r2, [r7, #3]
 8003d9e:	6879      	ldr	r1, [r7, #4]
 8003da0:	4613      	mov	r3, r2
 8003da2:	011b      	lsls	r3, r3, #4
 8003da4:	1a9b      	subs	r3, r3, r2
 8003da6:	009b      	lsls	r3, r3, #2
 8003da8:	440b      	add	r3, r1
 8003daa:	3319      	adds	r3, #25
 8003dac:	2201      	movs	r2, #1
 8003dae:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003db0:	78fb      	ldrb	r3, [r7, #3]
 8003db2:	015a      	lsls	r2, r3, #5
 8003db4:	693b      	ldr	r3, [r7, #16]
 8003db6:	4413      	add	r3, r2
 8003db8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003dbc:	461a      	mov	r2, r3
 8003dbe:	2340      	movs	r3, #64	@ 0x40
 8003dc0:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8003dc2:	78fa      	ldrb	r2, [r7, #3]
 8003dc4:	6879      	ldr	r1, [r7, #4]
 8003dc6:	4613      	mov	r3, r2
 8003dc8:	011b      	lsls	r3, r3, #4
 8003dca:	1a9b      	subs	r3, r3, r2
 8003dcc:	009b      	lsls	r3, r3, #2
 8003dce:	440b      	add	r3, r1
 8003dd0:	331b      	adds	r3, #27
 8003dd2:	781b      	ldrb	r3, [r3, #0]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d019      	beq.n	8003e0c <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003dd8:	78fa      	ldrb	r2, [r7, #3]
 8003dda:	6879      	ldr	r1, [r7, #4]
 8003ddc:	4613      	mov	r3, r2
 8003dde:	011b      	lsls	r3, r3, #4
 8003de0:	1a9b      	subs	r3, r3, r2
 8003de2:	009b      	lsls	r3, r3, #2
 8003de4:	440b      	add	r3, r1
 8003de6:	331b      	adds	r3, #27
 8003de8:	2200      	movs	r2, #0
 8003dea:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003dec:	78fb      	ldrb	r3, [r7, #3]
 8003dee:	015a      	lsls	r2, r3, #5
 8003df0:	693b      	ldr	r3, [r7, #16]
 8003df2:	4413      	add	r3, r2
 8003df4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	78fa      	ldrb	r2, [r7, #3]
 8003dfc:	0151      	lsls	r1, r2, #5
 8003dfe:	693a      	ldr	r2, [r7, #16]
 8003e00:	440a      	add	r2, r1
 8003e02:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003e06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e0a:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003e0c:	78fb      	ldrb	r3, [r7, #3]
 8003e0e:	015a      	lsls	r2, r3, #5
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	4413      	add	r3, r2
 8003e14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e18:	461a      	mov	r2, r3
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8003e1e:	78fa      	ldrb	r2, [r7, #3]
 8003e20:	6879      	ldr	r1, [r7, #4]
 8003e22:	4613      	mov	r3, r2
 8003e24:	011b      	lsls	r3, r3, #4
 8003e26:	1a9b      	subs	r3, r3, r2
 8003e28:	009b      	lsls	r3, r3, #2
 8003e2a:	440b      	add	r3, r1
 8003e2c:	334d      	adds	r3, #77	@ 0x4d
 8003e2e:	2201      	movs	r2, #1
 8003e30:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	78fa      	ldrb	r2, [r7, #3]
 8003e38:	4611      	mov	r1, r2
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	f005 f81a 	bl	8008e74 <USB_HC_Halt>
 8003e40:	e34b      	b.n	80044da <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	78fa      	ldrb	r2, [r7, #3]
 8003e48:	4611      	mov	r1, r2
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	f004 ff95 	bl	8008d7a <USB_ReadChInterrupts>
 8003e50:	4603      	mov	r3, r0
 8003e52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e56:	2b40      	cmp	r3, #64	@ 0x40
 8003e58:	d139      	bne.n	8003ece <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8003e5a:	78fa      	ldrb	r2, [r7, #3]
 8003e5c:	6879      	ldr	r1, [r7, #4]
 8003e5e:	4613      	mov	r3, r2
 8003e60:	011b      	lsls	r3, r3, #4
 8003e62:	1a9b      	subs	r3, r3, r2
 8003e64:	009b      	lsls	r3, r3, #2
 8003e66:	440b      	add	r3, r1
 8003e68:	334d      	adds	r3, #77	@ 0x4d
 8003e6a:	2205      	movs	r2, #5
 8003e6c:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003e6e:	78fa      	ldrb	r2, [r7, #3]
 8003e70:	6879      	ldr	r1, [r7, #4]
 8003e72:	4613      	mov	r3, r2
 8003e74:	011b      	lsls	r3, r3, #4
 8003e76:	1a9b      	subs	r3, r3, r2
 8003e78:	009b      	lsls	r3, r3, #2
 8003e7a:	440b      	add	r3, r1
 8003e7c:	331a      	adds	r3, #26
 8003e7e:	781b      	ldrb	r3, [r3, #0]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d109      	bne.n	8003e98 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003e84:	78fa      	ldrb	r2, [r7, #3]
 8003e86:	6879      	ldr	r1, [r7, #4]
 8003e88:	4613      	mov	r3, r2
 8003e8a:	011b      	lsls	r3, r3, #4
 8003e8c:	1a9b      	subs	r3, r3, r2
 8003e8e:	009b      	lsls	r3, r3, #2
 8003e90:	440b      	add	r3, r1
 8003e92:	3319      	adds	r3, #25
 8003e94:	2201      	movs	r2, #1
 8003e96:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8003e98:	78fa      	ldrb	r2, [r7, #3]
 8003e9a:	6879      	ldr	r1, [r7, #4]
 8003e9c:	4613      	mov	r3, r2
 8003e9e:	011b      	lsls	r3, r3, #4
 8003ea0:	1a9b      	subs	r3, r3, r2
 8003ea2:	009b      	lsls	r3, r3, #2
 8003ea4:	440b      	add	r3, r1
 8003ea6:	3344      	adds	r3, #68	@ 0x44
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	78fa      	ldrb	r2, [r7, #3]
 8003eb2:	4611      	mov	r1, r2
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	f004 ffdd 	bl	8008e74 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003eba:	78fb      	ldrb	r3, [r7, #3]
 8003ebc:	015a      	lsls	r2, r3, #5
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	4413      	add	r3, r2
 8003ec2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ec6:	461a      	mov	r2, r3
 8003ec8:	2340      	movs	r3, #64	@ 0x40
 8003eca:	6093      	str	r3, [r2, #8]
 8003ecc:	e305      	b.n	80044da <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	78fa      	ldrb	r2, [r7, #3]
 8003ed4:	4611      	mov	r1, r2
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	f004 ff4f 	bl	8008d7a <USB_ReadChInterrupts>
 8003edc:	4603      	mov	r3, r0
 8003ede:	f003 0308 	and.w	r3, r3, #8
 8003ee2:	2b08      	cmp	r3, #8
 8003ee4:	d11a      	bne.n	8003f1c <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003ee6:	78fb      	ldrb	r3, [r7, #3]
 8003ee8:	015a      	lsls	r2, r3, #5
 8003eea:	693b      	ldr	r3, [r7, #16]
 8003eec:	4413      	add	r3, r2
 8003eee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ef2:	461a      	mov	r2, r3
 8003ef4:	2308      	movs	r3, #8
 8003ef6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8003ef8:	78fa      	ldrb	r2, [r7, #3]
 8003efa:	6879      	ldr	r1, [r7, #4]
 8003efc:	4613      	mov	r3, r2
 8003efe:	011b      	lsls	r3, r3, #4
 8003f00:	1a9b      	subs	r3, r3, r2
 8003f02:	009b      	lsls	r3, r3, #2
 8003f04:	440b      	add	r3, r1
 8003f06:	334d      	adds	r3, #77	@ 0x4d
 8003f08:	2206      	movs	r2, #6
 8003f0a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	78fa      	ldrb	r2, [r7, #3]
 8003f12:	4611      	mov	r1, r2
 8003f14:	4618      	mov	r0, r3
 8003f16:	f004 ffad 	bl	8008e74 <USB_HC_Halt>
 8003f1a:	e2de      	b.n	80044da <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	78fa      	ldrb	r2, [r7, #3]
 8003f22:	4611      	mov	r1, r2
 8003f24:	4618      	mov	r0, r3
 8003f26:	f004 ff28 	bl	8008d7a <USB_ReadChInterrupts>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	f003 0310 	and.w	r3, r3, #16
 8003f30:	2b10      	cmp	r3, #16
 8003f32:	d144      	bne.n	8003fbe <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003f34:	78fa      	ldrb	r2, [r7, #3]
 8003f36:	6879      	ldr	r1, [r7, #4]
 8003f38:	4613      	mov	r3, r2
 8003f3a:	011b      	lsls	r3, r3, #4
 8003f3c:	1a9b      	subs	r3, r3, r2
 8003f3e:	009b      	lsls	r3, r3, #2
 8003f40:	440b      	add	r3, r1
 8003f42:	3344      	adds	r3, #68	@ 0x44
 8003f44:	2200      	movs	r2, #0
 8003f46:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8003f48:	78fa      	ldrb	r2, [r7, #3]
 8003f4a:	6879      	ldr	r1, [r7, #4]
 8003f4c:	4613      	mov	r3, r2
 8003f4e:	011b      	lsls	r3, r3, #4
 8003f50:	1a9b      	subs	r3, r3, r2
 8003f52:	009b      	lsls	r3, r3, #2
 8003f54:	440b      	add	r3, r1
 8003f56:	334d      	adds	r3, #77	@ 0x4d
 8003f58:	2204      	movs	r2, #4
 8003f5a:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8003f5c:	78fa      	ldrb	r2, [r7, #3]
 8003f5e:	6879      	ldr	r1, [r7, #4]
 8003f60:	4613      	mov	r3, r2
 8003f62:	011b      	lsls	r3, r3, #4
 8003f64:	1a9b      	subs	r3, r3, r2
 8003f66:	009b      	lsls	r3, r3, #2
 8003f68:	440b      	add	r3, r1
 8003f6a:	3319      	adds	r3, #25
 8003f6c:	781b      	ldrb	r3, [r3, #0]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d114      	bne.n	8003f9c <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8003f72:	78fa      	ldrb	r2, [r7, #3]
 8003f74:	6879      	ldr	r1, [r7, #4]
 8003f76:	4613      	mov	r3, r2
 8003f78:	011b      	lsls	r3, r3, #4
 8003f7a:	1a9b      	subs	r3, r3, r2
 8003f7c:	009b      	lsls	r3, r3, #2
 8003f7e:	440b      	add	r3, r1
 8003f80:	3318      	adds	r3, #24
 8003f82:	781b      	ldrb	r3, [r3, #0]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d109      	bne.n	8003f9c <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8003f88:	78fa      	ldrb	r2, [r7, #3]
 8003f8a:	6879      	ldr	r1, [r7, #4]
 8003f8c:	4613      	mov	r3, r2
 8003f8e:	011b      	lsls	r3, r3, #4
 8003f90:	1a9b      	subs	r3, r3, r2
 8003f92:	009b      	lsls	r3, r3, #2
 8003f94:	440b      	add	r3, r1
 8003f96:	3319      	adds	r3, #25
 8003f98:	2201      	movs	r2, #1
 8003f9a:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	78fa      	ldrb	r2, [r7, #3]
 8003fa2:	4611      	mov	r1, r2
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f004 ff65 	bl	8008e74 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003faa:	78fb      	ldrb	r3, [r7, #3]
 8003fac:	015a      	lsls	r2, r3, #5
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	4413      	add	r3, r2
 8003fb2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003fb6:	461a      	mov	r2, r3
 8003fb8:	2310      	movs	r3, #16
 8003fba:	6093      	str	r3, [r2, #8]
 8003fbc:	e28d      	b.n	80044da <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	78fa      	ldrb	r2, [r7, #3]
 8003fc4:	4611      	mov	r1, r2
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	f004 fed7 	bl	8008d7a <USB_ReadChInterrupts>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fd2:	2b80      	cmp	r3, #128	@ 0x80
 8003fd4:	d169      	bne.n	80040aa <HCD_HC_OUT_IRQHandler+0x514>
  {
    if (hhcd->Init.dma_enable == 0U)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	799b      	ldrb	r3, [r3, #6]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d111      	bne.n	8004002 <HCD_HC_OUT_IRQHandler+0x46c>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8003fde:	78fa      	ldrb	r2, [r7, #3]
 8003fe0:	6879      	ldr	r1, [r7, #4]
 8003fe2:	4613      	mov	r3, r2
 8003fe4:	011b      	lsls	r3, r3, #4
 8003fe6:	1a9b      	subs	r3, r3, r2
 8003fe8:	009b      	lsls	r3, r3, #2
 8003fea:	440b      	add	r3, r1
 8003fec:	334d      	adds	r3, #77	@ 0x4d
 8003fee:	2207      	movs	r2, #7
 8003ff0:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	78fa      	ldrb	r2, [r7, #3]
 8003ff8:	4611      	mov	r1, r2
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	f004 ff3a 	bl	8008e74 <USB_HC_Halt>
 8004000:	e049      	b.n	8004096 <HCD_HC_OUT_IRQHandler+0x500>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8004002:	78fa      	ldrb	r2, [r7, #3]
 8004004:	6879      	ldr	r1, [r7, #4]
 8004006:	4613      	mov	r3, r2
 8004008:	011b      	lsls	r3, r3, #4
 800400a:	1a9b      	subs	r3, r3, r2
 800400c:	009b      	lsls	r3, r3, #2
 800400e:	440b      	add	r3, r1
 8004010:	3344      	adds	r3, #68	@ 0x44
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	1c59      	adds	r1, r3, #1
 8004016:	6878      	ldr	r0, [r7, #4]
 8004018:	4613      	mov	r3, r2
 800401a:	011b      	lsls	r3, r3, #4
 800401c:	1a9b      	subs	r3, r3, r2
 800401e:	009b      	lsls	r3, r3, #2
 8004020:	4403      	add	r3, r0
 8004022:	3344      	adds	r3, #68	@ 0x44
 8004024:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004026:	78fa      	ldrb	r2, [r7, #3]
 8004028:	6879      	ldr	r1, [r7, #4]
 800402a:	4613      	mov	r3, r2
 800402c:	011b      	lsls	r3, r3, #4
 800402e:	1a9b      	subs	r3, r3, r2
 8004030:	009b      	lsls	r3, r3, #2
 8004032:	440b      	add	r3, r1
 8004034:	3344      	adds	r3, #68	@ 0x44
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	2b02      	cmp	r3, #2
 800403a:	d922      	bls.n	8004082 <HCD_HC_OUT_IRQHandler+0x4ec>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800403c:	78fa      	ldrb	r2, [r7, #3]
 800403e:	6879      	ldr	r1, [r7, #4]
 8004040:	4613      	mov	r3, r2
 8004042:	011b      	lsls	r3, r3, #4
 8004044:	1a9b      	subs	r3, r3, r2
 8004046:	009b      	lsls	r3, r3, #2
 8004048:	440b      	add	r3, r1
 800404a:	3344      	adds	r3, #68	@ 0x44
 800404c:	2200      	movs	r2, #0
 800404e:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004050:	78fa      	ldrb	r2, [r7, #3]
 8004052:	6879      	ldr	r1, [r7, #4]
 8004054:	4613      	mov	r3, r2
 8004056:	011b      	lsls	r3, r3, #4
 8004058:	1a9b      	subs	r3, r3, r2
 800405a:	009b      	lsls	r3, r3, #2
 800405c:	440b      	add	r3, r1
 800405e:	334c      	adds	r3, #76	@ 0x4c
 8004060:	2204      	movs	r2, #4
 8004062:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004064:	78fa      	ldrb	r2, [r7, #3]
 8004066:	6879      	ldr	r1, [r7, #4]
 8004068:	4613      	mov	r3, r2
 800406a:	011b      	lsls	r3, r3, #4
 800406c:	1a9b      	subs	r3, r3, r2
 800406e:	009b      	lsls	r3, r3, #2
 8004070:	440b      	add	r3, r1
 8004072:	334c      	adds	r3, #76	@ 0x4c
 8004074:	781a      	ldrb	r2, [r3, #0]
 8004076:	78fb      	ldrb	r3, [r7, #3]
 8004078:	4619      	mov	r1, r3
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f006 fa32 	bl	800a4e4 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004080:	e009      	b.n	8004096 <HCD_HC_OUT_IRQHandler+0x500>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004082:	78fa      	ldrb	r2, [r7, #3]
 8004084:	6879      	ldr	r1, [r7, #4]
 8004086:	4613      	mov	r3, r2
 8004088:	011b      	lsls	r3, r3, #4
 800408a:	1a9b      	subs	r3, r3, r2
 800408c:	009b      	lsls	r3, r3, #2
 800408e:	440b      	add	r3, r1
 8004090:	334c      	adds	r3, #76	@ 0x4c
 8004092:	2202      	movs	r2, #2
 8004094:	701a      	strb	r2, [r3, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8004096:	78fb      	ldrb	r3, [r7, #3]
 8004098:	015a      	lsls	r2, r3, #5
 800409a:	693b      	ldr	r3, [r7, #16]
 800409c:	4413      	add	r3, r2
 800409e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040a2:	461a      	mov	r2, r3
 80040a4:	2380      	movs	r3, #128	@ 0x80
 80040a6:	6093      	str	r3, [r2, #8]
 80040a8:	e217      	b.n	80044da <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	78fa      	ldrb	r2, [r7, #3]
 80040b0:	4611      	mov	r1, r2
 80040b2:	4618      	mov	r0, r3
 80040b4:	f004 fe61 	bl	8008d7a <USB_ReadChInterrupts>
 80040b8:	4603      	mov	r3, r0
 80040ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040c2:	d11b      	bne.n	80040fc <HCD_HC_OUT_IRQHandler+0x566>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80040c4:	78fa      	ldrb	r2, [r7, #3]
 80040c6:	6879      	ldr	r1, [r7, #4]
 80040c8:	4613      	mov	r3, r2
 80040ca:	011b      	lsls	r3, r3, #4
 80040cc:	1a9b      	subs	r3, r3, r2
 80040ce:	009b      	lsls	r3, r3, #2
 80040d0:	440b      	add	r3, r1
 80040d2:	334d      	adds	r3, #77	@ 0x4d
 80040d4:	2209      	movs	r2, #9
 80040d6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	78fa      	ldrb	r2, [r7, #3]
 80040de:	4611      	mov	r1, r2
 80040e0:	4618      	mov	r0, r3
 80040e2:	f004 fec7 	bl	8008e74 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80040e6:	78fb      	ldrb	r3, [r7, #3]
 80040e8:	015a      	lsls	r2, r3, #5
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	4413      	add	r3, r2
 80040ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040f2:	461a      	mov	r2, r3
 80040f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80040f8:	6093      	str	r3, [r2, #8]
 80040fa:	e1ee      	b.n	80044da <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	78fa      	ldrb	r2, [r7, #3]
 8004102:	4611      	mov	r1, r2
 8004104:	4618      	mov	r0, r3
 8004106:	f004 fe38 	bl	8008d7a <USB_ReadChInterrupts>
 800410a:	4603      	mov	r3, r0
 800410c:	f003 0302 	and.w	r3, r3, #2
 8004110:	2b02      	cmp	r3, #2
 8004112:	f040 81df 	bne.w	80044d4 <HCD_HC_OUT_IRQHandler+0x93e>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8004116:	78fb      	ldrb	r3, [r7, #3]
 8004118:	015a      	lsls	r2, r3, #5
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	4413      	add	r3, r2
 800411e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004122:	461a      	mov	r2, r3
 8004124:	2302      	movs	r3, #2
 8004126:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8004128:	78fa      	ldrb	r2, [r7, #3]
 800412a:	6879      	ldr	r1, [r7, #4]
 800412c:	4613      	mov	r3, r2
 800412e:	011b      	lsls	r3, r3, #4
 8004130:	1a9b      	subs	r3, r3, r2
 8004132:	009b      	lsls	r3, r3, #2
 8004134:	440b      	add	r3, r1
 8004136:	334d      	adds	r3, #77	@ 0x4d
 8004138:	781b      	ldrb	r3, [r3, #0]
 800413a:	2b01      	cmp	r3, #1
 800413c:	f040 8093 	bne.w	8004266 <HCD_HC_OUT_IRQHandler+0x6d0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004140:	78fa      	ldrb	r2, [r7, #3]
 8004142:	6879      	ldr	r1, [r7, #4]
 8004144:	4613      	mov	r3, r2
 8004146:	011b      	lsls	r3, r3, #4
 8004148:	1a9b      	subs	r3, r3, r2
 800414a:	009b      	lsls	r3, r3, #2
 800414c:	440b      	add	r3, r1
 800414e:	334d      	adds	r3, #77	@ 0x4d
 8004150:	2202      	movs	r2, #2
 8004152:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004154:	78fa      	ldrb	r2, [r7, #3]
 8004156:	6879      	ldr	r1, [r7, #4]
 8004158:	4613      	mov	r3, r2
 800415a:	011b      	lsls	r3, r3, #4
 800415c:	1a9b      	subs	r3, r3, r2
 800415e:	009b      	lsls	r3, r3, #2
 8004160:	440b      	add	r3, r1
 8004162:	334c      	adds	r3, #76	@ 0x4c
 8004164:	2201      	movs	r2, #1
 8004166:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004168:	78fa      	ldrb	r2, [r7, #3]
 800416a:	6879      	ldr	r1, [r7, #4]
 800416c:	4613      	mov	r3, r2
 800416e:	011b      	lsls	r3, r3, #4
 8004170:	1a9b      	subs	r3, r3, r2
 8004172:	009b      	lsls	r3, r3, #2
 8004174:	440b      	add	r3, r1
 8004176:	3326      	adds	r3, #38	@ 0x26
 8004178:	781b      	ldrb	r3, [r3, #0]
 800417a:	2b02      	cmp	r3, #2
 800417c:	d00b      	beq.n	8004196 <HCD_HC_OUT_IRQHandler+0x600>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 800417e:	78fa      	ldrb	r2, [r7, #3]
 8004180:	6879      	ldr	r1, [r7, #4]
 8004182:	4613      	mov	r3, r2
 8004184:	011b      	lsls	r3, r3, #4
 8004186:	1a9b      	subs	r3, r3, r2
 8004188:	009b      	lsls	r3, r3, #2
 800418a:	440b      	add	r3, r1
 800418c:	3326      	adds	r3, #38	@ 0x26
 800418e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004190:	2b03      	cmp	r3, #3
 8004192:	f040 8190 	bne.w	80044b6 <HCD_HC_OUT_IRQHandler+0x920>
      {
        if (hhcd->Init.dma_enable == 0U)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	799b      	ldrb	r3, [r3, #6]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d115      	bne.n	80041ca <HCD_HC_OUT_IRQHandler+0x634>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 800419e:	78fa      	ldrb	r2, [r7, #3]
 80041a0:	6879      	ldr	r1, [r7, #4]
 80041a2:	4613      	mov	r3, r2
 80041a4:	011b      	lsls	r3, r3, #4
 80041a6:	1a9b      	subs	r3, r3, r2
 80041a8:	009b      	lsls	r3, r3, #2
 80041aa:	440b      	add	r3, r1
 80041ac:	333d      	adds	r3, #61	@ 0x3d
 80041ae:	781b      	ldrb	r3, [r3, #0]
 80041b0:	78fa      	ldrb	r2, [r7, #3]
 80041b2:	f083 0301 	eor.w	r3, r3, #1
 80041b6:	b2d8      	uxtb	r0, r3
 80041b8:	6879      	ldr	r1, [r7, #4]
 80041ba:	4613      	mov	r3, r2
 80041bc:	011b      	lsls	r3, r3, #4
 80041be:	1a9b      	subs	r3, r3, r2
 80041c0:	009b      	lsls	r3, r3, #2
 80041c2:	440b      	add	r3, r1
 80041c4:	333d      	adds	r3, #61	@ 0x3d
 80041c6:	4602      	mov	r2, r0
 80041c8:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	799b      	ldrb	r3, [r3, #6]
 80041ce:	2b01      	cmp	r3, #1
 80041d0:	f040 8171 	bne.w	80044b6 <HCD_HC_OUT_IRQHandler+0x920>
 80041d4:	78fa      	ldrb	r2, [r7, #3]
 80041d6:	6879      	ldr	r1, [r7, #4]
 80041d8:	4613      	mov	r3, r2
 80041da:	011b      	lsls	r3, r3, #4
 80041dc:	1a9b      	subs	r3, r3, r2
 80041de:	009b      	lsls	r3, r3, #2
 80041e0:	440b      	add	r3, r1
 80041e2:	3334      	adds	r3, #52	@ 0x34
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	f000 8165 	beq.w	80044b6 <HCD_HC_OUT_IRQHandler+0x920>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80041ec:	78fa      	ldrb	r2, [r7, #3]
 80041ee:	6879      	ldr	r1, [r7, #4]
 80041f0:	4613      	mov	r3, r2
 80041f2:	011b      	lsls	r3, r3, #4
 80041f4:	1a9b      	subs	r3, r3, r2
 80041f6:	009b      	lsls	r3, r3, #2
 80041f8:	440b      	add	r3, r1
 80041fa:	3334      	adds	r3, #52	@ 0x34
 80041fc:	6819      	ldr	r1, [r3, #0]
 80041fe:	78fa      	ldrb	r2, [r7, #3]
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	4613      	mov	r3, r2
 8004204:	011b      	lsls	r3, r3, #4
 8004206:	1a9b      	subs	r3, r3, r2
 8004208:	009b      	lsls	r3, r3, #2
 800420a:	4403      	add	r3, r0
 800420c:	3328      	adds	r3, #40	@ 0x28
 800420e:	881b      	ldrh	r3, [r3, #0]
 8004210:	440b      	add	r3, r1
 8004212:	1e59      	subs	r1, r3, #1
 8004214:	78fa      	ldrb	r2, [r7, #3]
 8004216:	6878      	ldr	r0, [r7, #4]
 8004218:	4613      	mov	r3, r2
 800421a:	011b      	lsls	r3, r3, #4
 800421c:	1a9b      	subs	r3, r3, r2
 800421e:	009b      	lsls	r3, r3, #2
 8004220:	4403      	add	r3, r0
 8004222:	3328      	adds	r3, #40	@ 0x28
 8004224:	881b      	ldrh	r3, [r3, #0]
 8004226:	fbb1 f3f3 	udiv	r3, r1, r3
 800422a:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	f003 0301 	and.w	r3, r3, #1
 8004232:	2b00      	cmp	r3, #0
 8004234:	f000 813f 	beq.w	80044b6 <HCD_HC_OUT_IRQHandler+0x920>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8004238:	78fa      	ldrb	r2, [r7, #3]
 800423a:	6879      	ldr	r1, [r7, #4]
 800423c:	4613      	mov	r3, r2
 800423e:	011b      	lsls	r3, r3, #4
 8004240:	1a9b      	subs	r3, r3, r2
 8004242:	009b      	lsls	r3, r3, #2
 8004244:	440b      	add	r3, r1
 8004246:	333d      	adds	r3, #61	@ 0x3d
 8004248:	781b      	ldrb	r3, [r3, #0]
 800424a:	78fa      	ldrb	r2, [r7, #3]
 800424c:	f083 0301 	eor.w	r3, r3, #1
 8004250:	b2d8      	uxtb	r0, r3
 8004252:	6879      	ldr	r1, [r7, #4]
 8004254:	4613      	mov	r3, r2
 8004256:	011b      	lsls	r3, r3, #4
 8004258:	1a9b      	subs	r3, r3, r2
 800425a:	009b      	lsls	r3, r3, #2
 800425c:	440b      	add	r3, r1
 800425e:	333d      	adds	r3, #61	@ 0x3d
 8004260:	4602      	mov	r2, r0
 8004262:	701a      	strb	r2, [r3, #0]
 8004264:	e127      	b.n	80044b6 <HCD_HC_OUT_IRQHandler+0x920>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004266:	78fa      	ldrb	r2, [r7, #3]
 8004268:	6879      	ldr	r1, [r7, #4]
 800426a:	4613      	mov	r3, r2
 800426c:	011b      	lsls	r3, r3, #4
 800426e:	1a9b      	subs	r3, r3, r2
 8004270:	009b      	lsls	r3, r3, #2
 8004272:	440b      	add	r3, r1
 8004274:	334d      	adds	r3, #77	@ 0x4d
 8004276:	781b      	ldrb	r3, [r3, #0]
 8004278:	2b03      	cmp	r3, #3
 800427a:	d120      	bne.n	80042be <HCD_HC_OUT_IRQHandler+0x728>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800427c:	78fa      	ldrb	r2, [r7, #3]
 800427e:	6879      	ldr	r1, [r7, #4]
 8004280:	4613      	mov	r3, r2
 8004282:	011b      	lsls	r3, r3, #4
 8004284:	1a9b      	subs	r3, r3, r2
 8004286:	009b      	lsls	r3, r3, #2
 8004288:	440b      	add	r3, r1
 800428a:	334d      	adds	r3, #77	@ 0x4d
 800428c:	2202      	movs	r2, #2
 800428e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004290:	78fa      	ldrb	r2, [r7, #3]
 8004292:	6879      	ldr	r1, [r7, #4]
 8004294:	4613      	mov	r3, r2
 8004296:	011b      	lsls	r3, r3, #4
 8004298:	1a9b      	subs	r3, r3, r2
 800429a:	009b      	lsls	r3, r3, #2
 800429c:	440b      	add	r3, r1
 800429e:	331b      	adds	r3, #27
 80042a0:	781b      	ldrb	r3, [r3, #0]
 80042a2:	2b01      	cmp	r3, #1
 80042a4:	f040 8107 	bne.w	80044b6 <HCD_HC_OUT_IRQHandler+0x920>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80042a8:	78fa      	ldrb	r2, [r7, #3]
 80042aa:	6879      	ldr	r1, [r7, #4]
 80042ac:	4613      	mov	r3, r2
 80042ae:	011b      	lsls	r3, r3, #4
 80042b0:	1a9b      	subs	r3, r3, r2
 80042b2:	009b      	lsls	r3, r3, #2
 80042b4:	440b      	add	r3, r1
 80042b6:	334c      	adds	r3, #76	@ 0x4c
 80042b8:	2202      	movs	r2, #2
 80042ba:	701a      	strb	r2, [r3, #0]
 80042bc:	e0fb      	b.n	80044b6 <HCD_HC_OUT_IRQHandler+0x920>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80042be:	78fa      	ldrb	r2, [r7, #3]
 80042c0:	6879      	ldr	r1, [r7, #4]
 80042c2:	4613      	mov	r3, r2
 80042c4:	011b      	lsls	r3, r3, #4
 80042c6:	1a9b      	subs	r3, r3, r2
 80042c8:	009b      	lsls	r3, r3, #2
 80042ca:	440b      	add	r3, r1
 80042cc:	334d      	adds	r3, #77	@ 0x4d
 80042ce:	781b      	ldrb	r3, [r3, #0]
 80042d0:	2b04      	cmp	r3, #4
 80042d2:	d13a      	bne.n	800434a <HCD_HC_OUT_IRQHandler+0x7b4>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80042d4:	78fa      	ldrb	r2, [r7, #3]
 80042d6:	6879      	ldr	r1, [r7, #4]
 80042d8:	4613      	mov	r3, r2
 80042da:	011b      	lsls	r3, r3, #4
 80042dc:	1a9b      	subs	r3, r3, r2
 80042de:	009b      	lsls	r3, r3, #2
 80042e0:	440b      	add	r3, r1
 80042e2:	334d      	adds	r3, #77	@ 0x4d
 80042e4:	2202      	movs	r2, #2
 80042e6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80042e8:	78fa      	ldrb	r2, [r7, #3]
 80042ea:	6879      	ldr	r1, [r7, #4]
 80042ec:	4613      	mov	r3, r2
 80042ee:	011b      	lsls	r3, r3, #4
 80042f0:	1a9b      	subs	r3, r3, r2
 80042f2:	009b      	lsls	r3, r3, #2
 80042f4:	440b      	add	r3, r1
 80042f6:	334c      	adds	r3, #76	@ 0x4c
 80042f8:	2202      	movs	r2, #2
 80042fa:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80042fc:	78fa      	ldrb	r2, [r7, #3]
 80042fe:	6879      	ldr	r1, [r7, #4]
 8004300:	4613      	mov	r3, r2
 8004302:	011b      	lsls	r3, r3, #4
 8004304:	1a9b      	subs	r3, r3, r2
 8004306:	009b      	lsls	r3, r3, #2
 8004308:	440b      	add	r3, r1
 800430a:	331b      	adds	r3, #27
 800430c:	781b      	ldrb	r3, [r3, #0]
 800430e:	2b01      	cmp	r3, #1
 8004310:	f040 80d1 	bne.w	80044b6 <HCD_HC_OUT_IRQHandler+0x920>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8004314:	78fa      	ldrb	r2, [r7, #3]
 8004316:	6879      	ldr	r1, [r7, #4]
 8004318:	4613      	mov	r3, r2
 800431a:	011b      	lsls	r3, r3, #4
 800431c:	1a9b      	subs	r3, r3, r2
 800431e:	009b      	lsls	r3, r3, #2
 8004320:	440b      	add	r3, r1
 8004322:	331b      	adds	r3, #27
 8004324:	2200      	movs	r2, #0
 8004326:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004328:	78fb      	ldrb	r3, [r7, #3]
 800432a:	015a      	lsls	r2, r3, #5
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	4413      	add	r3, r2
 8004330:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	78fa      	ldrb	r2, [r7, #3]
 8004338:	0151      	lsls	r1, r2, #5
 800433a:	693a      	ldr	r2, [r7, #16]
 800433c:	440a      	add	r2, r1
 800433e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004342:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004346:	6053      	str	r3, [r2, #4]
 8004348:	e0b5      	b.n	80044b6 <HCD_HC_OUT_IRQHandler+0x920>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 800434a:	78fa      	ldrb	r2, [r7, #3]
 800434c:	6879      	ldr	r1, [r7, #4]
 800434e:	4613      	mov	r3, r2
 8004350:	011b      	lsls	r3, r3, #4
 8004352:	1a9b      	subs	r3, r3, r2
 8004354:	009b      	lsls	r3, r3, #2
 8004356:	440b      	add	r3, r1
 8004358:	334d      	adds	r3, #77	@ 0x4d
 800435a:	781b      	ldrb	r3, [r3, #0]
 800435c:	2b05      	cmp	r3, #5
 800435e:	d114      	bne.n	800438a <HCD_HC_OUT_IRQHandler+0x7f4>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004360:	78fa      	ldrb	r2, [r7, #3]
 8004362:	6879      	ldr	r1, [r7, #4]
 8004364:	4613      	mov	r3, r2
 8004366:	011b      	lsls	r3, r3, #4
 8004368:	1a9b      	subs	r3, r3, r2
 800436a:	009b      	lsls	r3, r3, #2
 800436c:	440b      	add	r3, r1
 800436e:	334d      	adds	r3, #77	@ 0x4d
 8004370:	2202      	movs	r2, #2
 8004372:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8004374:	78fa      	ldrb	r2, [r7, #3]
 8004376:	6879      	ldr	r1, [r7, #4]
 8004378:	4613      	mov	r3, r2
 800437a:	011b      	lsls	r3, r3, #4
 800437c:	1a9b      	subs	r3, r3, r2
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	440b      	add	r3, r1
 8004382:	334c      	adds	r3, #76	@ 0x4c
 8004384:	2202      	movs	r2, #2
 8004386:	701a      	strb	r2, [r3, #0]
 8004388:	e095      	b.n	80044b6 <HCD_HC_OUT_IRQHandler+0x920>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800438a:	78fa      	ldrb	r2, [r7, #3]
 800438c:	6879      	ldr	r1, [r7, #4]
 800438e:	4613      	mov	r3, r2
 8004390:	011b      	lsls	r3, r3, #4
 8004392:	1a9b      	subs	r3, r3, r2
 8004394:	009b      	lsls	r3, r3, #2
 8004396:	440b      	add	r3, r1
 8004398:	334d      	adds	r3, #77	@ 0x4d
 800439a:	781b      	ldrb	r3, [r3, #0]
 800439c:	2b06      	cmp	r3, #6
 800439e:	d114      	bne.n	80043ca <HCD_HC_OUT_IRQHandler+0x834>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80043a0:	78fa      	ldrb	r2, [r7, #3]
 80043a2:	6879      	ldr	r1, [r7, #4]
 80043a4:	4613      	mov	r3, r2
 80043a6:	011b      	lsls	r3, r3, #4
 80043a8:	1a9b      	subs	r3, r3, r2
 80043aa:	009b      	lsls	r3, r3, #2
 80043ac:	440b      	add	r3, r1
 80043ae:	334d      	adds	r3, #77	@ 0x4d
 80043b0:	2202      	movs	r2, #2
 80043b2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 80043b4:	78fa      	ldrb	r2, [r7, #3]
 80043b6:	6879      	ldr	r1, [r7, #4]
 80043b8:	4613      	mov	r3, r2
 80043ba:	011b      	lsls	r3, r3, #4
 80043bc:	1a9b      	subs	r3, r3, r2
 80043be:	009b      	lsls	r3, r3, #2
 80043c0:	440b      	add	r3, r1
 80043c2:	334c      	adds	r3, #76	@ 0x4c
 80043c4:	2205      	movs	r2, #5
 80043c6:	701a      	strb	r2, [r3, #0]
 80043c8:	e075      	b.n	80044b6 <HCD_HC_OUT_IRQHandler+0x920>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80043ca:	78fa      	ldrb	r2, [r7, #3]
 80043cc:	6879      	ldr	r1, [r7, #4]
 80043ce:	4613      	mov	r3, r2
 80043d0:	011b      	lsls	r3, r3, #4
 80043d2:	1a9b      	subs	r3, r3, r2
 80043d4:	009b      	lsls	r3, r3, #2
 80043d6:	440b      	add	r3, r1
 80043d8:	334d      	adds	r3, #77	@ 0x4d
 80043da:	781b      	ldrb	r3, [r3, #0]
 80043dc:	2b07      	cmp	r3, #7
 80043de:	d00a      	beq.n	80043f6 <HCD_HC_OUT_IRQHandler+0x860>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80043e0:	78fa      	ldrb	r2, [r7, #3]
 80043e2:	6879      	ldr	r1, [r7, #4]
 80043e4:	4613      	mov	r3, r2
 80043e6:	011b      	lsls	r3, r3, #4
 80043e8:	1a9b      	subs	r3, r3, r2
 80043ea:	009b      	lsls	r3, r3, #2
 80043ec:	440b      	add	r3, r1
 80043ee:	334d      	adds	r3, #77	@ 0x4d
 80043f0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80043f2:	2b09      	cmp	r3, #9
 80043f4:	d170      	bne.n	80044d8 <HCD_HC_OUT_IRQHandler+0x942>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80043f6:	78fa      	ldrb	r2, [r7, #3]
 80043f8:	6879      	ldr	r1, [r7, #4]
 80043fa:	4613      	mov	r3, r2
 80043fc:	011b      	lsls	r3, r3, #4
 80043fe:	1a9b      	subs	r3, r3, r2
 8004400:	009b      	lsls	r3, r3, #2
 8004402:	440b      	add	r3, r1
 8004404:	334d      	adds	r3, #77	@ 0x4d
 8004406:	2202      	movs	r2, #2
 8004408:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800440a:	78fa      	ldrb	r2, [r7, #3]
 800440c:	6879      	ldr	r1, [r7, #4]
 800440e:	4613      	mov	r3, r2
 8004410:	011b      	lsls	r3, r3, #4
 8004412:	1a9b      	subs	r3, r3, r2
 8004414:	009b      	lsls	r3, r3, #2
 8004416:	440b      	add	r3, r1
 8004418:	3344      	adds	r3, #68	@ 0x44
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	1c59      	adds	r1, r3, #1
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	4613      	mov	r3, r2
 8004422:	011b      	lsls	r3, r3, #4
 8004424:	1a9b      	subs	r3, r3, r2
 8004426:	009b      	lsls	r3, r3, #2
 8004428:	4403      	add	r3, r0
 800442a:	3344      	adds	r3, #68	@ 0x44
 800442c:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800442e:	78fa      	ldrb	r2, [r7, #3]
 8004430:	6879      	ldr	r1, [r7, #4]
 8004432:	4613      	mov	r3, r2
 8004434:	011b      	lsls	r3, r3, #4
 8004436:	1a9b      	subs	r3, r3, r2
 8004438:	009b      	lsls	r3, r3, #2
 800443a:	440b      	add	r3, r1
 800443c:	3344      	adds	r3, #68	@ 0x44
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	2b02      	cmp	r3, #2
 8004442:	d914      	bls.n	800446e <HCD_HC_OUT_IRQHandler+0x8d8>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004444:	78fa      	ldrb	r2, [r7, #3]
 8004446:	6879      	ldr	r1, [r7, #4]
 8004448:	4613      	mov	r3, r2
 800444a:	011b      	lsls	r3, r3, #4
 800444c:	1a9b      	subs	r3, r3, r2
 800444e:	009b      	lsls	r3, r3, #2
 8004450:	440b      	add	r3, r1
 8004452:	3344      	adds	r3, #68	@ 0x44
 8004454:	2200      	movs	r2, #0
 8004456:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004458:	78fa      	ldrb	r2, [r7, #3]
 800445a:	6879      	ldr	r1, [r7, #4]
 800445c:	4613      	mov	r3, r2
 800445e:	011b      	lsls	r3, r3, #4
 8004460:	1a9b      	subs	r3, r3, r2
 8004462:	009b      	lsls	r3, r3, #2
 8004464:	440b      	add	r3, r1
 8004466:	334c      	adds	r3, #76	@ 0x4c
 8004468:	2204      	movs	r2, #4
 800446a:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800446c:	e022      	b.n	80044b4 <HCD_HC_OUT_IRQHandler+0x91e>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800446e:	78fa      	ldrb	r2, [r7, #3]
 8004470:	6879      	ldr	r1, [r7, #4]
 8004472:	4613      	mov	r3, r2
 8004474:	011b      	lsls	r3, r3, #4
 8004476:	1a9b      	subs	r3, r3, r2
 8004478:	009b      	lsls	r3, r3, #2
 800447a:	440b      	add	r3, r1
 800447c:	334c      	adds	r3, #76	@ 0x4c
 800447e:	2202      	movs	r2, #2
 8004480:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004482:	78fb      	ldrb	r3, [r7, #3]
 8004484:	015a      	lsls	r2, r3, #5
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	4413      	add	r3, r2
 800448a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004498:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80044a0:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80044a2:	78fb      	ldrb	r3, [r7, #3]
 80044a4:	015a      	lsls	r2, r3, #5
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	4413      	add	r3, r2
 80044aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044ae:	461a      	mov	r2, r3
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80044b4:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80044b6:	78fa      	ldrb	r2, [r7, #3]
 80044b8:	6879      	ldr	r1, [r7, #4]
 80044ba:	4613      	mov	r3, r2
 80044bc:	011b      	lsls	r3, r3, #4
 80044be:	1a9b      	subs	r3, r3, r2
 80044c0:	009b      	lsls	r3, r3, #2
 80044c2:	440b      	add	r3, r1
 80044c4:	334c      	adds	r3, #76	@ 0x4c
 80044c6:	781a      	ldrb	r2, [r3, #0]
 80044c8:	78fb      	ldrb	r3, [r7, #3]
 80044ca:	4619      	mov	r1, r3
 80044cc:	6878      	ldr	r0, [r7, #4]
 80044ce:	f006 f809 	bl	800a4e4 <HAL_HCD_HC_NotifyURBChange_Callback>
 80044d2:	e002      	b.n	80044da <HCD_HC_OUT_IRQHandler+0x944>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 80044d4:	bf00      	nop
 80044d6:	e000      	b.n	80044da <HCD_HC_OUT_IRQHandler+0x944>
      return;
 80044d8:	bf00      	nop
  }
}
 80044da:	3718      	adds	r7, #24
 80044dc:	46bd      	mov	sp, r7
 80044de:	bd80      	pop	{r7, pc}

080044e0 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b08a      	sub	sp, #40	@ 0x28
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80044ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044f0:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	6a1b      	ldr	r3, [r3, #32]
 80044f8:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80044fa:	69fb      	ldr	r3, [r7, #28]
 80044fc:	f003 030f 	and.w	r3, r3, #15
 8004500:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004502:	69fb      	ldr	r3, [r7, #28]
 8004504:	0c5b      	lsrs	r3, r3, #17
 8004506:	f003 030f 	and.w	r3, r3, #15
 800450a:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800450c:	69fb      	ldr	r3, [r7, #28]
 800450e:	091b      	lsrs	r3, r3, #4
 8004510:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004514:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	2b02      	cmp	r3, #2
 800451a:	d004      	beq.n	8004526 <HCD_RXQLVL_IRQHandler+0x46>
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	2b05      	cmp	r3, #5
 8004520:	f000 80b6 	beq.w	8004690 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8004524:	e0b7      	b.n	8004696 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8004526:	693b      	ldr	r3, [r7, #16]
 8004528:	2b00      	cmp	r3, #0
 800452a:	f000 80b3 	beq.w	8004694 <HCD_RXQLVL_IRQHandler+0x1b4>
 800452e:	6879      	ldr	r1, [r7, #4]
 8004530:	69ba      	ldr	r2, [r7, #24]
 8004532:	4613      	mov	r3, r2
 8004534:	011b      	lsls	r3, r3, #4
 8004536:	1a9b      	subs	r3, r3, r2
 8004538:	009b      	lsls	r3, r3, #2
 800453a:	440b      	add	r3, r1
 800453c:	332c      	adds	r3, #44	@ 0x2c
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	2b00      	cmp	r3, #0
 8004542:	f000 80a7 	beq.w	8004694 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8004546:	6879      	ldr	r1, [r7, #4]
 8004548:	69ba      	ldr	r2, [r7, #24]
 800454a:	4613      	mov	r3, r2
 800454c:	011b      	lsls	r3, r3, #4
 800454e:	1a9b      	subs	r3, r3, r2
 8004550:	009b      	lsls	r3, r3, #2
 8004552:	440b      	add	r3, r1
 8004554:	3338      	adds	r3, #56	@ 0x38
 8004556:	681a      	ldr	r2, [r3, #0]
 8004558:	693b      	ldr	r3, [r7, #16]
 800455a:	18d1      	adds	r1, r2, r3
 800455c:	6878      	ldr	r0, [r7, #4]
 800455e:	69ba      	ldr	r2, [r7, #24]
 8004560:	4613      	mov	r3, r2
 8004562:	011b      	lsls	r3, r3, #4
 8004564:	1a9b      	subs	r3, r3, r2
 8004566:	009b      	lsls	r3, r3, #2
 8004568:	4403      	add	r3, r0
 800456a:	3334      	adds	r3, #52	@ 0x34
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4299      	cmp	r1, r3
 8004570:	f200 8083 	bhi.w	800467a <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6818      	ldr	r0, [r3, #0]
 8004578:	6879      	ldr	r1, [r7, #4]
 800457a:	69ba      	ldr	r2, [r7, #24]
 800457c:	4613      	mov	r3, r2
 800457e:	011b      	lsls	r3, r3, #4
 8004580:	1a9b      	subs	r3, r3, r2
 8004582:	009b      	lsls	r3, r3, #2
 8004584:	440b      	add	r3, r1
 8004586:	332c      	adds	r3, #44	@ 0x2c
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	693a      	ldr	r2, [r7, #16]
 800458c:	b292      	uxth	r2, r2
 800458e:	4619      	mov	r1, r3
 8004590:	f004 fb88 	bl	8008ca4 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8004594:	6879      	ldr	r1, [r7, #4]
 8004596:	69ba      	ldr	r2, [r7, #24]
 8004598:	4613      	mov	r3, r2
 800459a:	011b      	lsls	r3, r3, #4
 800459c:	1a9b      	subs	r3, r3, r2
 800459e:	009b      	lsls	r3, r3, #2
 80045a0:	440b      	add	r3, r1
 80045a2:	332c      	adds	r3, #44	@ 0x2c
 80045a4:	681a      	ldr	r2, [r3, #0]
 80045a6:	693b      	ldr	r3, [r7, #16]
 80045a8:	18d1      	adds	r1, r2, r3
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	69ba      	ldr	r2, [r7, #24]
 80045ae:	4613      	mov	r3, r2
 80045b0:	011b      	lsls	r3, r3, #4
 80045b2:	1a9b      	subs	r3, r3, r2
 80045b4:	009b      	lsls	r3, r3, #2
 80045b6:	4403      	add	r3, r0
 80045b8:	332c      	adds	r3, #44	@ 0x2c
 80045ba:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 80045bc:	6879      	ldr	r1, [r7, #4]
 80045be:	69ba      	ldr	r2, [r7, #24]
 80045c0:	4613      	mov	r3, r2
 80045c2:	011b      	lsls	r3, r3, #4
 80045c4:	1a9b      	subs	r3, r3, r2
 80045c6:	009b      	lsls	r3, r3, #2
 80045c8:	440b      	add	r3, r1
 80045ca:	3338      	adds	r3, #56	@ 0x38
 80045cc:	681a      	ldr	r2, [r3, #0]
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	18d1      	adds	r1, r2, r3
 80045d2:	6878      	ldr	r0, [r7, #4]
 80045d4:	69ba      	ldr	r2, [r7, #24]
 80045d6:	4613      	mov	r3, r2
 80045d8:	011b      	lsls	r3, r3, #4
 80045da:	1a9b      	subs	r3, r3, r2
 80045dc:	009b      	lsls	r3, r3, #2
 80045de:	4403      	add	r3, r0
 80045e0:	3338      	adds	r3, #56	@ 0x38
 80045e2:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80045e4:	69bb      	ldr	r3, [r7, #24]
 80045e6:	015a      	lsls	r2, r3, #5
 80045e8:	6a3b      	ldr	r3, [r7, #32]
 80045ea:	4413      	add	r3, r2
 80045ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045f0:	691b      	ldr	r3, [r3, #16]
 80045f2:	0cdb      	lsrs	r3, r3, #19
 80045f4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80045f8:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80045fa:	6879      	ldr	r1, [r7, #4]
 80045fc:	69ba      	ldr	r2, [r7, #24]
 80045fe:	4613      	mov	r3, r2
 8004600:	011b      	lsls	r3, r3, #4
 8004602:	1a9b      	subs	r3, r3, r2
 8004604:	009b      	lsls	r3, r3, #2
 8004606:	440b      	add	r3, r1
 8004608:	3328      	adds	r3, #40	@ 0x28
 800460a:	881b      	ldrh	r3, [r3, #0]
 800460c:	461a      	mov	r2, r3
 800460e:	693b      	ldr	r3, [r7, #16]
 8004610:	4293      	cmp	r3, r2
 8004612:	d13f      	bne.n	8004694 <HCD_RXQLVL_IRQHandler+0x1b4>
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d03c      	beq.n	8004694 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 800461a:	69bb      	ldr	r3, [r7, #24]
 800461c:	015a      	lsls	r2, r3, #5
 800461e:	6a3b      	ldr	r3, [r7, #32]
 8004620:	4413      	add	r3, r2
 8004622:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800462a:	68bb      	ldr	r3, [r7, #8]
 800462c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004630:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004632:	68bb      	ldr	r3, [r7, #8]
 8004634:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004638:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 800463a:	69bb      	ldr	r3, [r7, #24]
 800463c:	015a      	lsls	r2, r3, #5
 800463e:	6a3b      	ldr	r3, [r7, #32]
 8004640:	4413      	add	r3, r2
 8004642:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004646:	461a      	mov	r2, r3
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 800464c:	6879      	ldr	r1, [r7, #4]
 800464e:	69ba      	ldr	r2, [r7, #24]
 8004650:	4613      	mov	r3, r2
 8004652:	011b      	lsls	r3, r3, #4
 8004654:	1a9b      	subs	r3, r3, r2
 8004656:	009b      	lsls	r3, r3, #2
 8004658:	440b      	add	r3, r1
 800465a:	333c      	adds	r3, #60	@ 0x3c
 800465c:	781b      	ldrb	r3, [r3, #0]
 800465e:	f083 0301 	eor.w	r3, r3, #1
 8004662:	b2d8      	uxtb	r0, r3
 8004664:	6879      	ldr	r1, [r7, #4]
 8004666:	69ba      	ldr	r2, [r7, #24]
 8004668:	4613      	mov	r3, r2
 800466a:	011b      	lsls	r3, r3, #4
 800466c:	1a9b      	subs	r3, r3, r2
 800466e:	009b      	lsls	r3, r3, #2
 8004670:	440b      	add	r3, r1
 8004672:	333c      	adds	r3, #60	@ 0x3c
 8004674:	4602      	mov	r2, r0
 8004676:	701a      	strb	r2, [r3, #0]
      break;
 8004678:	e00c      	b.n	8004694 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 800467a:	6879      	ldr	r1, [r7, #4]
 800467c:	69ba      	ldr	r2, [r7, #24]
 800467e:	4613      	mov	r3, r2
 8004680:	011b      	lsls	r3, r3, #4
 8004682:	1a9b      	subs	r3, r3, r2
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	440b      	add	r3, r1
 8004688:	334c      	adds	r3, #76	@ 0x4c
 800468a:	2204      	movs	r2, #4
 800468c:	701a      	strb	r2, [r3, #0]
      break;
 800468e:	e001      	b.n	8004694 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8004690:	bf00      	nop
 8004692:	e000      	b.n	8004696 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8004694:	bf00      	nop
  }
}
 8004696:	bf00      	nop
 8004698:	3728      	adds	r7, #40	@ 0x28
 800469a:	46bd      	mov	sp, r7
 800469c:	bd80      	pop	{r7, pc}

0800469e <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800469e:	b580      	push	{r7, lr}
 80046a0:	b086      	sub	sp, #24
 80046a2:	af00      	add	r7, sp, #0
 80046a4:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046ac:	697b      	ldr	r3, [r7, #20]
 80046ae:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80046ba:	693b      	ldr	r3, [r7, #16]
 80046bc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80046ca:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f003 0302 	and.w	r3, r3, #2
 80046d2:	2b02      	cmp	r3, #2
 80046d4:	d10b      	bne.n	80046ee <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	f003 0301 	and.w	r3, r3, #1
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d102      	bne.n	80046e6 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80046e0:	6878      	ldr	r0, [r7, #4]
 80046e2:	f005 fee3 	bl	800a4ac <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	f043 0302 	orr.w	r3, r3, #2
 80046ec:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	f003 0308 	and.w	r3, r3, #8
 80046f4:	2b08      	cmp	r3, #8
 80046f6:	d132      	bne.n	800475e <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80046f8:	68bb      	ldr	r3, [r7, #8]
 80046fa:	f043 0308 	orr.w	r3, r3, #8
 80046fe:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	f003 0304 	and.w	r3, r3, #4
 8004706:	2b04      	cmp	r3, #4
 8004708:	d126      	bne.n	8004758 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	7a5b      	ldrb	r3, [r3, #9]
 800470e:	2b02      	cmp	r3, #2
 8004710:	d113      	bne.n	800473a <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8004718:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800471c:	d106      	bne.n	800472c <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	2102      	movs	r1, #2
 8004724:	4618      	mov	r0, r3
 8004726:	f004 fb57 	bl	8008dd8 <USB_InitFSLSPClkSel>
 800472a:	e011      	b.n	8004750 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	2101      	movs	r1, #1
 8004732:	4618      	mov	r0, r3
 8004734:	f004 fb50 	bl	8008dd8 <USB_InitFSLSPClkSel>
 8004738:	e00a      	b.n	8004750 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	79db      	ldrb	r3, [r3, #7]
 800473e:	2b01      	cmp	r3, #1
 8004740:	d106      	bne.n	8004750 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004748:	461a      	mov	r2, r3
 800474a:	f64e 2360 	movw	r3, #60000	@ 0xea60
 800474e:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8004750:	6878      	ldr	r0, [r7, #4]
 8004752:	f005 fed9 	bl	800a508 <HAL_HCD_PortEnabled_Callback>
 8004756:	e002      	b.n	800475e <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8004758:	6878      	ldr	r0, [r7, #4]
 800475a:	f005 fee3 	bl	800a524 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	f003 0320 	and.w	r3, r3, #32
 8004764:	2b20      	cmp	r3, #32
 8004766:	d103      	bne.n	8004770 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	f043 0320 	orr.w	r3, r3, #32
 800476e:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004776:	461a      	mov	r2, r3
 8004778:	68bb      	ldr	r3, [r7, #8]
 800477a:	6013      	str	r3, [r2, #0]
}
 800477c:	bf00      	nop
 800477e:	3718      	adds	r7, #24
 8004780:	46bd      	mov	sp, r7
 8004782:	bd80      	pop	{r7, pc}

08004784 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b084      	sub	sp, #16
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d101      	bne.n	8004796 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004792:	2301      	movs	r3, #1
 8004794:	e12b      	b.n	80049ee <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800479c:	b2db      	uxtb	r3, r3
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d106      	bne.n	80047b0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2200      	movs	r2, #0
 80047a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f7fc fdae 	bl	800130c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2224      	movs	r2, #36	@ 0x24
 80047b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	681a      	ldr	r2, [r3, #0]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f022 0201 	bic.w	r2, r2, #1
 80047c6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80047d6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80047e6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80047e8:	f001 fe8c 	bl	8006504 <HAL_RCC_GetPCLK1Freq>
 80047ec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	4a81      	ldr	r2, [pc, #516]	@ (80049f8 <HAL_I2C_Init+0x274>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d807      	bhi.n	8004808 <HAL_I2C_Init+0x84>
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	4a80      	ldr	r2, [pc, #512]	@ (80049fc <HAL_I2C_Init+0x278>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	bf94      	ite	ls
 8004800:	2301      	movls	r3, #1
 8004802:	2300      	movhi	r3, #0
 8004804:	b2db      	uxtb	r3, r3
 8004806:	e006      	b.n	8004816 <HAL_I2C_Init+0x92>
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	4a7d      	ldr	r2, [pc, #500]	@ (8004a00 <HAL_I2C_Init+0x27c>)
 800480c:	4293      	cmp	r3, r2
 800480e:	bf94      	ite	ls
 8004810:	2301      	movls	r3, #1
 8004812:	2300      	movhi	r3, #0
 8004814:	b2db      	uxtb	r3, r3
 8004816:	2b00      	cmp	r3, #0
 8004818:	d001      	beq.n	800481e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	e0e7      	b.n	80049ee <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	4a78      	ldr	r2, [pc, #480]	@ (8004a04 <HAL_I2C_Init+0x280>)
 8004822:	fba2 2303 	umull	r2, r3, r2, r3
 8004826:	0c9b      	lsrs	r3, r3, #18
 8004828:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	68ba      	ldr	r2, [r7, #8]
 800483a:	430a      	orrs	r2, r1
 800483c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	6a1b      	ldr	r3, [r3, #32]
 8004844:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	4a6a      	ldr	r2, [pc, #424]	@ (80049f8 <HAL_I2C_Init+0x274>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d802      	bhi.n	8004858 <HAL_I2C_Init+0xd4>
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	3301      	adds	r3, #1
 8004856:	e009      	b.n	800486c <HAL_I2C_Init+0xe8>
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800485e:	fb02 f303 	mul.w	r3, r2, r3
 8004862:	4a69      	ldr	r2, [pc, #420]	@ (8004a08 <HAL_I2C_Init+0x284>)
 8004864:	fba2 2303 	umull	r2, r3, r2, r3
 8004868:	099b      	lsrs	r3, r3, #6
 800486a:	3301      	adds	r3, #1
 800486c:	687a      	ldr	r2, [r7, #4]
 800486e:	6812      	ldr	r2, [r2, #0]
 8004870:	430b      	orrs	r3, r1
 8004872:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	69db      	ldr	r3, [r3, #28]
 800487a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800487e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	495c      	ldr	r1, [pc, #368]	@ (80049f8 <HAL_I2C_Init+0x274>)
 8004888:	428b      	cmp	r3, r1
 800488a:	d819      	bhi.n	80048c0 <HAL_I2C_Init+0x13c>
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	1e59      	subs	r1, r3, #1
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	005b      	lsls	r3, r3, #1
 8004896:	fbb1 f3f3 	udiv	r3, r1, r3
 800489a:	1c59      	adds	r1, r3, #1
 800489c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80048a0:	400b      	ands	r3, r1
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d00a      	beq.n	80048bc <HAL_I2C_Init+0x138>
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	1e59      	subs	r1, r3, #1
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	685b      	ldr	r3, [r3, #4]
 80048ae:	005b      	lsls	r3, r3, #1
 80048b0:	fbb1 f3f3 	udiv	r3, r1, r3
 80048b4:	3301      	adds	r3, #1
 80048b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048ba:	e051      	b.n	8004960 <HAL_I2C_Init+0x1dc>
 80048bc:	2304      	movs	r3, #4
 80048be:	e04f      	b.n	8004960 <HAL_I2C_Init+0x1dc>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	689b      	ldr	r3, [r3, #8]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d111      	bne.n	80048ec <HAL_I2C_Init+0x168>
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	1e58      	subs	r0, r3, #1
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6859      	ldr	r1, [r3, #4]
 80048d0:	460b      	mov	r3, r1
 80048d2:	005b      	lsls	r3, r3, #1
 80048d4:	440b      	add	r3, r1
 80048d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80048da:	3301      	adds	r3, #1
 80048dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	bf0c      	ite	eq
 80048e4:	2301      	moveq	r3, #1
 80048e6:	2300      	movne	r3, #0
 80048e8:	b2db      	uxtb	r3, r3
 80048ea:	e012      	b.n	8004912 <HAL_I2C_Init+0x18e>
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	1e58      	subs	r0, r3, #1
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6859      	ldr	r1, [r3, #4]
 80048f4:	460b      	mov	r3, r1
 80048f6:	009b      	lsls	r3, r3, #2
 80048f8:	440b      	add	r3, r1
 80048fa:	0099      	lsls	r1, r3, #2
 80048fc:	440b      	add	r3, r1
 80048fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8004902:	3301      	adds	r3, #1
 8004904:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004908:	2b00      	cmp	r3, #0
 800490a:	bf0c      	ite	eq
 800490c:	2301      	moveq	r3, #1
 800490e:	2300      	movne	r3, #0
 8004910:	b2db      	uxtb	r3, r3
 8004912:	2b00      	cmp	r3, #0
 8004914:	d001      	beq.n	800491a <HAL_I2C_Init+0x196>
 8004916:	2301      	movs	r3, #1
 8004918:	e022      	b.n	8004960 <HAL_I2C_Init+0x1dc>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	689b      	ldr	r3, [r3, #8]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d10e      	bne.n	8004940 <HAL_I2C_Init+0x1bc>
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	1e58      	subs	r0, r3, #1
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6859      	ldr	r1, [r3, #4]
 800492a:	460b      	mov	r3, r1
 800492c:	005b      	lsls	r3, r3, #1
 800492e:	440b      	add	r3, r1
 8004930:	fbb0 f3f3 	udiv	r3, r0, r3
 8004934:	3301      	adds	r3, #1
 8004936:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800493a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800493e:	e00f      	b.n	8004960 <HAL_I2C_Init+0x1dc>
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	1e58      	subs	r0, r3, #1
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6859      	ldr	r1, [r3, #4]
 8004948:	460b      	mov	r3, r1
 800494a:	009b      	lsls	r3, r3, #2
 800494c:	440b      	add	r3, r1
 800494e:	0099      	lsls	r1, r3, #2
 8004950:	440b      	add	r3, r1
 8004952:	fbb0 f3f3 	udiv	r3, r0, r3
 8004956:	3301      	adds	r3, #1
 8004958:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800495c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004960:	6879      	ldr	r1, [r7, #4]
 8004962:	6809      	ldr	r1, [r1, #0]
 8004964:	4313      	orrs	r3, r2
 8004966:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	69da      	ldr	r2, [r3, #28]
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6a1b      	ldr	r3, [r3, #32]
 800497a:	431a      	orrs	r2, r3
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	430a      	orrs	r2, r1
 8004982:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	689b      	ldr	r3, [r3, #8]
 800498a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800498e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004992:	687a      	ldr	r2, [r7, #4]
 8004994:	6911      	ldr	r1, [r2, #16]
 8004996:	687a      	ldr	r2, [r7, #4]
 8004998:	68d2      	ldr	r2, [r2, #12]
 800499a:	4311      	orrs	r1, r2
 800499c:	687a      	ldr	r2, [r7, #4]
 800499e:	6812      	ldr	r2, [r2, #0]
 80049a0:	430b      	orrs	r3, r1
 80049a2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	68db      	ldr	r3, [r3, #12]
 80049aa:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	695a      	ldr	r2, [r3, #20]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	699b      	ldr	r3, [r3, #24]
 80049b6:	431a      	orrs	r2, r3
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	430a      	orrs	r2, r1
 80049be:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	681a      	ldr	r2, [r3, #0]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f042 0201 	orr.w	r2, r2, #1
 80049ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2200      	movs	r2, #0
 80049d4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2220      	movs	r2, #32
 80049da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2200      	movs	r2, #0
 80049e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2200      	movs	r2, #0
 80049e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80049ec:	2300      	movs	r3, #0
}
 80049ee:	4618      	mov	r0, r3
 80049f0:	3710      	adds	r7, #16
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}
 80049f6:	bf00      	nop
 80049f8:	000186a0 	.word	0x000186a0
 80049fc:	001e847f 	.word	0x001e847f
 8004a00:	003d08ff 	.word	0x003d08ff
 8004a04:	431bde83 	.word	0x431bde83
 8004a08:	10624dd3 	.word	0x10624dd3

08004a0c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b08c      	sub	sp, #48	@ 0x30
 8004a10:	af02      	add	r7, sp, #8
 8004a12:	60f8      	str	r0, [r7, #12]
 8004a14:	4608      	mov	r0, r1
 8004a16:	4611      	mov	r1, r2
 8004a18:	461a      	mov	r2, r3
 8004a1a:	4603      	mov	r3, r0
 8004a1c:	817b      	strh	r3, [r7, #10]
 8004a1e:	460b      	mov	r3, r1
 8004a20:	813b      	strh	r3, [r7, #8]
 8004a22:	4613      	mov	r3, r2
 8004a24:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004a26:	f7fd f9cf 	bl	8001dc8 <HAL_GetTick>
 8004a2a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a32:	b2db      	uxtb	r3, r3
 8004a34:	2b20      	cmp	r3, #32
 8004a36:	f040 8214 	bne.w	8004e62 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a3c:	9300      	str	r3, [sp, #0]
 8004a3e:	2319      	movs	r3, #25
 8004a40:	2201      	movs	r2, #1
 8004a42:	497b      	ldr	r1, [pc, #492]	@ (8004c30 <HAL_I2C_Mem_Read+0x224>)
 8004a44:	68f8      	ldr	r0, [r7, #12]
 8004a46:	f000 fafb 	bl	8005040 <I2C_WaitOnFlagUntilTimeout>
 8004a4a:	4603      	mov	r3, r0
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d001      	beq.n	8004a54 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004a50:	2302      	movs	r3, #2
 8004a52:	e207      	b.n	8004e64 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a5a:	2b01      	cmp	r3, #1
 8004a5c:	d101      	bne.n	8004a62 <HAL_I2C_Mem_Read+0x56>
 8004a5e:	2302      	movs	r3, #2
 8004a60:	e200      	b.n	8004e64 <HAL_I2C_Mem_Read+0x458>
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	2201      	movs	r2, #1
 8004a66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f003 0301 	and.w	r3, r3, #1
 8004a74:	2b01      	cmp	r3, #1
 8004a76:	d007      	beq.n	8004a88 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	681a      	ldr	r2, [r3, #0]
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f042 0201 	orr.w	r2, r2, #1
 8004a86:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	681a      	ldr	r2, [r3, #0]
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004a96:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2222      	movs	r2, #34	@ 0x22
 8004a9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	2240      	movs	r2, #64	@ 0x40
 8004aa4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ab2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004ab8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004abe:	b29a      	uxth	r2, r3
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	4a5b      	ldr	r2, [pc, #364]	@ (8004c34 <HAL_I2C_Mem_Read+0x228>)
 8004ac8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004aca:	88f8      	ldrh	r0, [r7, #6]
 8004acc:	893a      	ldrh	r2, [r7, #8]
 8004ace:	8979      	ldrh	r1, [r7, #10]
 8004ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ad2:	9301      	str	r3, [sp, #4]
 8004ad4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ad6:	9300      	str	r3, [sp, #0]
 8004ad8:	4603      	mov	r3, r0
 8004ada:	68f8      	ldr	r0, [r7, #12]
 8004adc:	f000 f9c8 	bl	8004e70 <I2C_RequestMemoryRead>
 8004ae0:	4603      	mov	r3, r0
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d001      	beq.n	8004aea <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	e1bc      	b.n	8004e64 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d113      	bne.n	8004b1a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004af2:	2300      	movs	r3, #0
 8004af4:	623b      	str	r3, [r7, #32]
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	695b      	ldr	r3, [r3, #20]
 8004afc:	623b      	str	r3, [r7, #32]
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	699b      	ldr	r3, [r3, #24]
 8004b04:	623b      	str	r3, [r7, #32]
 8004b06:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	681a      	ldr	r2, [r3, #0]
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b16:	601a      	str	r2, [r3, #0]
 8004b18:	e190      	b.n	8004e3c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b1e:	2b01      	cmp	r3, #1
 8004b20:	d11b      	bne.n	8004b5a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	681a      	ldr	r2, [r3, #0]
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b30:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b32:	2300      	movs	r3, #0
 8004b34:	61fb      	str	r3, [r7, #28]
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	695b      	ldr	r3, [r3, #20]
 8004b3c:	61fb      	str	r3, [r7, #28]
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	699b      	ldr	r3, [r3, #24]
 8004b44:	61fb      	str	r3, [r7, #28]
 8004b46:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	681a      	ldr	r2, [r3, #0]
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b56:	601a      	str	r2, [r3, #0]
 8004b58:	e170      	b.n	8004e3c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b5e:	2b02      	cmp	r3, #2
 8004b60:	d11b      	bne.n	8004b9a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	681a      	ldr	r2, [r3, #0]
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b70:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	681a      	ldr	r2, [r3, #0]
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b80:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b82:	2300      	movs	r3, #0
 8004b84:	61bb      	str	r3, [r7, #24]
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	695b      	ldr	r3, [r3, #20]
 8004b8c:	61bb      	str	r3, [r7, #24]
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	699b      	ldr	r3, [r3, #24]
 8004b94:	61bb      	str	r3, [r7, #24]
 8004b96:	69bb      	ldr	r3, [r7, #24]
 8004b98:	e150      	b.n	8004e3c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	617b      	str	r3, [r7, #20]
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	695b      	ldr	r3, [r3, #20]
 8004ba4:	617b      	str	r3, [r7, #20]
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	699b      	ldr	r3, [r3, #24]
 8004bac:	617b      	str	r3, [r7, #20]
 8004bae:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004bb0:	e144      	b.n	8004e3c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bb6:	2b03      	cmp	r3, #3
 8004bb8:	f200 80f1 	bhi.w	8004d9e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bc0:	2b01      	cmp	r3, #1
 8004bc2:	d123      	bne.n	8004c0c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004bc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bc6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004bc8:	68f8      	ldr	r0, [r7, #12]
 8004bca:	f000 fb9b 	bl	8005304 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004bce:	4603      	mov	r3, r0
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d001      	beq.n	8004bd8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	e145      	b.n	8004e64 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	691a      	ldr	r2, [r3, #16]
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004be2:	b2d2      	uxtb	r2, r2
 8004be4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bea:	1c5a      	adds	r2, r3, #1
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bf4:	3b01      	subs	r3, #1
 8004bf6:	b29a      	uxth	r2, r3
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c00:	b29b      	uxth	r3, r3
 8004c02:	3b01      	subs	r3, #1
 8004c04:	b29a      	uxth	r2, r3
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004c0a:	e117      	b.n	8004e3c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c10:	2b02      	cmp	r3, #2
 8004c12:	d14e      	bne.n	8004cb2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c16:	9300      	str	r3, [sp, #0]
 8004c18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	4906      	ldr	r1, [pc, #24]	@ (8004c38 <HAL_I2C_Mem_Read+0x22c>)
 8004c1e:	68f8      	ldr	r0, [r7, #12]
 8004c20:	f000 fa0e 	bl	8005040 <I2C_WaitOnFlagUntilTimeout>
 8004c24:	4603      	mov	r3, r0
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d008      	beq.n	8004c3c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	e11a      	b.n	8004e64 <HAL_I2C_Mem_Read+0x458>
 8004c2e:	bf00      	nop
 8004c30:	00100002 	.word	0x00100002
 8004c34:	ffff0000 	.word	0xffff0000
 8004c38:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	681a      	ldr	r2, [r3, #0]
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c4a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	691a      	ldr	r2, [r3, #16]
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c56:	b2d2      	uxtb	r2, r2
 8004c58:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c5e:	1c5a      	adds	r2, r3, #1
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c68:	3b01      	subs	r3, #1
 8004c6a:	b29a      	uxth	r2, r3
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c74:	b29b      	uxth	r3, r3
 8004c76:	3b01      	subs	r3, #1
 8004c78:	b29a      	uxth	r2, r3
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	691a      	ldr	r2, [r3, #16]
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c88:	b2d2      	uxtb	r2, r2
 8004c8a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c90:	1c5a      	adds	r2, r3, #1
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c9a:	3b01      	subs	r3, #1
 8004c9c:	b29a      	uxth	r2, r3
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ca6:	b29b      	uxth	r3, r3
 8004ca8:	3b01      	subs	r3, #1
 8004caa:	b29a      	uxth	r2, r3
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004cb0:	e0c4      	b.n	8004e3c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cb4:	9300      	str	r3, [sp, #0]
 8004cb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cb8:	2200      	movs	r2, #0
 8004cba:	496c      	ldr	r1, [pc, #432]	@ (8004e6c <HAL_I2C_Mem_Read+0x460>)
 8004cbc:	68f8      	ldr	r0, [r7, #12]
 8004cbe:	f000 f9bf 	bl	8005040 <I2C_WaitOnFlagUntilTimeout>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d001      	beq.n	8004ccc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	e0cb      	b.n	8004e64 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	681a      	ldr	r2, [r3, #0]
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004cda:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	691a      	ldr	r2, [r3, #16]
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ce6:	b2d2      	uxtb	r2, r2
 8004ce8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cee:	1c5a      	adds	r2, r3, #1
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cf8:	3b01      	subs	r3, #1
 8004cfa:	b29a      	uxth	r2, r3
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d04:	b29b      	uxth	r3, r3
 8004d06:	3b01      	subs	r3, #1
 8004d08:	b29a      	uxth	r2, r3
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d10:	9300      	str	r3, [sp, #0]
 8004d12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d14:	2200      	movs	r2, #0
 8004d16:	4955      	ldr	r1, [pc, #340]	@ (8004e6c <HAL_I2C_Mem_Read+0x460>)
 8004d18:	68f8      	ldr	r0, [r7, #12]
 8004d1a:	f000 f991 	bl	8005040 <I2C_WaitOnFlagUntilTimeout>
 8004d1e:	4603      	mov	r3, r0
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d001      	beq.n	8004d28 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004d24:	2301      	movs	r3, #1
 8004d26:	e09d      	b.n	8004e64 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	681a      	ldr	r2, [r3, #0]
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d36:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	691a      	ldr	r2, [r3, #16]
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d42:	b2d2      	uxtb	r2, r2
 8004d44:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d4a:	1c5a      	adds	r2, r3, #1
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d54:	3b01      	subs	r3, #1
 8004d56:	b29a      	uxth	r2, r3
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d60:	b29b      	uxth	r3, r3
 8004d62:	3b01      	subs	r3, #1
 8004d64:	b29a      	uxth	r2, r3
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	691a      	ldr	r2, [r3, #16]
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d74:	b2d2      	uxtb	r2, r2
 8004d76:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d7c:	1c5a      	adds	r2, r3, #1
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d86:	3b01      	subs	r3, #1
 8004d88:	b29a      	uxth	r2, r3
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d92:	b29b      	uxth	r3, r3
 8004d94:	3b01      	subs	r3, #1
 8004d96:	b29a      	uxth	r2, r3
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004d9c:	e04e      	b.n	8004e3c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004da0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004da2:	68f8      	ldr	r0, [r7, #12]
 8004da4:	f000 faae 	bl	8005304 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004da8:	4603      	mov	r3, r0
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d001      	beq.n	8004db2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004dae:	2301      	movs	r3, #1
 8004db0:	e058      	b.n	8004e64 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	691a      	ldr	r2, [r3, #16]
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dbc:	b2d2      	uxtb	r2, r2
 8004dbe:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dc4:	1c5a      	adds	r2, r3, #1
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dce:	3b01      	subs	r3, #1
 8004dd0:	b29a      	uxth	r2, r3
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dda:	b29b      	uxth	r3, r3
 8004ddc:	3b01      	subs	r3, #1
 8004dde:	b29a      	uxth	r2, r3
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	695b      	ldr	r3, [r3, #20]
 8004dea:	f003 0304 	and.w	r3, r3, #4
 8004dee:	2b04      	cmp	r3, #4
 8004df0:	d124      	bne.n	8004e3c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004df6:	2b03      	cmp	r3, #3
 8004df8:	d107      	bne.n	8004e0a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	681a      	ldr	r2, [r3, #0]
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e08:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	691a      	ldr	r2, [r3, #16]
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e14:	b2d2      	uxtb	r2, r2
 8004e16:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e1c:	1c5a      	adds	r2, r3, #1
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e26:	3b01      	subs	r3, #1
 8004e28:	b29a      	uxth	r2, r3
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e32:	b29b      	uxth	r3, r3
 8004e34:	3b01      	subs	r3, #1
 8004e36:	b29a      	uxth	r2, r3
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	f47f aeb6 	bne.w	8004bb2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	2220      	movs	r2, #32
 8004e4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	2200      	movs	r2, #0
 8004e52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004e5e:	2300      	movs	r3, #0
 8004e60:	e000      	b.n	8004e64 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004e62:	2302      	movs	r3, #2
  }
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	3728      	adds	r7, #40	@ 0x28
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bd80      	pop	{r7, pc}
 8004e6c:	00010004 	.word	0x00010004

08004e70 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b088      	sub	sp, #32
 8004e74:	af02      	add	r7, sp, #8
 8004e76:	60f8      	str	r0, [r7, #12]
 8004e78:	4608      	mov	r0, r1
 8004e7a:	4611      	mov	r1, r2
 8004e7c:	461a      	mov	r2, r3
 8004e7e:	4603      	mov	r3, r0
 8004e80:	817b      	strh	r3, [r7, #10]
 8004e82:	460b      	mov	r3, r1
 8004e84:	813b      	strh	r3, [r7, #8]
 8004e86:	4613      	mov	r3, r2
 8004e88:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	681a      	ldr	r2, [r3, #0]
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004e98:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	681a      	ldr	r2, [r3, #0]
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004ea8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eac:	9300      	str	r3, [sp, #0]
 8004eae:	6a3b      	ldr	r3, [r7, #32]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004eb6:	68f8      	ldr	r0, [r7, #12]
 8004eb8:	f000 f8c2 	bl	8005040 <I2C_WaitOnFlagUntilTimeout>
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d00d      	beq.n	8004ede <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ecc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ed0:	d103      	bne.n	8004eda <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004ed8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004eda:	2303      	movs	r3, #3
 8004edc:	e0aa      	b.n	8005034 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004ede:	897b      	ldrh	r3, [r7, #10]
 8004ee0:	b2db      	uxtb	r3, r3
 8004ee2:	461a      	mov	r2, r3
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004eec:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ef0:	6a3a      	ldr	r2, [r7, #32]
 8004ef2:	4952      	ldr	r1, [pc, #328]	@ (800503c <I2C_RequestMemoryRead+0x1cc>)
 8004ef4:	68f8      	ldr	r0, [r7, #12]
 8004ef6:	f000 f91d 	bl	8005134 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004efa:	4603      	mov	r3, r0
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d001      	beq.n	8004f04 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004f00:	2301      	movs	r3, #1
 8004f02:	e097      	b.n	8005034 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f04:	2300      	movs	r3, #0
 8004f06:	617b      	str	r3, [r7, #20]
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	695b      	ldr	r3, [r3, #20]
 8004f0e:	617b      	str	r3, [r7, #20]
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	699b      	ldr	r3, [r3, #24]
 8004f16:	617b      	str	r3, [r7, #20]
 8004f18:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f1c:	6a39      	ldr	r1, [r7, #32]
 8004f1e:	68f8      	ldr	r0, [r7, #12]
 8004f20:	f000 f9a8 	bl	8005274 <I2C_WaitOnTXEFlagUntilTimeout>
 8004f24:	4603      	mov	r3, r0
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d00d      	beq.n	8004f46 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f2e:	2b04      	cmp	r3, #4
 8004f30:	d107      	bne.n	8004f42 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f40:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004f42:	2301      	movs	r3, #1
 8004f44:	e076      	b.n	8005034 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004f46:	88fb      	ldrh	r3, [r7, #6]
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d105      	bne.n	8004f58 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004f4c:	893b      	ldrh	r3, [r7, #8]
 8004f4e:	b2da      	uxtb	r2, r3
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	611a      	str	r2, [r3, #16]
 8004f56:	e021      	b.n	8004f9c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004f58:	893b      	ldrh	r3, [r7, #8]
 8004f5a:	0a1b      	lsrs	r3, r3, #8
 8004f5c:	b29b      	uxth	r3, r3
 8004f5e:	b2da      	uxtb	r2, r3
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f68:	6a39      	ldr	r1, [r7, #32]
 8004f6a:	68f8      	ldr	r0, [r7, #12]
 8004f6c:	f000 f982 	bl	8005274 <I2C_WaitOnTXEFlagUntilTimeout>
 8004f70:	4603      	mov	r3, r0
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d00d      	beq.n	8004f92 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f7a:	2b04      	cmp	r3, #4
 8004f7c:	d107      	bne.n	8004f8e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	681a      	ldr	r2, [r3, #0]
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f8c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	e050      	b.n	8005034 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004f92:	893b      	ldrh	r3, [r7, #8]
 8004f94:	b2da      	uxtb	r2, r3
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f9e:	6a39      	ldr	r1, [r7, #32]
 8004fa0:	68f8      	ldr	r0, [r7, #12]
 8004fa2:	f000 f967 	bl	8005274 <I2C_WaitOnTXEFlagUntilTimeout>
 8004fa6:	4603      	mov	r3, r0
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d00d      	beq.n	8004fc8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fb0:	2b04      	cmp	r3, #4
 8004fb2:	d107      	bne.n	8004fc4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	681a      	ldr	r2, [r3, #0]
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004fc2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	e035      	b.n	8005034 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	681a      	ldr	r2, [r3, #0]
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004fd6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fda:	9300      	str	r3, [sp, #0]
 8004fdc:	6a3b      	ldr	r3, [r7, #32]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004fe4:	68f8      	ldr	r0, [r7, #12]
 8004fe6:	f000 f82b 	bl	8005040 <I2C_WaitOnFlagUntilTimeout>
 8004fea:	4603      	mov	r3, r0
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d00d      	beq.n	800500c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ffa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ffe:	d103      	bne.n	8005008 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005006:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005008:	2303      	movs	r3, #3
 800500a:	e013      	b.n	8005034 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800500c:	897b      	ldrh	r3, [r7, #10]
 800500e:	b2db      	uxtb	r3, r3
 8005010:	f043 0301 	orr.w	r3, r3, #1
 8005014:	b2da      	uxtb	r2, r3
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800501c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800501e:	6a3a      	ldr	r2, [r7, #32]
 8005020:	4906      	ldr	r1, [pc, #24]	@ (800503c <I2C_RequestMemoryRead+0x1cc>)
 8005022:	68f8      	ldr	r0, [r7, #12]
 8005024:	f000 f886 	bl	8005134 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005028:	4603      	mov	r3, r0
 800502a:	2b00      	cmp	r3, #0
 800502c:	d001      	beq.n	8005032 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	e000      	b.n	8005034 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005032:	2300      	movs	r3, #0
}
 8005034:	4618      	mov	r0, r3
 8005036:	3718      	adds	r7, #24
 8005038:	46bd      	mov	sp, r7
 800503a:	bd80      	pop	{r7, pc}
 800503c:	00010002 	.word	0x00010002

08005040 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b084      	sub	sp, #16
 8005044:	af00      	add	r7, sp, #0
 8005046:	60f8      	str	r0, [r7, #12]
 8005048:	60b9      	str	r1, [r7, #8]
 800504a:	603b      	str	r3, [r7, #0]
 800504c:	4613      	mov	r3, r2
 800504e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005050:	e048      	b.n	80050e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005058:	d044      	beq.n	80050e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800505a:	f7fc feb5 	bl	8001dc8 <HAL_GetTick>
 800505e:	4602      	mov	r2, r0
 8005060:	69bb      	ldr	r3, [r7, #24]
 8005062:	1ad3      	subs	r3, r2, r3
 8005064:	683a      	ldr	r2, [r7, #0]
 8005066:	429a      	cmp	r2, r3
 8005068:	d302      	bcc.n	8005070 <I2C_WaitOnFlagUntilTimeout+0x30>
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d139      	bne.n	80050e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	0c1b      	lsrs	r3, r3, #16
 8005074:	b2db      	uxtb	r3, r3
 8005076:	2b01      	cmp	r3, #1
 8005078:	d10d      	bne.n	8005096 <I2C_WaitOnFlagUntilTimeout+0x56>
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	695b      	ldr	r3, [r3, #20]
 8005080:	43da      	mvns	r2, r3
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	4013      	ands	r3, r2
 8005086:	b29b      	uxth	r3, r3
 8005088:	2b00      	cmp	r3, #0
 800508a:	bf0c      	ite	eq
 800508c:	2301      	moveq	r3, #1
 800508e:	2300      	movne	r3, #0
 8005090:	b2db      	uxtb	r3, r3
 8005092:	461a      	mov	r2, r3
 8005094:	e00c      	b.n	80050b0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	699b      	ldr	r3, [r3, #24]
 800509c:	43da      	mvns	r2, r3
 800509e:	68bb      	ldr	r3, [r7, #8]
 80050a0:	4013      	ands	r3, r2
 80050a2:	b29b      	uxth	r3, r3
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	bf0c      	ite	eq
 80050a8:	2301      	moveq	r3, #1
 80050aa:	2300      	movne	r3, #0
 80050ac:	b2db      	uxtb	r3, r3
 80050ae:	461a      	mov	r2, r3
 80050b0:	79fb      	ldrb	r3, [r7, #7]
 80050b2:	429a      	cmp	r2, r3
 80050b4:	d116      	bne.n	80050e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	2200      	movs	r2, #0
 80050ba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	2220      	movs	r2, #32
 80050c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	2200      	movs	r2, #0
 80050c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050d0:	f043 0220 	orr.w	r2, r3, #32
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2200      	movs	r2, #0
 80050dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80050e0:	2301      	movs	r3, #1
 80050e2:	e023      	b.n	800512c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	0c1b      	lsrs	r3, r3, #16
 80050e8:	b2db      	uxtb	r3, r3
 80050ea:	2b01      	cmp	r3, #1
 80050ec:	d10d      	bne.n	800510a <I2C_WaitOnFlagUntilTimeout+0xca>
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	695b      	ldr	r3, [r3, #20]
 80050f4:	43da      	mvns	r2, r3
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	4013      	ands	r3, r2
 80050fa:	b29b      	uxth	r3, r3
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	bf0c      	ite	eq
 8005100:	2301      	moveq	r3, #1
 8005102:	2300      	movne	r3, #0
 8005104:	b2db      	uxtb	r3, r3
 8005106:	461a      	mov	r2, r3
 8005108:	e00c      	b.n	8005124 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	699b      	ldr	r3, [r3, #24]
 8005110:	43da      	mvns	r2, r3
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	4013      	ands	r3, r2
 8005116:	b29b      	uxth	r3, r3
 8005118:	2b00      	cmp	r3, #0
 800511a:	bf0c      	ite	eq
 800511c:	2301      	moveq	r3, #1
 800511e:	2300      	movne	r3, #0
 8005120:	b2db      	uxtb	r3, r3
 8005122:	461a      	mov	r2, r3
 8005124:	79fb      	ldrb	r3, [r7, #7]
 8005126:	429a      	cmp	r2, r3
 8005128:	d093      	beq.n	8005052 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800512a:	2300      	movs	r3, #0
}
 800512c:	4618      	mov	r0, r3
 800512e:	3710      	adds	r7, #16
 8005130:	46bd      	mov	sp, r7
 8005132:	bd80      	pop	{r7, pc}

08005134 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b084      	sub	sp, #16
 8005138:	af00      	add	r7, sp, #0
 800513a:	60f8      	str	r0, [r7, #12]
 800513c:	60b9      	str	r1, [r7, #8]
 800513e:	607a      	str	r2, [r7, #4]
 8005140:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005142:	e071      	b.n	8005228 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	695b      	ldr	r3, [r3, #20]
 800514a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800514e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005152:	d123      	bne.n	800519c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	681a      	ldr	r2, [r3, #0]
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005162:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800516c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	2200      	movs	r2, #0
 8005172:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	2220      	movs	r2, #32
 8005178:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2200      	movs	r2, #0
 8005180:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005188:	f043 0204 	orr.w	r2, r3, #4
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	2200      	movs	r2, #0
 8005194:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005198:	2301      	movs	r3, #1
 800519a:	e067      	b.n	800526c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051a2:	d041      	beq.n	8005228 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051a4:	f7fc fe10 	bl	8001dc8 <HAL_GetTick>
 80051a8:	4602      	mov	r2, r0
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	1ad3      	subs	r3, r2, r3
 80051ae:	687a      	ldr	r2, [r7, #4]
 80051b0:	429a      	cmp	r2, r3
 80051b2:	d302      	bcc.n	80051ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d136      	bne.n	8005228 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80051ba:	68bb      	ldr	r3, [r7, #8]
 80051bc:	0c1b      	lsrs	r3, r3, #16
 80051be:	b2db      	uxtb	r3, r3
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	d10c      	bne.n	80051de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	695b      	ldr	r3, [r3, #20]
 80051ca:	43da      	mvns	r2, r3
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	4013      	ands	r3, r2
 80051d0:	b29b      	uxth	r3, r3
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	bf14      	ite	ne
 80051d6:	2301      	movne	r3, #1
 80051d8:	2300      	moveq	r3, #0
 80051da:	b2db      	uxtb	r3, r3
 80051dc:	e00b      	b.n	80051f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	699b      	ldr	r3, [r3, #24]
 80051e4:	43da      	mvns	r2, r3
 80051e6:	68bb      	ldr	r3, [r7, #8]
 80051e8:	4013      	ands	r3, r2
 80051ea:	b29b      	uxth	r3, r3
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	bf14      	ite	ne
 80051f0:	2301      	movne	r3, #1
 80051f2:	2300      	moveq	r3, #0
 80051f4:	b2db      	uxtb	r3, r3
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d016      	beq.n	8005228 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	2200      	movs	r2, #0
 80051fe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	2220      	movs	r2, #32
 8005204:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	2200      	movs	r2, #0
 800520c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005214:	f043 0220 	orr.w	r2, r3, #32
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2200      	movs	r2, #0
 8005220:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005224:	2301      	movs	r3, #1
 8005226:	e021      	b.n	800526c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	0c1b      	lsrs	r3, r3, #16
 800522c:	b2db      	uxtb	r3, r3
 800522e:	2b01      	cmp	r3, #1
 8005230:	d10c      	bne.n	800524c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	695b      	ldr	r3, [r3, #20]
 8005238:	43da      	mvns	r2, r3
 800523a:	68bb      	ldr	r3, [r7, #8]
 800523c:	4013      	ands	r3, r2
 800523e:	b29b      	uxth	r3, r3
 8005240:	2b00      	cmp	r3, #0
 8005242:	bf14      	ite	ne
 8005244:	2301      	movne	r3, #1
 8005246:	2300      	moveq	r3, #0
 8005248:	b2db      	uxtb	r3, r3
 800524a:	e00b      	b.n	8005264 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	699b      	ldr	r3, [r3, #24]
 8005252:	43da      	mvns	r2, r3
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	4013      	ands	r3, r2
 8005258:	b29b      	uxth	r3, r3
 800525a:	2b00      	cmp	r3, #0
 800525c:	bf14      	ite	ne
 800525e:	2301      	movne	r3, #1
 8005260:	2300      	moveq	r3, #0
 8005262:	b2db      	uxtb	r3, r3
 8005264:	2b00      	cmp	r3, #0
 8005266:	f47f af6d 	bne.w	8005144 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800526a:	2300      	movs	r3, #0
}
 800526c:	4618      	mov	r0, r3
 800526e:	3710      	adds	r7, #16
 8005270:	46bd      	mov	sp, r7
 8005272:	bd80      	pop	{r7, pc}

08005274 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b084      	sub	sp, #16
 8005278:	af00      	add	r7, sp, #0
 800527a:	60f8      	str	r0, [r7, #12]
 800527c:	60b9      	str	r1, [r7, #8]
 800527e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005280:	e034      	b.n	80052ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005282:	68f8      	ldr	r0, [r7, #12]
 8005284:	f000 f89b 	bl	80053be <I2C_IsAcknowledgeFailed>
 8005288:	4603      	mov	r3, r0
 800528a:	2b00      	cmp	r3, #0
 800528c:	d001      	beq.n	8005292 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800528e:	2301      	movs	r3, #1
 8005290:	e034      	b.n	80052fc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005298:	d028      	beq.n	80052ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800529a:	f7fc fd95 	bl	8001dc8 <HAL_GetTick>
 800529e:	4602      	mov	r2, r0
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	1ad3      	subs	r3, r2, r3
 80052a4:	68ba      	ldr	r2, [r7, #8]
 80052a6:	429a      	cmp	r2, r3
 80052a8:	d302      	bcc.n	80052b0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d11d      	bne.n	80052ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	695b      	ldr	r3, [r3, #20]
 80052b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052ba:	2b80      	cmp	r3, #128	@ 0x80
 80052bc:	d016      	beq.n	80052ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2200      	movs	r2, #0
 80052c2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	2220      	movs	r2, #32
 80052c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	2200      	movs	r2, #0
 80052d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052d8:	f043 0220 	orr.w	r2, r3, #32
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	2200      	movs	r2, #0
 80052e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80052e8:	2301      	movs	r3, #1
 80052ea:	e007      	b.n	80052fc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	695b      	ldr	r3, [r3, #20]
 80052f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052f6:	2b80      	cmp	r3, #128	@ 0x80
 80052f8:	d1c3      	bne.n	8005282 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80052fa:	2300      	movs	r3, #0
}
 80052fc:	4618      	mov	r0, r3
 80052fe:	3710      	adds	r7, #16
 8005300:	46bd      	mov	sp, r7
 8005302:	bd80      	pop	{r7, pc}

08005304 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b084      	sub	sp, #16
 8005308:	af00      	add	r7, sp, #0
 800530a:	60f8      	str	r0, [r7, #12]
 800530c:	60b9      	str	r1, [r7, #8]
 800530e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005310:	e049      	b.n	80053a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	695b      	ldr	r3, [r3, #20]
 8005318:	f003 0310 	and.w	r3, r3, #16
 800531c:	2b10      	cmp	r3, #16
 800531e:	d119      	bne.n	8005354 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f06f 0210 	mvn.w	r2, #16
 8005328:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	2200      	movs	r2, #0
 800532e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	2220      	movs	r2, #32
 8005334:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	2200      	movs	r2, #0
 800533c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2200      	movs	r2, #0
 800534c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005350:	2301      	movs	r3, #1
 8005352:	e030      	b.n	80053b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005354:	f7fc fd38 	bl	8001dc8 <HAL_GetTick>
 8005358:	4602      	mov	r2, r0
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	1ad3      	subs	r3, r2, r3
 800535e:	68ba      	ldr	r2, [r7, #8]
 8005360:	429a      	cmp	r2, r3
 8005362:	d302      	bcc.n	800536a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d11d      	bne.n	80053a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	695b      	ldr	r3, [r3, #20]
 8005370:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005374:	2b40      	cmp	r3, #64	@ 0x40
 8005376:	d016      	beq.n	80053a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	2200      	movs	r2, #0
 800537c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	2220      	movs	r2, #32
 8005382:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	2200      	movs	r2, #0
 800538a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005392:	f043 0220 	orr.w	r2, r3, #32
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	2200      	movs	r2, #0
 800539e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80053a2:	2301      	movs	r3, #1
 80053a4:	e007      	b.n	80053b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	695b      	ldr	r3, [r3, #20]
 80053ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053b0:	2b40      	cmp	r3, #64	@ 0x40
 80053b2:	d1ae      	bne.n	8005312 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80053b4:	2300      	movs	r3, #0
}
 80053b6:	4618      	mov	r0, r3
 80053b8:	3710      	adds	r7, #16
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}

080053be <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80053be:	b480      	push	{r7}
 80053c0:	b083      	sub	sp, #12
 80053c2:	af00      	add	r7, sp, #0
 80053c4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	695b      	ldr	r3, [r3, #20]
 80053cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053d4:	d11b      	bne.n	800540e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80053de:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2200      	movs	r2, #0
 80053e4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2220      	movs	r2, #32
 80053ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2200      	movs	r2, #0
 80053f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053fa:	f043 0204 	orr.w	r2, r3, #4
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2200      	movs	r2, #0
 8005406:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	e000      	b.n	8005410 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800540e:	2300      	movs	r3, #0
}
 8005410:	4618      	mov	r0, r3
 8005412:	370c      	adds	r7, #12
 8005414:	46bd      	mov	sp, r7
 8005416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541a:	4770      	bx	lr

0800541c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800541c:	b480      	push	{r7}
 800541e:	b083      	sub	sp, #12
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
 8005424:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800542c:	b2db      	uxtb	r3, r3
 800542e:	2b20      	cmp	r3, #32
 8005430:	d129      	bne.n	8005486 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2224      	movs	r2, #36	@ 0x24
 8005436:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	681a      	ldr	r2, [r3, #0]
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f022 0201 	bic.w	r2, r2, #1
 8005448:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f022 0210 	bic.w	r2, r2, #16
 8005458:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	683a      	ldr	r2, [r7, #0]
 8005466:	430a      	orrs	r2, r1
 8005468:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	681a      	ldr	r2, [r3, #0]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f042 0201 	orr.w	r2, r2, #1
 8005478:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2220      	movs	r2, #32
 800547e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8005482:	2300      	movs	r3, #0
 8005484:	e000      	b.n	8005488 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8005486:	2302      	movs	r3, #2
  }
}
 8005488:	4618      	mov	r0, r3
 800548a:	370c      	adds	r7, #12
 800548c:	46bd      	mov	sp, r7
 800548e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005492:	4770      	bx	lr

08005494 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005494:	b480      	push	{r7}
 8005496:	b085      	sub	sp, #20
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
 800549c:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 800549e:	2300      	movs	r3, #0
 80054a0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054a8:	b2db      	uxtb	r3, r3
 80054aa:	2b20      	cmp	r3, #32
 80054ac:	d12a      	bne.n	8005504 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2224      	movs	r2, #36	@ 0x24
 80054b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	681a      	ldr	r2, [r3, #0]
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f022 0201 	bic.w	r2, r2, #1
 80054c4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054cc:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 80054ce:	89fb      	ldrh	r3, [r7, #14]
 80054d0:	f023 030f 	bic.w	r3, r3, #15
 80054d4:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	b29a      	uxth	r2, r3
 80054da:	89fb      	ldrh	r3, [r7, #14]
 80054dc:	4313      	orrs	r3, r2
 80054de:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	89fa      	ldrh	r2, [r7, #14]
 80054e6:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	681a      	ldr	r2, [r3, #0]
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f042 0201 	orr.w	r2, r2, #1
 80054f6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2220      	movs	r2, #32
 80054fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8005500:	2300      	movs	r3, #0
 8005502:	e000      	b.n	8005506 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8005504:	2302      	movs	r3, #2
  }
}
 8005506:	4618      	mov	r0, r3
 8005508:	3714      	adds	r7, #20
 800550a:	46bd      	mov	sp, r7
 800550c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005510:	4770      	bx	lr
	...

08005514 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b084      	sub	sp, #16
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d101      	bne.n	8005526 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8005522:	2301      	movs	r3, #1
 8005524:	e0bf      	b.n	80056a6 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 800552c:	b2db      	uxtb	r3, r3
 800552e:	2b00      	cmp	r3, #0
 8005530:	d106      	bne.n	8005540 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2200      	movs	r2, #0
 8005536:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800553a:	6878      	ldr	r0, [r7, #4]
 800553c:	f7fb ff50 	bl	80013e0 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2202      	movs	r2, #2
 8005544:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	699a      	ldr	r2, [r3, #24]
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8005556:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	6999      	ldr	r1, [r3, #24]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	685a      	ldr	r2, [r3, #4]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	689b      	ldr	r3, [r3, #8]
 8005566:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800556c:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	691b      	ldr	r3, [r3, #16]
 8005572:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	430a      	orrs	r2, r1
 800557a:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	6899      	ldr	r1, [r3, #8]
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681a      	ldr	r2, [r3, #0]
 8005586:	4b4a      	ldr	r3, [pc, #296]	@ (80056b0 <HAL_LTDC_Init+0x19c>)
 8005588:	400b      	ands	r3, r1
 800558a:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	695b      	ldr	r3, [r3, #20]
 8005590:	041b      	lsls	r3, r3, #16
 8005592:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	6899      	ldr	r1, [r3, #8]
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	699a      	ldr	r2, [r3, #24]
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	431a      	orrs	r2, r3
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	430a      	orrs	r2, r1
 80055a8:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	68d9      	ldr	r1, [r3, #12]
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681a      	ldr	r2, [r3, #0]
 80055b4:	4b3e      	ldr	r3, [pc, #248]	@ (80056b0 <HAL_LTDC_Init+0x19c>)
 80055b6:	400b      	ands	r3, r1
 80055b8:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	69db      	ldr	r3, [r3, #28]
 80055be:	041b      	lsls	r3, r3, #16
 80055c0:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	68d9      	ldr	r1, [r3, #12]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6a1a      	ldr	r2, [r3, #32]
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	431a      	orrs	r2, r3
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	430a      	orrs	r2, r1
 80055d6:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	6919      	ldr	r1, [r3, #16]
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681a      	ldr	r2, [r3, #0]
 80055e2:	4b33      	ldr	r3, [pc, #204]	@ (80056b0 <HAL_LTDC_Init+0x19c>)
 80055e4:	400b      	ands	r3, r1
 80055e6:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055ec:	041b      	lsls	r3, r3, #16
 80055ee:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	6919      	ldr	r1, [r3, #16]
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	431a      	orrs	r2, r3
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	430a      	orrs	r2, r1
 8005604:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	6959      	ldr	r1, [r3, #20]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681a      	ldr	r2, [r3, #0]
 8005610:	4b27      	ldr	r3, [pc, #156]	@ (80056b0 <HAL_LTDC_Init+0x19c>)
 8005612:	400b      	ands	r3, r1
 8005614:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800561a:	041b      	lsls	r3, r3, #16
 800561c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	6959      	ldr	r1, [r3, #20]
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	431a      	orrs	r2, r3
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	430a      	orrs	r2, r1
 8005632:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800563a:	021b      	lsls	r3, r3, #8
 800563c:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8005644:	041b      	lsls	r3, r3, #16
 8005646:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8005656:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800565e:	68ba      	ldr	r2, [r7, #8]
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	4313      	orrs	r3, r2
 8005664:	687a      	ldr	r2, [r7, #4]
 8005666:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 800566a:	431a      	orrs	r2, r3
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	430a      	orrs	r2, r1
 8005672:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f042 0206 	orr.w	r2, r2, #6
 8005682:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	699a      	ldr	r2, [r3, #24]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f042 0201 	orr.w	r2, r2, #1
 8005692:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2200      	movs	r2, #0
 8005698:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2201      	movs	r2, #1
 80056a0:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 80056a4:	2300      	movs	r3, #0
}
 80056a6:	4618      	mov	r0, r3
 80056a8:	3710      	adds	r7, #16
 80056aa:	46bd      	mov	sp, r7
 80056ac:	bd80      	pop	{r7, pc}
 80056ae:	bf00      	nop
 80056b0:	f000f800 	.word	0xf000f800

080056b4 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b084      	sub	sp, #16
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056c2:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056ca:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	f003 0304 	and.w	r3, r3, #4
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d023      	beq.n	800571e <HAL_LTDC_IRQHandler+0x6a>
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	f003 0304 	and.w	r3, r3, #4
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d01e      	beq.n	800571e <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f022 0204 	bic.w	r2, r2, #4
 80056ee:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	2204      	movs	r2, #4
 80056f6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80056fe:	f043 0201 	orr.w	r2, r3, #1
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2204      	movs	r2, #4
 800570c:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2200      	movs	r2, #0
 8005714:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8005718:	6878      	ldr	r0, [r7, #4]
 800571a:	f000 f86f 	bl	80057fc <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	f003 0302 	and.w	r3, r3, #2
 8005724:	2b00      	cmp	r3, #0
 8005726:	d023      	beq.n	8005770 <HAL_LTDC_IRQHandler+0xbc>
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	f003 0302 	and.w	r3, r3, #2
 800572e:	2b00      	cmp	r3, #0
 8005730:	d01e      	beq.n	8005770 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f022 0202 	bic.w	r2, r2, #2
 8005740:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	2202      	movs	r2, #2
 8005748:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005750:	f043 0202 	orr.w	r2, r3, #2
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	2204      	movs	r2, #4
 800575e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2200      	movs	r2, #0
 8005766:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800576a:	6878      	ldr	r0, [r7, #4]
 800576c:	f000 f846 	bl	80057fc <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	f003 0301 	and.w	r3, r3, #1
 8005776:	2b00      	cmp	r3, #0
 8005778:	d01b      	beq.n	80057b2 <HAL_LTDC_IRQHandler+0xfe>
 800577a:	68bb      	ldr	r3, [r7, #8]
 800577c:	f003 0301 	and.w	r3, r3, #1
 8005780:	2b00      	cmp	r3, #0
 8005782:	d016      	beq.n	80057b2 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f022 0201 	bic.w	r2, r2, #1
 8005792:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	2201      	movs	r2, #1
 800579a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2201      	movs	r2, #1
 80057a0:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2200      	movs	r2, #0
 80057a8:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 80057ac:	6878      	ldr	r0, [r7, #4]
 80057ae:	f000 f82f 	bl	8005810 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	f003 0308 	and.w	r3, r3, #8
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d01b      	beq.n	80057f4 <HAL_LTDC_IRQHandler+0x140>
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	f003 0308 	and.w	r3, r3, #8
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d016      	beq.n	80057f4 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f022 0208 	bic.w	r2, r2, #8
 80057d4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	2208      	movs	r2, #8
 80057dc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2201      	movs	r2, #1
 80057e2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2200      	movs	r2, #0
 80057ea:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 80057ee:	6878      	ldr	r0, [r7, #4]
 80057f0:	f000 f818 	bl	8005824 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 80057f4:	bf00      	nop
 80057f6:	3710      	adds	r7, #16
 80057f8:	46bd      	mov	sp, r7
 80057fa:	bd80      	pop	{r7, pc}

080057fc <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 80057fc:	b480      	push	{r7}
 80057fe:	b083      	sub	sp, #12
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8005804:	bf00      	nop
 8005806:	370c      	adds	r7, #12
 8005808:	46bd      	mov	sp, r7
 800580a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580e:	4770      	bx	lr

08005810 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8005810:	b480      	push	{r7}
 8005812:	b083      	sub	sp, #12
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8005818:	bf00      	nop
 800581a:	370c      	adds	r7, #12
 800581c:	46bd      	mov	sp, r7
 800581e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005822:	4770      	bx	lr

08005824 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8005824:	b480      	push	{r7}
 8005826:	b083      	sub	sp, #12
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 800582c:	bf00      	nop
 800582e:	370c      	adds	r7, #12
 8005830:	46bd      	mov	sp, r7
 8005832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005836:	4770      	bx	lr

08005838 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005838:	b5b0      	push	{r4, r5, r7, lr}
 800583a:	b084      	sub	sp, #16
 800583c:	af00      	add	r7, sp, #0
 800583e:	60f8      	str	r0, [r7, #12]
 8005840:	60b9      	str	r1, [r7, #8]
 8005842:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800584a:	2b01      	cmp	r3, #1
 800584c:	d101      	bne.n	8005852 <HAL_LTDC_ConfigLayer+0x1a>
 800584e:	2302      	movs	r3, #2
 8005850:	e02c      	b.n	80058ac <HAL_LTDC_ConfigLayer+0x74>
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	2201      	movs	r2, #1
 8005856:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	2202      	movs	r2, #2
 800585e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8005862:	68fa      	ldr	r2, [r7, #12]
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2134      	movs	r1, #52	@ 0x34
 8005868:	fb01 f303 	mul.w	r3, r1, r3
 800586c:	4413      	add	r3, r2
 800586e:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	4614      	mov	r4, r2
 8005876:	461d      	mov	r5, r3
 8005878:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800587a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800587c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800587e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005880:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005882:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005884:	682b      	ldr	r3, [r5, #0]
 8005886:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8005888:	687a      	ldr	r2, [r7, #4]
 800588a:	68b9      	ldr	r1, [r7, #8]
 800588c:	68f8      	ldr	r0, [r7, #12]
 800588e:	f000 f811 	bl	80058b4 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	2201      	movs	r2, #1
 8005898:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	2201      	movs	r2, #1
 800589e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	2200      	movs	r2, #0
 80058a6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 80058aa:	2300      	movs	r3, #0
}
 80058ac:	4618      	mov	r0, r3
 80058ae:	3710      	adds	r7, #16
 80058b0:	46bd      	mov	sp, r7
 80058b2:	bdb0      	pop	{r4, r5, r7, pc}

080058b4 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80058b4:	b480      	push	{r7}
 80058b6:	b089      	sub	sp, #36	@ 0x24
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	60f8      	str	r0, [r7, #12]
 80058bc:	60b9      	str	r1, [r7, #8]
 80058be:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80058c0:	68bb      	ldr	r3, [r7, #8]
 80058c2:	685a      	ldr	r2, [r3, #4]
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	68db      	ldr	r3, [r3, #12]
 80058ca:	0c1b      	lsrs	r3, r3, #16
 80058cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80058d0:	4413      	add	r3, r2
 80058d2:	041b      	lsls	r3, r3, #16
 80058d4:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	461a      	mov	r2, r3
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	01db      	lsls	r3, r3, #7
 80058e0:	4413      	add	r3, r2
 80058e2:	3384      	adds	r3, #132	@ 0x84
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	68fa      	ldr	r2, [r7, #12]
 80058e8:	6812      	ldr	r2, [r2, #0]
 80058ea:	4611      	mov	r1, r2
 80058ec:	687a      	ldr	r2, [r7, #4]
 80058ee:	01d2      	lsls	r2, r2, #7
 80058f0:	440a      	add	r2, r1
 80058f2:	3284      	adds	r2, #132	@ 0x84
 80058f4:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80058f8:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	68db      	ldr	r3, [r3, #12]
 8005904:	0c1b      	lsrs	r3, r3, #16
 8005906:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800590a:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800590c:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	4619      	mov	r1, r3
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	01db      	lsls	r3, r3, #7
 8005918:	440b      	add	r3, r1
 800591a:	3384      	adds	r3, #132	@ 0x84
 800591c:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800591e:	69fb      	ldr	r3, [r7, #28]
 8005920:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005922:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	68da      	ldr	r2, [r3, #12]
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	68db      	ldr	r3, [r3, #12]
 800592e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005932:	4413      	add	r3, r2
 8005934:	041b      	lsls	r3, r3, #16
 8005936:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	461a      	mov	r2, r3
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	01db      	lsls	r3, r3, #7
 8005942:	4413      	add	r3, r2
 8005944:	3384      	adds	r3, #132	@ 0x84
 8005946:	689b      	ldr	r3, [r3, #8]
 8005948:	68fa      	ldr	r2, [r7, #12]
 800594a:	6812      	ldr	r2, [r2, #0]
 800594c:	4611      	mov	r1, r2
 800594e:	687a      	ldr	r2, [r7, #4]
 8005950:	01d2      	lsls	r2, r2, #7
 8005952:	440a      	add	r2, r1
 8005954:	3284      	adds	r2, #132	@ 0x84
 8005956:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800595a:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	689a      	ldr	r2, [r3, #8]
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	68db      	ldr	r3, [r3, #12]
 8005966:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800596a:	4413      	add	r3, r2
 800596c:	1c5a      	adds	r2, r3, #1
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	4619      	mov	r1, r3
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	01db      	lsls	r3, r3, #7
 8005978:	440b      	add	r3, r1
 800597a:	3384      	adds	r3, #132	@ 0x84
 800597c:	4619      	mov	r1, r3
 800597e:	69fb      	ldr	r3, [r7, #28]
 8005980:	4313      	orrs	r3, r2
 8005982:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	461a      	mov	r2, r3
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	01db      	lsls	r3, r3, #7
 800598e:	4413      	add	r3, r2
 8005990:	3384      	adds	r3, #132	@ 0x84
 8005992:	691b      	ldr	r3, [r3, #16]
 8005994:	68fa      	ldr	r2, [r7, #12]
 8005996:	6812      	ldr	r2, [r2, #0]
 8005998:	4611      	mov	r1, r2
 800599a:	687a      	ldr	r2, [r7, #4]
 800599c:	01d2      	lsls	r2, r2, #7
 800599e:	440a      	add	r2, r1
 80059a0:	3284      	adds	r2, #132	@ 0x84
 80059a2:	f023 0307 	bic.w	r3, r3, #7
 80059a6:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	461a      	mov	r2, r3
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	01db      	lsls	r3, r3, #7
 80059b2:	4413      	add	r3, r2
 80059b4:	3384      	adds	r3, #132	@ 0x84
 80059b6:	461a      	mov	r2, r3
 80059b8:	68bb      	ldr	r3, [r7, #8]
 80059ba:	691b      	ldr	r3, [r3, #16]
 80059bc:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80059be:	68bb      	ldr	r3, [r7, #8]
 80059c0:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80059c4:	021b      	lsls	r3, r3, #8
 80059c6:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80059c8:	68bb      	ldr	r3, [r7, #8]
 80059ca:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80059ce:	041b      	lsls	r3, r3, #16
 80059d0:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80059d2:	68bb      	ldr	r3, [r7, #8]
 80059d4:	699b      	ldr	r3, [r3, #24]
 80059d6:	061b      	lsls	r3, r3, #24
 80059d8:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	461a      	mov	r2, r3
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	01db      	lsls	r3, r3, #7
 80059e4:	4413      	add	r3, r2
 80059e6:	3384      	adds	r3, #132	@ 0x84
 80059e8:	699b      	ldr	r3, [r3, #24]
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	461a      	mov	r2, r3
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	01db      	lsls	r3, r3, #7
 80059f4:	4413      	add	r3, r2
 80059f6:	3384      	adds	r3, #132	@ 0x84
 80059f8:	461a      	mov	r2, r3
 80059fa:	2300      	movs	r3, #0
 80059fc:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80059fe:	68bb      	ldr	r3, [r7, #8]
 8005a00:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005a04:	461a      	mov	r2, r3
 8005a06:	69fb      	ldr	r3, [r7, #28]
 8005a08:	431a      	orrs	r2, r3
 8005a0a:	69bb      	ldr	r3, [r7, #24]
 8005a0c:	431a      	orrs	r2, r3
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	4619      	mov	r1, r3
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	01db      	lsls	r3, r3, #7
 8005a18:	440b      	add	r3, r1
 8005a1a:	3384      	adds	r3, #132	@ 0x84
 8005a1c:	4619      	mov	r1, r3
 8005a1e:	697b      	ldr	r3, [r7, #20]
 8005a20:	4313      	orrs	r3, r2
 8005a22:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	461a      	mov	r2, r3
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	01db      	lsls	r3, r3, #7
 8005a2e:	4413      	add	r3, r2
 8005a30:	3384      	adds	r3, #132	@ 0x84
 8005a32:	695b      	ldr	r3, [r3, #20]
 8005a34:	68fa      	ldr	r2, [r7, #12]
 8005a36:	6812      	ldr	r2, [r2, #0]
 8005a38:	4611      	mov	r1, r2
 8005a3a:	687a      	ldr	r2, [r7, #4]
 8005a3c:	01d2      	lsls	r2, r2, #7
 8005a3e:	440a      	add	r2, r1
 8005a40:	3284      	adds	r2, #132	@ 0x84
 8005a42:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005a46:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	461a      	mov	r2, r3
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	01db      	lsls	r3, r3, #7
 8005a52:	4413      	add	r3, r2
 8005a54:	3384      	adds	r3, #132	@ 0x84
 8005a56:	461a      	mov	r2, r3
 8005a58:	68bb      	ldr	r3, [r7, #8]
 8005a5a:	695b      	ldr	r3, [r3, #20]
 8005a5c:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	461a      	mov	r2, r3
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	01db      	lsls	r3, r3, #7
 8005a68:	4413      	add	r3, r2
 8005a6a:	3384      	adds	r3, #132	@ 0x84
 8005a6c:	69db      	ldr	r3, [r3, #28]
 8005a6e:	68fa      	ldr	r2, [r7, #12]
 8005a70:	6812      	ldr	r2, [r2, #0]
 8005a72:	4611      	mov	r1, r2
 8005a74:	687a      	ldr	r2, [r7, #4]
 8005a76:	01d2      	lsls	r2, r2, #7
 8005a78:	440a      	add	r2, r1
 8005a7a:	3284      	adds	r2, #132	@ 0x84
 8005a7c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8005a80:	f023 0307 	bic.w	r3, r3, #7
 8005a84:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8005a86:	68bb      	ldr	r3, [r7, #8]
 8005a88:	69da      	ldr	r2, [r3, #28]
 8005a8a:	68bb      	ldr	r3, [r7, #8]
 8005a8c:	6a1b      	ldr	r3, [r3, #32]
 8005a8e:	68f9      	ldr	r1, [r7, #12]
 8005a90:	6809      	ldr	r1, [r1, #0]
 8005a92:	4608      	mov	r0, r1
 8005a94:	6879      	ldr	r1, [r7, #4]
 8005a96:	01c9      	lsls	r1, r1, #7
 8005a98:	4401      	add	r1, r0
 8005a9a:	3184      	adds	r1, #132	@ 0x84
 8005a9c:	4313      	orrs	r3, r2
 8005a9e:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	461a      	mov	r2, r3
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	01db      	lsls	r3, r3, #7
 8005aaa:	4413      	add	r3, r2
 8005aac:	3384      	adds	r3, #132	@ 0x84
 8005aae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	461a      	mov	r2, r3
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	01db      	lsls	r3, r3, #7
 8005aba:	4413      	add	r3, r2
 8005abc:	3384      	adds	r3, #132	@ 0x84
 8005abe:	461a      	mov	r2, r3
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	461a      	mov	r2, r3
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	01db      	lsls	r3, r3, #7
 8005ace:	4413      	add	r3, r2
 8005ad0:	3384      	adds	r3, #132	@ 0x84
 8005ad2:	461a      	mov	r2, r3
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ad8:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	691b      	ldr	r3, [r3, #16]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d102      	bne.n	8005ae8 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8005ae2:	2304      	movs	r3, #4
 8005ae4:	61fb      	str	r3, [r7, #28]
 8005ae6:	e01b      	b.n	8005b20 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8005ae8:	68bb      	ldr	r3, [r7, #8]
 8005aea:	691b      	ldr	r3, [r3, #16]
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d102      	bne.n	8005af6 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8005af0:	2303      	movs	r3, #3
 8005af2:	61fb      	str	r3, [r7, #28]
 8005af4:	e014      	b.n	8005b20 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005af6:	68bb      	ldr	r3, [r7, #8]
 8005af8:	691b      	ldr	r3, [r3, #16]
 8005afa:	2b04      	cmp	r3, #4
 8005afc:	d00b      	beq.n	8005b16 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005afe:	68bb      	ldr	r3, [r7, #8]
 8005b00:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005b02:	2b02      	cmp	r3, #2
 8005b04:	d007      	beq.n	8005b16 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005b0a:	2b03      	cmp	r3, #3
 8005b0c:	d003      	beq.n	8005b16 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8005b0e:	68bb      	ldr	r3, [r7, #8]
 8005b10:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005b12:	2b07      	cmp	r3, #7
 8005b14:	d102      	bne.n	8005b1c <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8005b16:	2302      	movs	r3, #2
 8005b18:	61fb      	str	r3, [r7, #28]
 8005b1a:	e001      	b.n	8005b20 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	461a      	mov	r2, r3
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	01db      	lsls	r3, r3, #7
 8005b2a:	4413      	add	r3, r2
 8005b2c:	3384      	adds	r3, #132	@ 0x84
 8005b2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b30:	68fa      	ldr	r2, [r7, #12]
 8005b32:	6812      	ldr	r2, [r2, #0]
 8005b34:	4611      	mov	r1, r2
 8005b36:	687a      	ldr	r2, [r7, #4]
 8005b38:	01d2      	lsls	r2, r2, #7
 8005b3a:	440a      	add	r2, r1
 8005b3c:	3284      	adds	r2, #132	@ 0x84
 8005b3e:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8005b42:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b48:	69fa      	ldr	r2, [r7, #28]
 8005b4a:	fb02 f303 	mul.w	r3, r2, r3
 8005b4e:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	6859      	ldr	r1, [r3, #4]
 8005b54:	68bb      	ldr	r3, [r7, #8]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	1acb      	subs	r3, r1, r3
 8005b5a:	69f9      	ldr	r1, [r7, #28]
 8005b5c:	fb01 f303 	mul.w	r3, r1, r3
 8005b60:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8005b62:	68f9      	ldr	r1, [r7, #12]
 8005b64:	6809      	ldr	r1, [r1, #0]
 8005b66:	4608      	mov	r0, r1
 8005b68:	6879      	ldr	r1, [r7, #4]
 8005b6a:	01c9      	lsls	r1, r1, #7
 8005b6c:	4401      	add	r1, r0
 8005b6e:	3184      	adds	r1, #132	@ 0x84
 8005b70:	4313      	orrs	r3, r2
 8005b72:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	461a      	mov	r2, r3
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	01db      	lsls	r3, r3, #7
 8005b7e:	4413      	add	r3, r2
 8005b80:	3384      	adds	r3, #132	@ 0x84
 8005b82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b84:	68fa      	ldr	r2, [r7, #12]
 8005b86:	6812      	ldr	r2, [r2, #0]
 8005b88:	4611      	mov	r1, r2
 8005b8a:	687a      	ldr	r2, [r7, #4]
 8005b8c:	01d2      	lsls	r2, r2, #7
 8005b8e:	440a      	add	r2, r1
 8005b90:	3284      	adds	r2, #132	@ 0x84
 8005b92:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005b96:	f023 0307 	bic.w	r3, r3, #7
 8005b9a:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	461a      	mov	r2, r3
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	01db      	lsls	r3, r3, #7
 8005ba6:	4413      	add	r3, r2
 8005ba8:	3384      	adds	r3, #132	@ 0x84
 8005baa:	461a      	mov	r2, r3
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bb0:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	461a      	mov	r2, r3
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	01db      	lsls	r3, r3, #7
 8005bbc:	4413      	add	r3, r2
 8005bbe:	3384      	adds	r3, #132	@ 0x84
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	68fa      	ldr	r2, [r7, #12]
 8005bc4:	6812      	ldr	r2, [r2, #0]
 8005bc6:	4611      	mov	r1, r2
 8005bc8:	687a      	ldr	r2, [r7, #4]
 8005bca:	01d2      	lsls	r2, r2, #7
 8005bcc:	440a      	add	r2, r1
 8005bce:	3284      	adds	r2, #132	@ 0x84
 8005bd0:	f043 0301 	orr.w	r3, r3, #1
 8005bd4:	6013      	str	r3, [r2, #0]
}
 8005bd6:	bf00      	nop
 8005bd8:	3724      	adds	r7, #36	@ 0x24
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be0:	4770      	bx	lr
	...

08005be4 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFE_NO_EVT_CLEAR : Enter SLEEP mode with WFE instruction and
  *                                                   no clear of pending event before.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b083      	sub	sp, #12
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
 8005bec:	460b      	mov	r3, r1
 8005bee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005bf0:	4b0b      	ldr	r3, [pc, #44]	@ (8005c20 <HAL_PWR_EnterSLEEPMode+0x3c>)
 8005bf2:	691b      	ldr	r3, [r3, #16]
 8005bf4:	4a0a      	ldr	r2, [pc, #40]	@ (8005c20 <HAL_PWR_EnterSLEEPMode+0x3c>)
 8005bf6:	f023 0304 	bic.w	r3, r3, #4
 8005bfa:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8005bfc:	78fb      	ldrb	r3, [r7, #3]
 8005bfe:	2b01      	cmp	r3, #1
 8005c00:	d101      	bne.n	8005c06 <HAL_PWR_EnterSLEEPMode+0x22>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 8005c02:	bf30      	wfi
    }

    /* Request Wait For Event */
    __WFE();
  }
}
 8005c04:	e005      	b.n	8005c12 <HAL_PWR_EnterSLEEPMode+0x2e>
    if(SLEEPEntry != PWR_SLEEPENTRY_WFE_NO_EVT_CLEAR)
 8005c06:	78fb      	ldrb	r3, [r7, #3]
 8005c08:	2b03      	cmp	r3, #3
 8005c0a:	d001      	beq.n	8005c10 <HAL_PWR_EnterSLEEPMode+0x2c>
      __SEV();
 8005c0c:	bf40      	sev
      __WFE();
 8005c0e:	bf20      	wfe
    __WFE();
 8005c10:	bf20      	wfe
}
 8005c12:	bf00      	nop
 8005c14:	370c      	adds	r7, #12
 8005c16:	46bd      	mov	sp, r7
 8005c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1c:	4770      	bx	lr
 8005c1e:	bf00      	nop
 8005c20:	e000ed00 	.word	0xe000ed00

08005c24 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b086      	sub	sp, #24
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d101      	bne.n	8005c36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005c32:	2301      	movs	r3, #1
 8005c34:	e267      	b.n	8006106 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f003 0301 	and.w	r3, r3, #1
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d075      	beq.n	8005d2e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005c42:	4b88      	ldr	r3, [pc, #544]	@ (8005e64 <HAL_RCC_OscConfig+0x240>)
 8005c44:	689b      	ldr	r3, [r3, #8]
 8005c46:	f003 030c 	and.w	r3, r3, #12
 8005c4a:	2b04      	cmp	r3, #4
 8005c4c:	d00c      	beq.n	8005c68 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c4e:	4b85      	ldr	r3, [pc, #532]	@ (8005e64 <HAL_RCC_OscConfig+0x240>)
 8005c50:	689b      	ldr	r3, [r3, #8]
 8005c52:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005c56:	2b08      	cmp	r3, #8
 8005c58:	d112      	bne.n	8005c80 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c5a:	4b82      	ldr	r3, [pc, #520]	@ (8005e64 <HAL_RCC_OscConfig+0x240>)
 8005c5c:	685b      	ldr	r3, [r3, #4]
 8005c5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c62:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005c66:	d10b      	bne.n	8005c80 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c68:	4b7e      	ldr	r3, [pc, #504]	@ (8005e64 <HAL_RCC_OscConfig+0x240>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d05b      	beq.n	8005d2c <HAL_RCC_OscConfig+0x108>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	685b      	ldr	r3, [r3, #4]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d157      	bne.n	8005d2c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	e242      	b.n	8006106 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	685b      	ldr	r3, [r3, #4]
 8005c84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c88:	d106      	bne.n	8005c98 <HAL_RCC_OscConfig+0x74>
 8005c8a:	4b76      	ldr	r3, [pc, #472]	@ (8005e64 <HAL_RCC_OscConfig+0x240>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	4a75      	ldr	r2, [pc, #468]	@ (8005e64 <HAL_RCC_OscConfig+0x240>)
 8005c90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c94:	6013      	str	r3, [r2, #0]
 8005c96:	e01d      	b.n	8005cd4 <HAL_RCC_OscConfig+0xb0>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	685b      	ldr	r3, [r3, #4]
 8005c9c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005ca0:	d10c      	bne.n	8005cbc <HAL_RCC_OscConfig+0x98>
 8005ca2:	4b70      	ldr	r3, [pc, #448]	@ (8005e64 <HAL_RCC_OscConfig+0x240>)
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	4a6f      	ldr	r2, [pc, #444]	@ (8005e64 <HAL_RCC_OscConfig+0x240>)
 8005ca8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005cac:	6013      	str	r3, [r2, #0]
 8005cae:	4b6d      	ldr	r3, [pc, #436]	@ (8005e64 <HAL_RCC_OscConfig+0x240>)
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	4a6c      	ldr	r2, [pc, #432]	@ (8005e64 <HAL_RCC_OscConfig+0x240>)
 8005cb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005cb8:	6013      	str	r3, [r2, #0]
 8005cba:	e00b      	b.n	8005cd4 <HAL_RCC_OscConfig+0xb0>
 8005cbc:	4b69      	ldr	r3, [pc, #420]	@ (8005e64 <HAL_RCC_OscConfig+0x240>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	4a68      	ldr	r2, [pc, #416]	@ (8005e64 <HAL_RCC_OscConfig+0x240>)
 8005cc2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005cc6:	6013      	str	r3, [r2, #0]
 8005cc8:	4b66      	ldr	r3, [pc, #408]	@ (8005e64 <HAL_RCC_OscConfig+0x240>)
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a65      	ldr	r2, [pc, #404]	@ (8005e64 <HAL_RCC_OscConfig+0x240>)
 8005cce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005cd2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	685b      	ldr	r3, [r3, #4]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d013      	beq.n	8005d04 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cdc:	f7fc f874 	bl	8001dc8 <HAL_GetTick>
 8005ce0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ce2:	e008      	b.n	8005cf6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005ce4:	f7fc f870 	bl	8001dc8 <HAL_GetTick>
 8005ce8:	4602      	mov	r2, r0
 8005cea:	693b      	ldr	r3, [r7, #16]
 8005cec:	1ad3      	subs	r3, r2, r3
 8005cee:	2b64      	cmp	r3, #100	@ 0x64
 8005cf0:	d901      	bls.n	8005cf6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005cf2:	2303      	movs	r3, #3
 8005cf4:	e207      	b.n	8006106 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005cf6:	4b5b      	ldr	r3, [pc, #364]	@ (8005e64 <HAL_RCC_OscConfig+0x240>)
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d0f0      	beq.n	8005ce4 <HAL_RCC_OscConfig+0xc0>
 8005d02:	e014      	b.n	8005d2e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d04:	f7fc f860 	bl	8001dc8 <HAL_GetTick>
 8005d08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d0a:	e008      	b.n	8005d1e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005d0c:	f7fc f85c 	bl	8001dc8 <HAL_GetTick>
 8005d10:	4602      	mov	r2, r0
 8005d12:	693b      	ldr	r3, [r7, #16]
 8005d14:	1ad3      	subs	r3, r2, r3
 8005d16:	2b64      	cmp	r3, #100	@ 0x64
 8005d18:	d901      	bls.n	8005d1e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005d1a:	2303      	movs	r3, #3
 8005d1c:	e1f3      	b.n	8006106 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d1e:	4b51      	ldr	r3, [pc, #324]	@ (8005e64 <HAL_RCC_OscConfig+0x240>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d1f0      	bne.n	8005d0c <HAL_RCC_OscConfig+0xe8>
 8005d2a:	e000      	b.n	8005d2e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f003 0302 	and.w	r3, r3, #2
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d063      	beq.n	8005e02 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005d3a:	4b4a      	ldr	r3, [pc, #296]	@ (8005e64 <HAL_RCC_OscConfig+0x240>)
 8005d3c:	689b      	ldr	r3, [r3, #8]
 8005d3e:	f003 030c 	and.w	r3, r3, #12
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d00b      	beq.n	8005d5e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d46:	4b47      	ldr	r3, [pc, #284]	@ (8005e64 <HAL_RCC_OscConfig+0x240>)
 8005d48:	689b      	ldr	r3, [r3, #8]
 8005d4a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005d4e:	2b08      	cmp	r3, #8
 8005d50:	d11c      	bne.n	8005d8c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d52:	4b44      	ldr	r3, [pc, #272]	@ (8005e64 <HAL_RCC_OscConfig+0x240>)
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d116      	bne.n	8005d8c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d5e:	4b41      	ldr	r3, [pc, #260]	@ (8005e64 <HAL_RCC_OscConfig+0x240>)
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f003 0302 	and.w	r3, r3, #2
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d005      	beq.n	8005d76 <HAL_RCC_OscConfig+0x152>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	68db      	ldr	r3, [r3, #12]
 8005d6e:	2b01      	cmp	r3, #1
 8005d70:	d001      	beq.n	8005d76 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005d72:	2301      	movs	r3, #1
 8005d74:	e1c7      	b.n	8006106 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d76:	4b3b      	ldr	r3, [pc, #236]	@ (8005e64 <HAL_RCC_OscConfig+0x240>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	691b      	ldr	r3, [r3, #16]
 8005d82:	00db      	lsls	r3, r3, #3
 8005d84:	4937      	ldr	r1, [pc, #220]	@ (8005e64 <HAL_RCC_OscConfig+0x240>)
 8005d86:	4313      	orrs	r3, r2
 8005d88:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d8a:	e03a      	b.n	8005e02 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	68db      	ldr	r3, [r3, #12]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d020      	beq.n	8005dd6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005d94:	4b34      	ldr	r3, [pc, #208]	@ (8005e68 <HAL_RCC_OscConfig+0x244>)
 8005d96:	2201      	movs	r2, #1
 8005d98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d9a:	f7fc f815 	bl	8001dc8 <HAL_GetTick>
 8005d9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005da0:	e008      	b.n	8005db4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005da2:	f7fc f811 	bl	8001dc8 <HAL_GetTick>
 8005da6:	4602      	mov	r2, r0
 8005da8:	693b      	ldr	r3, [r7, #16]
 8005daa:	1ad3      	subs	r3, r2, r3
 8005dac:	2b02      	cmp	r3, #2
 8005dae:	d901      	bls.n	8005db4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005db0:	2303      	movs	r3, #3
 8005db2:	e1a8      	b.n	8006106 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005db4:	4b2b      	ldr	r3, [pc, #172]	@ (8005e64 <HAL_RCC_OscConfig+0x240>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f003 0302 	and.w	r3, r3, #2
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d0f0      	beq.n	8005da2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005dc0:	4b28      	ldr	r3, [pc, #160]	@ (8005e64 <HAL_RCC_OscConfig+0x240>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	691b      	ldr	r3, [r3, #16]
 8005dcc:	00db      	lsls	r3, r3, #3
 8005dce:	4925      	ldr	r1, [pc, #148]	@ (8005e64 <HAL_RCC_OscConfig+0x240>)
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	600b      	str	r3, [r1, #0]
 8005dd4:	e015      	b.n	8005e02 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005dd6:	4b24      	ldr	r3, [pc, #144]	@ (8005e68 <HAL_RCC_OscConfig+0x244>)
 8005dd8:	2200      	movs	r2, #0
 8005dda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ddc:	f7fb fff4 	bl	8001dc8 <HAL_GetTick>
 8005de0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005de2:	e008      	b.n	8005df6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005de4:	f7fb fff0 	bl	8001dc8 <HAL_GetTick>
 8005de8:	4602      	mov	r2, r0
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	1ad3      	subs	r3, r2, r3
 8005dee:	2b02      	cmp	r3, #2
 8005df0:	d901      	bls.n	8005df6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005df2:	2303      	movs	r3, #3
 8005df4:	e187      	b.n	8006106 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005df6:	4b1b      	ldr	r3, [pc, #108]	@ (8005e64 <HAL_RCC_OscConfig+0x240>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f003 0302 	and.w	r3, r3, #2
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d1f0      	bne.n	8005de4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f003 0308 	and.w	r3, r3, #8
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d036      	beq.n	8005e7c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	695b      	ldr	r3, [r3, #20]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d016      	beq.n	8005e44 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e16:	4b15      	ldr	r3, [pc, #84]	@ (8005e6c <HAL_RCC_OscConfig+0x248>)
 8005e18:	2201      	movs	r2, #1
 8005e1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e1c:	f7fb ffd4 	bl	8001dc8 <HAL_GetTick>
 8005e20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e22:	e008      	b.n	8005e36 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005e24:	f7fb ffd0 	bl	8001dc8 <HAL_GetTick>
 8005e28:	4602      	mov	r2, r0
 8005e2a:	693b      	ldr	r3, [r7, #16]
 8005e2c:	1ad3      	subs	r3, r2, r3
 8005e2e:	2b02      	cmp	r3, #2
 8005e30:	d901      	bls.n	8005e36 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005e32:	2303      	movs	r3, #3
 8005e34:	e167      	b.n	8006106 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e36:	4b0b      	ldr	r3, [pc, #44]	@ (8005e64 <HAL_RCC_OscConfig+0x240>)
 8005e38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e3a:	f003 0302 	and.w	r3, r3, #2
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d0f0      	beq.n	8005e24 <HAL_RCC_OscConfig+0x200>
 8005e42:	e01b      	b.n	8005e7c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005e44:	4b09      	ldr	r3, [pc, #36]	@ (8005e6c <HAL_RCC_OscConfig+0x248>)
 8005e46:	2200      	movs	r2, #0
 8005e48:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e4a:	f7fb ffbd 	bl	8001dc8 <HAL_GetTick>
 8005e4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e50:	e00e      	b.n	8005e70 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005e52:	f7fb ffb9 	bl	8001dc8 <HAL_GetTick>
 8005e56:	4602      	mov	r2, r0
 8005e58:	693b      	ldr	r3, [r7, #16]
 8005e5a:	1ad3      	subs	r3, r2, r3
 8005e5c:	2b02      	cmp	r3, #2
 8005e5e:	d907      	bls.n	8005e70 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005e60:	2303      	movs	r3, #3
 8005e62:	e150      	b.n	8006106 <HAL_RCC_OscConfig+0x4e2>
 8005e64:	40023800 	.word	0x40023800
 8005e68:	42470000 	.word	0x42470000
 8005e6c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e70:	4b88      	ldr	r3, [pc, #544]	@ (8006094 <HAL_RCC_OscConfig+0x470>)
 8005e72:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e74:	f003 0302 	and.w	r3, r3, #2
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d1ea      	bne.n	8005e52 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f003 0304 	and.w	r3, r3, #4
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	f000 8097 	beq.w	8005fb8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e8e:	4b81      	ldr	r3, [pc, #516]	@ (8006094 <HAL_RCC_OscConfig+0x470>)
 8005e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d10f      	bne.n	8005eba <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	60bb      	str	r3, [r7, #8]
 8005e9e:	4b7d      	ldr	r3, [pc, #500]	@ (8006094 <HAL_RCC_OscConfig+0x470>)
 8005ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ea2:	4a7c      	ldr	r2, [pc, #496]	@ (8006094 <HAL_RCC_OscConfig+0x470>)
 8005ea4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005ea8:	6413      	str	r3, [r2, #64]	@ 0x40
 8005eaa:	4b7a      	ldr	r3, [pc, #488]	@ (8006094 <HAL_RCC_OscConfig+0x470>)
 8005eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005eb2:	60bb      	str	r3, [r7, #8]
 8005eb4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005eba:	4b77      	ldr	r3, [pc, #476]	@ (8006098 <HAL_RCC_OscConfig+0x474>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d118      	bne.n	8005ef8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005ec6:	4b74      	ldr	r3, [pc, #464]	@ (8006098 <HAL_RCC_OscConfig+0x474>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	4a73      	ldr	r2, [pc, #460]	@ (8006098 <HAL_RCC_OscConfig+0x474>)
 8005ecc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ed0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ed2:	f7fb ff79 	bl	8001dc8 <HAL_GetTick>
 8005ed6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ed8:	e008      	b.n	8005eec <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005eda:	f7fb ff75 	bl	8001dc8 <HAL_GetTick>
 8005ede:	4602      	mov	r2, r0
 8005ee0:	693b      	ldr	r3, [r7, #16]
 8005ee2:	1ad3      	subs	r3, r2, r3
 8005ee4:	2b02      	cmp	r3, #2
 8005ee6:	d901      	bls.n	8005eec <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005ee8:	2303      	movs	r3, #3
 8005eea:	e10c      	b.n	8006106 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005eec:	4b6a      	ldr	r3, [pc, #424]	@ (8006098 <HAL_RCC_OscConfig+0x474>)
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d0f0      	beq.n	8005eda <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	689b      	ldr	r3, [r3, #8]
 8005efc:	2b01      	cmp	r3, #1
 8005efe:	d106      	bne.n	8005f0e <HAL_RCC_OscConfig+0x2ea>
 8005f00:	4b64      	ldr	r3, [pc, #400]	@ (8006094 <HAL_RCC_OscConfig+0x470>)
 8005f02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f04:	4a63      	ldr	r2, [pc, #396]	@ (8006094 <HAL_RCC_OscConfig+0x470>)
 8005f06:	f043 0301 	orr.w	r3, r3, #1
 8005f0a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f0c:	e01c      	b.n	8005f48 <HAL_RCC_OscConfig+0x324>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	689b      	ldr	r3, [r3, #8]
 8005f12:	2b05      	cmp	r3, #5
 8005f14:	d10c      	bne.n	8005f30 <HAL_RCC_OscConfig+0x30c>
 8005f16:	4b5f      	ldr	r3, [pc, #380]	@ (8006094 <HAL_RCC_OscConfig+0x470>)
 8005f18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f1a:	4a5e      	ldr	r2, [pc, #376]	@ (8006094 <HAL_RCC_OscConfig+0x470>)
 8005f1c:	f043 0304 	orr.w	r3, r3, #4
 8005f20:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f22:	4b5c      	ldr	r3, [pc, #368]	@ (8006094 <HAL_RCC_OscConfig+0x470>)
 8005f24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f26:	4a5b      	ldr	r2, [pc, #364]	@ (8006094 <HAL_RCC_OscConfig+0x470>)
 8005f28:	f043 0301 	orr.w	r3, r3, #1
 8005f2c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f2e:	e00b      	b.n	8005f48 <HAL_RCC_OscConfig+0x324>
 8005f30:	4b58      	ldr	r3, [pc, #352]	@ (8006094 <HAL_RCC_OscConfig+0x470>)
 8005f32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f34:	4a57      	ldr	r2, [pc, #348]	@ (8006094 <HAL_RCC_OscConfig+0x470>)
 8005f36:	f023 0301 	bic.w	r3, r3, #1
 8005f3a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f3c:	4b55      	ldr	r3, [pc, #340]	@ (8006094 <HAL_RCC_OscConfig+0x470>)
 8005f3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f40:	4a54      	ldr	r2, [pc, #336]	@ (8006094 <HAL_RCC_OscConfig+0x470>)
 8005f42:	f023 0304 	bic.w	r3, r3, #4
 8005f46:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	689b      	ldr	r3, [r3, #8]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d015      	beq.n	8005f7c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f50:	f7fb ff3a 	bl	8001dc8 <HAL_GetTick>
 8005f54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f56:	e00a      	b.n	8005f6e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f58:	f7fb ff36 	bl	8001dc8 <HAL_GetTick>
 8005f5c:	4602      	mov	r2, r0
 8005f5e:	693b      	ldr	r3, [r7, #16]
 8005f60:	1ad3      	subs	r3, r2, r3
 8005f62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d901      	bls.n	8005f6e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005f6a:	2303      	movs	r3, #3
 8005f6c:	e0cb      	b.n	8006106 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f6e:	4b49      	ldr	r3, [pc, #292]	@ (8006094 <HAL_RCC_OscConfig+0x470>)
 8005f70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f72:	f003 0302 	and.w	r3, r3, #2
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d0ee      	beq.n	8005f58 <HAL_RCC_OscConfig+0x334>
 8005f7a:	e014      	b.n	8005fa6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f7c:	f7fb ff24 	bl	8001dc8 <HAL_GetTick>
 8005f80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f82:	e00a      	b.n	8005f9a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f84:	f7fb ff20 	bl	8001dc8 <HAL_GetTick>
 8005f88:	4602      	mov	r2, r0
 8005f8a:	693b      	ldr	r3, [r7, #16]
 8005f8c:	1ad3      	subs	r3, r2, r3
 8005f8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d901      	bls.n	8005f9a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005f96:	2303      	movs	r3, #3
 8005f98:	e0b5      	b.n	8006106 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f9a:	4b3e      	ldr	r3, [pc, #248]	@ (8006094 <HAL_RCC_OscConfig+0x470>)
 8005f9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f9e:	f003 0302 	and.w	r3, r3, #2
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d1ee      	bne.n	8005f84 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005fa6:	7dfb      	ldrb	r3, [r7, #23]
 8005fa8:	2b01      	cmp	r3, #1
 8005faa:	d105      	bne.n	8005fb8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005fac:	4b39      	ldr	r3, [pc, #228]	@ (8006094 <HAL_RCC_OscConfig+0x470>)
 8005fae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fb0:	4a38      	ldr	r2, [pc, #224]	@ (8006094 <HAL_RCC_OscConfig+0x470>)
 8005fb2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005fb6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	699b      	ldr	r3, [r3, #24]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	f000 80a1 	beq.w	8006104 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005fc2:	4b34      	ldr	r3, [pc, #208]	@ (8006094 <HAL_RCC_OscConfig+0x470>)
 8005fc4:	689b      	ldr	r3, [r3, #8]
 8005fc6:	f003 030c 	and.w	r3, r3, #12
 8005fca:	2b08      	cmp	r3, #8
 8005fcc:	d05c      	beq.n	8006088 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	699b      	ldr	r3, [r3, #24]
 8005fd2:	2b02      	cmp	r3, #2
 8005fd4:	d141      	bne.n	800605a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005fd6:	4b31      	ldr	r3, [pc, #196]	@ (800609c <HAL_RCC_OscConfig+0x478>)
 8005fd8:	2200      	movs	r2, #0
 8005fda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fdc:	f7fb fef4 	bl	8001dc8 <HAL_GetTick>
 8005fe0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005fe2:	e008      	b.n	8005ff6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005fe4:	f7fb fef0 	bl	8001dc8 <HAL_GetTick>
 8005fe8:	4602      	mov	r2, r0
 8005fea:	693b      	ldr	r3, [r7, #16]
 8005fec:	1ad3      	subs	r3, r2, r3
 8005fee:	2b02      	cmp	r3, #2
 8005ff0:	d901      	bls.n	8005ff6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005ff2:	2303      	movs	r3, #3
 8005ff4:	e087      	b.n	8006106 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ff6:	4b27      	ldr	r3, [pc, #156]	@ (8006094 <HAL_RCC_OscConfig+0x470>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d1f0      	bne.n	8005fe4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	69da      	ldr	r2, [r3, #28]
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6a1b      	ldr	r3, [r3, #32]
 800600a:	431a      	orrs	r2, r3
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006010:	019b      	lsls	r3, r3, #6
 8006012:	431a      	orrs	r2, r3
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006018:	085b      	lsrs	r3, r3, #1
 800601a:	3b01      	subs	r3, #1
 800601c:	041b      	lsls	r3, r3, #16
 800601e:	431a      	orrs	r2, r3
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006024:	061b      	lsls	r3, r3, #24
 8006026:	491b      	ldr	r1, [pc, #108]	@ (8006094 <HAL_RCC_OscConfig+0x470>)
 8006028:	4313      	orrs	r3, r2
 800602a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800602c:	4b1b      	ldr	r3, [pc, #108]	@ (800609c <HAL_RCC_OscConfig+0x478>)
 800602e:	2201      	movs	r2, #1
 8006030:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006032:	f7fb fec9 	bl	8001dc8 <HAL_GetTick>
 8006036:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006038:	e008      	b.n	800604c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800603a:	f7fb fec5 	bl	8001dc8 <HAL_GetTick>
 800603e:	4602      	mov	r2, r0
 8006040:	693b      	ldr	r3, [r7, #16]
 8006042:	1ad3      	subs	r3, r2, r3
 8006044:	2b02      	cmp	r3, #2
 8006046:	d901      	bls.n	800604c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006048:	2303      	movs	r3, #3
 800604a:	e05c      	b.n	8006106 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800604c:	4b11      	ldr	r3, [pc, #68]	@ (8006094 <HAL_RCC_OscConfig+0x470>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006054:	2b00      	cmp	r3, #0
 8006056:	d0f0      	beq.n	800603a <HAL_RCC_OscConfig+0x416>
 8006058:	e054      	b.n	8006104 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800605a:	4b10      	ldr	r3, [pc, #64]	@ (800609c <HAL_RCC_OscConfig+0x478>)
 800605c:	2200      	movs	r2, #0
 800605e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006060:	f7fb feb2 	bl	8001dc8 <HAL_GetTick>
 8006064:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006066:	e008      	b.n	800607a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006068:	f7fb feae 	bl	8001dc8 <HAL_GetTick>
 800606c:	4602      	mov	r2, r0
 800606e:	693b      	ldr	r3, [r7, #16]
 8006070:	1ad3      	subs	r3, r2, r3
 8006072:	2b02      	cmp	r3, #2
 8006074:	d901      	bls.n	800607a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006076:	2303      	movs	r3, #3
 8006078:	e045      	b.n	8006106 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800607a:	4b06      	ldr	r3, [pc, #24]	@ (8006094 <HAL_RCC_OscConfig+0x470>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006082:	2b00      	cmp	r3, #0
 8006084:	d1f0      	bne.n	8006068 <HAL_RCC_OscConfig+0x444>
 8006086:	e03d      	b.n	8006104 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	699b      	ldr	r3, [r3, #24]
 800608c:	2b01      	cmp	r3, #1
 800608e:	d107      	bne.n	80060a0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006090:	2301      	movs	r3, #1
 8006092:	e038      	b.n	8006106 <HAL_RCC_OscConfig+0x4e2>
 8006094:	40023800 	.word	0x40023800
 8006098:	40007000 	.word	0x40007000
 800609c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80060a0:	4b1b      	ldr	r3, [pc, #108]	@ (8006110 <HAL_RCC_OscConfig+0x4ec>)
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	699b      	ldr	r3, [r3, #24]
 80060aa:	2b01      	cmp	r3, #1
 80060ac:	d028      	beq.n	8006100 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80060b8:	429a      	cmp	r2, r3
 80060ba:	d121      	bne.n	8006100 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060c6:	429a      	cmp	r2, r3
 80060c8:	d11a      	bne.n	8006100 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80060ca:	68fa      	ldr	r2, [r7, #12]
 80060cc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80060d0:	4013      	ands	r3, r2
 80060d2:	687a      	ldr	r2, [r7, #4]
 80060d4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80060d6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80060d8:	4293      	cmp	r3, r2
 80060da:	d111      	bne.n	8006100 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060e6:	085b      	lsrs	r3, r3, #1
 80060e8:	3b01      	subs	r3, #1
 80060ea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80060ec:	429a      	cmp	r2, r3
 80060ee:	d107      	bne.n	8006100 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060fa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80060fc:	429a      	cmp	r2, r3
 80060fe:	d001      	beq.n	8006104 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006100:	2301      	movs	r3, #1
 8006102:	e000      	b.n	8006106 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006104:	2300      	movs	r3, #0
}
 8006106:	4618      	mov	r0, r3
 8006108:	3718      	adds	r7, #24
 800610a:	46bd      	mov	sp, r7
 800610c:	bd80      	pop	{r7, pc}
 800610e:	bf00      	nop
 8006110:	40023800 	.word	0x40023800

08006114 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006114:	b580      	push	{r7, lr}
 8006116:	b084      	sub	sp, #16
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
 800611c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	2b00      	cmp	r3, #0
 8006122:	d101      	bne.n	8006128 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006124:	2301      	movs	r3, #1
 8006126:	e0cc      	b.n	80062c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006128:	4b68      	ldr	r3, [pc, #416]	@ (80062cc <HAL_RCC_ClockConfig+0x1b8>)
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f003 030f 	and.w	r3, r3, #15
 8006130:	683a      	ldr	r2, [r7, #0]
 8006132:	429a      	cmp	r2, r3
 8006134:	d90c      	bls.n	8006150 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006136:	4b65      	ldr	r3, [pc, #404]	@ (80062cc <HAL_RCC_ClockConfig+0x1b8>)
 8006138:	683a      	ldr	r2, [r7, #0]
 800613a:	b2d2      	uxtb	r2, r2
 800613c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800613e:	4b63      	ldr	r3, [pc, #396]	@ (80062cc <HAL_RCC_ClockConfig+0x1b8>)
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f003 030f 	and.w	r3, r3, #15
 8006146:	683a      	ldr	r2, [r7, #0]
 8006148:	429a      	cmp	r2, r3
 800614a:	d001      	beq.n	8006150 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800614c:	2301      	movs	r3, #1
 800614e:	e0b8      	b.n	80062c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f003 0302 	and.w	r3, r3, #2
 8006158:	2b00      	cmp	r3, #0
 800615a:	d020      	beq.n	800619e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f003 0304 	and.w	r3, r3, #4
 8006164:	2b00      	cmp	r3, #0
 8006166:	d005      	beq.n	8006174 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006168:	4b59      	ldr	r3, [pc, #356]	@ (80062d0 <HAL_RCC_ClockConfig+0x1bc>)
 800616a:	689b      	ldr	r3, [r3, #8]
 800616c:	4a58      	ldr	r2, [pc, #352]	@ (80062d0 <HAL_RCC_ClockConfig+0x1bc>)
 800616e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006172:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f003 0308 	and.w	r3, r3, #8
 800617c:	2b00      	cmp	r3, #0
 800617e:	d005      	beq.n	800618c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006180:	4b53      	ldr	r3, [pc, #332]	@ (80062d0 <HAL_RCC_ClockConfig+0x1bc>)
 8006182:	689b      	ldr	r3, [r3, #8]
 8006184:	4a52      	ldr	r2, [pc, #328]	@ (80062d0 <HAL_RCC_ClockConfig+0x1bc>)
 8006186:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800618a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800618c:	4b50      	ldr	r3, [pc, #320]	@ (80062d0 <HAL_RCC_ClockConfig+0x1bc>)
 800618e:	689b      	ldr	r3, [r3, #8]
 8006190:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	689b      	ldr	r3, [r3, #8]
 8006198:	494d      	ldr	r1, [pc, #308]	@ (80062d0 <HAL_RCC_ClockConfig+0x1bc>)
 800619a:	4313      	orrs	r3, r2
 800619c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f003 0301 	and.w	r3, r3, #1
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d044      	beq.n	8006234 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	685b      	ldr	r3, [r3, #4]
 80061ae:	2b01      	cmp	r3, #1
 80061b0:	d107      	bne.n	80061c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061b2:	4b47      	ldr	r3, [pc, #284]	@ (80062d0 <HAL_RCC_ClockConfig+0x1bc>)
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d119      	bne.n	80061f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061be:	2301      	movs	r3, #1
 80061c0:	e07f      	b.n	80062c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	685b      	ldr	r3, [r3, #4]
 80061c6:	2b02      	cmp	r3, #2
 80061c8:	d003      	beq.n	80061d2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80061ce:	2b03      	cmp	r3, #3
 80061d0:	d107      	bne.n	80061e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80061d2:	4b3f      	ldr	r3, [pc, #252]	@ (80062d0 <HAL_RCC_ClockConfig+0x1bc>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d109      	bne.n	80061f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061de:	2301      	movs	r3, #1
 80061e0:	e06f      	b.n	80062c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061e2:	4b3b      	ldr	r3, [pc, #236]	@ (80062d0 <HAL_RCC_ClockConfig+0x1bc>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f003 0302 	and.w	r3, r3, #2
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d101      	bne.n	80061f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061ee:	2301      	movs	r3, #1
 80061f0:	e067      	b.n	80062c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80061f2:	4b37      	ldr	r3, [pc, #220]	@ (80062d0 <HAL_RCC_ClockConfig+0x1bc>)
 80061f4:	689b      	ldr	r3, [r3, #8]
 80061f6:	f023 0203 	bic.w	r2, r3, #3
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	685b      	ldr	r3, [r3, #4]
 80061fe:	4934      	ldr	r1, [pc, #208]	@ (80062d0 <HAL_RCC_ClockConfig+0x1bc>)
 8006200:	4313      	orrs	r3, r2
 8006202:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006204:	f7fb fde0 	bl	8001dc8 <HAL_GetTick>
 8006208:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800620a:	e00a      	b.n	8006222 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800620c:	f7fb fddc 	bl	8001dc8 <HAL_GetTick>
 8006210:	4602      	mov	r2, r0
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	1ad3      	subs	r3, r2, r3
 8006216:	f241 3288 	movw	r2, #5000	@ 0x1388
 800621a:	4293      	cmp	r3, r2
 800621c:	d901      	bls.n	8006222 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800621e:	2303      	movs	r3, #3
 8006220:	e04f      	b.n	80062c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006222:	4b2b      	ldr	r3, [pc, #172]	@ (80062d0 <HAL_RCC_ClockConfig+0x1bc>)
 8006224:	689b      	ldr	r3, [r3, #8]
 8006226:	f003 020c 	and.w	r2, r3, #12
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	685b      	ldr	r3, [r3, #4]
 800622e:	009b      	lsls	r3, r3, #2
 8006230:	429a      	cmp	r2, r3
 8006232:	d1eb      	bne.n	800620c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006234:	4b25      	ldr	r3, [pc, #148]	@ (80062cc <HAL_RCC_ClockConfig+0x1b8>)
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f003 030f 	and.w	r3, r3, #15
 800623c:	683a      	ldr	r2, [r7, #0]
 800623e:	429a      	cmp	r2, r3
 8006240:	d20c      	bcs.n	800625c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006242:	4b22      	ldr	r3, [pc, #136]	@ (80062cc <HAL_RCC_ClockConfig+0x1b8>)
 8006244:	683a      	ldr	r2, [r7, #0]
 8006246:	b2d2      	uxtb	r2, r2
 8006248:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800624a:	4b20      	ldr	r3, [pc, #128]	@ (80062cc <HAL_RCC_ClockConfig+0x1b8>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f003 030f 	and.w	r3, r3, #15
 8006252:	683a      	ldr	r2, [r7, #0]
 8006254:	429a      	cmp	r2, r3
 8006256:	d001      	beq.n	800625c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006258:	2301      	movs	r3, #1
 800625a:	e032      	b.n	80062c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f003 0304 	and.w	r3, r3, #4
 8006264:	2b00      	cmp	r3, #0
 8006266:	d008      	beq.n	800627a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006268:	4b19      	ldr	r3, [pc, #100]	@ (80062d0 <HAL_RCC_ClockConfig+0x1bc>)
 800626a:	689b      	ldr	r3, [r3, #8]
 800626c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	68db      	ldr	r3, [r3, #12]
 8006274:	4916      	ldr	r1, [pc, #88]	@ (80062d0 <HAL_RCC_ClockConfig+0x1bc>)
 8006276:	4313      	orrs	r3, r2
 8006278:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f003 0308 	and.w	r3, r3, #8
 8006282:	2b00      	cmp	r3, #0
 8006284:	d009      	beq.n	800629a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006286:	4b12      	ldr	r3, [pc, #72]	@ (80062d0 <HAL_RCC_ClockConfig+0x1bc>)
 8006288:	689b      	ldr	r3, [r3, #8]
 800628a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	691b      	ldr	r3, [r3, #16]
 8006292:	00db      	lsls	r3, r3, #3
 8006294:	490e      	ldr	r1, [pc, #56]	@ (80062d0 <HAL_RCC_ClockConfig+0x1bc>)
 8006296:	4313      	orrs	r3, r2
 8006298:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800629a:	f000 f821 	bl	80062e0 <HAL_RCC_GetSysClockFreq>
 800629e:	4602      	mov	r2, r0
 80062a0:	4b0b      	ldr	r3, [pc, #44]	@ (80062d0 <HAL_RCC_ClockConfig+0x1bc>)
 80062a2:	689b      	ldr	r3, [r3, #8]
 80062a4:	091b      	lsrs	r3, r3, #4
 80062a6:	f003 030f 	and.w	r3, r3, #15
 80062aa:	490a      	ldr	r1, [pc, #40]	@ (80062d4 <HAL_RCC_ClockConfig+0x1c0>)
 80062ac:	5ccb      	ldrb	r3, [r1, r3]
 80062ae:	fa22 f303 	lsr.w	r3, r2, r3
 80062b2:	4a09      	ldr	r2, [pc, #36]	@ (80062d8 <HAL_RCC_ClockConfig+0x1c4>)
 80062b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80062b6:	4b09      	ldr	r3, [pc, #36]	@ (80062dc <HAL_RCC_ClockConfig+0x1c8>)
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	4618      	mov	r0, r3
 80062bc:	f7fb fb9c 	bl	80019f8 <HAL_InitTick>

  return HAL_OK;
 80062c0:	2300      	movs	r3, #0
}
 80062c2:	4618      	mov	r0, r3
 80062c4:	3710      	adds	r7, #16
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bd80      	pop	{r7, pc}
 80062ca:	bf00      	nop
 80062cc:	40023c00 	.word	0x40023c00
 80062d0:	40023800 	.word	0x40023800
 80062d4:	0800b774 	.word	0x0800b774
 80062d8:	20000000 	.word	0x20000000
 80062dc:	20000004 	.word	0x20000004

080062e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80062e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80062e4:	b094      	sub	sp, #80	@ 0x50
 80062e6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80062e8:	2300      	movs	r3, #0
 80062ea:	647b      	str	r3, [r7, #68]	@ 0x44
 80062ec:	2300      	movs	r3, #0
 80062ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80062f0:	2300      	movs	r3, #0
 80062f2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80062f4:	2300      	movs	r3, #0
 80062f6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80062f8:	4b79      	ldr	r3, [pc, #484]	@ (80064e0 <HAL_RCC_GetSysClockFreq+0x200>)
 80062fa:	689b      	ldr	r3, [r3, #8]
 80062fc:	f003 030c 	and.w	r3, r3, #12
 8006300:	2b08      	cmp	r3, #8
 8006302:	d00d      	beq.n	8006320 <HAL_RCC_GetSysClockFreq+0x40>
 8006304:	2b08      	cmp	r3, #8
 8006306:	f200 80e1 	bhi.w	80064cc <HAL_RCC_GetSysClockFreq+0x1ec>
 800630a:	2b00      	cmp	r3, #0
 800630c:	d002      	beq.n	8006314 <HAL_RCC_GetSysClockFreq+0x34>
 800630e:	2b04      	cmp	r3, #4
 8006310:	d003      	beq.n	800631a <HAL_RCC_GetSysClockFreq+0x3a>
 8006312:	e0db      	b.n	80064cc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006314:	4b73      	ldr	r3, [pc, #460]	@ (80064e4 <HAL_RCC_GetSysClockFreq+0x204>)
 8006316:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8006318:	e0db      	b.n	80064d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800631a:	4b73      	ldr	r3, [pc, #460]	@ (80064e8 <HAL_RCC_GetSysClockFreq+0x208>)
 800631c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800631e:	e0d8      	b.n	80064d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006320:	4b6f      	ldr	r3, [pc, #444]	@ (80064e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006322:	685b      	ldr	r3, [r3, #4]
 8006324:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006328:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800632a:	4b6d      	ldr	r3, [pc, #436]	@ (80064e0 <HAL_RCC_GetSysClockFreq+0x200>)
 800632c:	685b      	ldr	r3, [r3, #4]
 800632e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006332:	2b00      	cmp	r3, #0
 8006334:	d063      	beq.n	80063fe <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006336:	4b6a      	ldr	r3, [pc, #424]	@ (80064e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006338:	685b      	ldr	r3, [r3, #4]
 800633a:	099b      	lsrs	r3, r3, #6
 800633c:	2200      	movs	r2, #0
 800633e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006340:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006342:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006344:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006348:	633b      	str	r3, [r7, #48]	@ 0x30
 800634a:	2300      	movs	r3, #0
 800634c:	637b      	str	r3, [r7, #52]	@ 0x34
 800634e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006352:	4622      	mov	r2, r4
 8006354:	462b      	mov	r3, r5
 8006356:	f04f 0000 	mov.w	r0, #0
 800635a:	f04f 0100 	mov.w	r1, #0
 800635e:	0159      	lsls	r1, r3, #5
 8006360:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006364:	0150      	lsls	r0, r2, #5
 8006366:	4602      	mov	r2, r0
 8006368:	460b      	mov	r3, r1
 800636a:	4621      	mov	r1, r4
 800636c:	1a51      	subs	r1, r2, r1
 800636e:	6139      	str	r1, [r7, #16]
 8006370:	4629      	mov	r1, r5
 8006372:	eb63 0301 	sbc.w	r3, r3, r1
 8006376:	617b      	str	r3, [r7, #20]
 8006378:	f04f 0200 	mov.w	r2, #0
 800637c:	f04f 0300 	mov.w	r3, #0
 8006380:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006384:	4659      	mov	r1, fp
 8006386:	018b      	lsls	r3, r1, #6
 8006388:	4651      	mov	r1, sl
 800638a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800638e:	4651      	mov	r1, sl
 8006390:	018a      	lsls	r2, r1, #6
 8006392:	4651      	mov	r1, sl
 8006394:	ebb2 0801 	subs.w	r8, r2, r1
 8006398:	4659      	mov	r1, fp
 800639a:	eb63 0901 	sbc.w	r9, r3, r1
 800639e:	f04f 0200 	mov.w	r2, #0
 80063a2:	f04f 0300 	mov.w	r3, #0
 80063a6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80063aa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80063ae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80063b2:	4690      	mov	r8, r2
 80063b4:	4699      	mov	r9, r3
 80063b6:	4623      	mov	r3, r4
 80063b8:	eb18 0303 	adds.w	r3, r8, r3
 80063bc:	60bb      	str	r3, [r7, #8]
 80063be:	462b      	mov	r3, r5
 80063c0:	eb49 0303 	adc.w	r3, r9, r3
 80063c4:	60fb      	str	r3, [r7, #12]
 80063c6:	f04f 0200 	mov.w	r2, #0
 80063ca:	f04f 0300 	mov.w	r3, #0
 80063ce:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80063d2:	4629      	mov	r1, r5
 80063d4:	024b      	lsls	r3, r1, #9
 80063d6:	4621      	mov	r1, r4
 80063d8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80063dc:	4621      	mov	r1, r4
 80063de:	024a      	lsls	r2, r1, #9
 80063e0:	4610      	mov	r0, r2
 80063e2:	4619      	mov	r1, r3
 80063e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80063e6:	2200      	movs	r2, #0
 80063e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80063ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80063ec:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80063f0:	f7f9 ff4e 	bl	8000290 <__aeabi_uldivmod>
 80063f4:	4602      	mov	r2, r0
 80063f6:	460b      	mov	r3, r1
 80063f8:	4613      	mov	r3, r2
 80063fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80063fc:	e058      	b.n	80064b0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80063fe:	4b38      	ldr	r3, [pc, #224]	@ (80064e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006400:	685b      	ldr	r3, [r3, #4]
 8006402:	099b      	lsrs	r3, r3, #6
 8006404:	2200      	movs	r2, #0
 8006406:	4618      	mov	r0, r3
 8006408:	4611      	mov	r1, r2
 800640a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800640e:	623b      	str	r3, [r7, #32]
 8006410:	2300      	movs	r3, #0
 8006412:	627b      	str	r3, [r7, #36]	@ 0x24
 8006414:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006418:	4642      	mov	r2, r8
 800641a:	464b      	mov	r3, r9
 800641c:	f04f 0000 	mov.w	r0, #0
 8006420:	f04f 0100 	mov.w	r1, #0
 8006424:	0159      	lsls	r1, r3, #5
 8006426:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800642a:	0150      	lsls	r0, r2, #5
 800642c:	4602      	mov	r2, r0
 800642e:	460b      	mov	r3, r1
 8006430:	4641      	mov	r1, r8
 8006432:	ebb2 0a01 	subs.w	sl, r2, r1
 8006436:	4649      	mov	r1, r9
 8006438:	eb63 0b01 	sbc.w	fp, r3, r1
 800643c:	f04f 0200 	mov.w	r2, #0
 8006440:	f04f 0300 	mov.w	r3, #0
 8006444:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006448:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800644c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006450:	ebb2 040a 	subs.w	r4, r2, sl
 8006454:	eb63 050b 	sbc.w	r5, r3, fp
 8006458:	f04f 0200 	mov.w	r2, #0
 800645c:	f04f 0300 	mov.w	r3, #0
 8006460:	00eb      	lsls	r3, r5, #3
 8006462:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006466:	00e2      	lsls	r2, r4, #3
 8006468:	4614      	mov	r4, r2
 800646a:	461d      	mov	r5, r3
 800646c:	4643      	mov	r3, r8
 800646e:	18e3      	adds	r3, r4, r3
 8006470:	603b      	str	r3, [r7, #0]
 8006472:	464b      	mov	r3, r9
 8006474:	eb45 0303 	adc.w	r3, r5, r3
 8006478:	607b      	str	r3, [r7, #4]
 800647a:	f04f 0200 	mov.w	r2, #0
 800647e:	f04f 0300 	mov.w	r3, #0
 8006482:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006486:	4629      	mov	r1, r5
 8006488:	028b      	lsls	r3, r1, #10
 800648a:	4621      	mov	r1, r4
 800648c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006490:	4621      	mov	r1, r4
 8006492:	028a      	lsls	r2, r1, #10
 8006494:	4610      	mov	r0, r2
 8006496:	4619      	mov	r1, r3
 8006498:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800649a:	2200      	movs	r2, #0
 800649c:	61bb      	str	r3, [r7, #24]
 800649e:	61fa      	str	r2, [r7, #28]
 80064a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80064a4:	f7f9 fef4 	bl	8000290 <__aeabi_uldivmod>
 80064a8:	4602      	mov	r2, r0
 80064aa:	460b      	mov	r3, r1
 80064ac:	4613      	mov	r3, r2
 80064ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80064b0:	4b0b      	ldr	r3, [pc, #44]	@ (80064e0 <HAL_RCC_GetSysClockFreq+0x200>)
 80064b2:	685b      	ldr	r3, [r3, #4]
 80064b4:	0c1b      	lsrs	r3, r3, #16
 80064b6:	f003 0303 	and.w	r3, r3, #3
 80064ba:	3301      	adds	r3, #1
 80064bc:	005b      	lsls	r3, r3, #1
 80064be:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 80064c0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80064c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80064c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80064c8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80064ca:	e002      	b.n	80064d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80064cc:	4b05      	ldr	r3, [pc, #20]	@ (80064e4 <HAL_RCC_GetSysClockFreq+0x204>)
 80064ce:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80064d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80064d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80064d4:	4618      	mov	r0, r3
 80064d6:	3750      	adds	r7, #80	@ 0x50
 80064d8:	46bd      	mov	sp, r7
 80064da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80064de:	bf00      	nop
 80064e0:	40023800 	.word	0x40023800
 80064e4:	00f42400 	.word	0x00f42400
 80064e8:	007a1200 	.word	0x007a1200

080064ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80064ec:	b480      	push	{r7}
 80064ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80064f0:	4b03      	ldr	r3, [pc, #12]	@ (8006500 <HAL_RCC_GetHCLKFreq+0x14>)
 80064f2:	681b      	ldr	r3, [r3, #0]
}
 80064f4:	4618      	mov	r0, r3
 80064f6:	46bd      	mov	sp, r7
 80064f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fc:	4770      	bx	lr
 80064fe:	bf00      	nop
 8006500:	20000000 	.word	0x20000000

08006504 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006508:	f7ff fff0 	bl	80064ec <HAL_RCC_GetHCLKFreq>
 800650c:	4602      	mov	r2, r0
 800650e:	4b05      	ldr	r3, [pc, #20]	@ (8006524 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006510:	689b      	ldr	r3, [r3, #8]
 8006512:	0a9b      	lsrs	r3, r3, #10
 8006514:	f003 0307 	and.w	r3, r3, #7
 8006518:	4903      	ldr	r1, [pc, #12]	@ (8006528 <HAL_RCC_GetPCLK1Freq+0x24>)
 800651a:	5ccb      	ldrb	r3, [r1, r3]
 800651c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006520:	4618      	mov	r0, r3
 8006522:	bd80      	pop	{r7, pc}
 8006524:	40023800 	.word	0x40023800
 8006528:	0800b784 	.word	0x0800b784

0800652c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006530:	f7ff ffdc 	bl	80064ec <HAL_RCC_GetHCLKFreq>
 8006534:	4602      	mov	r2, r0
 8006536:	4b05      	ldr	r3, [pc, #20]	@ (800654c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006538:	689b      	ldr	r3, [r3, #8]
 800653a:	0b5b      	lsrs	r3, r3, #13
 800653c:	f003 0307 	and.w	r3, r3, #7
 8006540:	4903      	ldr	r1, [pc, #12]	@ (8006550 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006542:	5ccb      	ldrb	r3, [r1, r3]
 8006544:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006548:	4618      	mov	r0, r3
 800654a:	bd80      	pop	{r7, pc}
 800654c:	40023800 	.word	0x40023800
 8006550:	0800b784 	.word	0x0800b784

08006554 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006554:	b480      	push	{r7}
 8006556:	b083      	sub	sp, #12
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
 800655c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	220f      	movs	r2, #15
 8006562:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006564:	4b12      	ldr	r3, [pc, #72]	@ (80065b0 <HAL_RCC_GetClockConfig+0x5c>)
 8006566:	689b      	ldr	r3, [r3, #8]
 8006568:	f003 0203 	and.w	r2, r3, #3
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006570:	4b0f      	ldr	r3, [pc, #60]	@ (80065b0 <HAL_RCC_GetClockConfig+0x5c>)
 8006572:	689b      	ldr	r3, [r3, #8]
 8006574:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800657c:	4b0c      	ldr	r3, [pc, #48]	@ (80065b0 <HAL_RCC_GetClockConfig+0x5c>)
 800657e:	689b      	ldr	r3, [r3, #8]
 8006580:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006588:	4b09      	ldr	r3, [pc, #36]	@ (80065b0 <HAL_RCC_GetClockConfig+0x5c>)
 800658a:	689b      	ldr	r3, [r3, #8]
 800658c:	08db      	lsrs	r3, r3, #3
 800658e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006596:	4b07      	ldr	r3, [pc, #28]	@ (80065b4 <HAL_RCC_GetClockConfig+0x60>)
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f003 020f 	and.w	r2, r3, #15
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	601a      	str	r2, [r3, #0]
}
 80065a2:	bf00      	nop
 80065a4:	370c      	adds	r7, #12
 80065a6:	46bd      	mov	sp, r7
 80065a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ac:	4770      	bx	lr
 80065ae:	bf00      	nop
 80065b0:	40023800 	.word	0x40023800
 80065b4:	40023c00 	.word	0x40023c00

080065b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b086      	sub	sp, #24
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80065c0:	2300      	movs	r3, #0
 80065c2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80065c4:	2300      	movs	r3, #0
 80065c6:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f003 0301 	and.w	r3, r3, #1
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d10b      	bne.n	80065ec <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d105      	bne.n	80065ec <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d075      	beq.n	80066d8 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80065ec:	4b91      	ldr	r3, [pc, #580]	@ (8006834 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80065ee:	2200      	movs	r2, #0
 80065f0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80065f2:	f7fb fbe9 	bl	8001dc8 <HAL_GetTick>
 80065f6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80065f8:	e008      	b.n	800660c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80065fa:	f7fb fbe5 	bl	8001dc8 <HAL_GetTick>
 80065fe:	4602      	mov	r2, r0
 8006600:	697b      	ldr	r3, [r7, #20]
 8006602:	1ad3      	subs	r3, r2, r3
 8006604:	2b02      	cmp	r3, #2
 8006606:	d901      	bls.n	800660c <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006608:	2303      	movs	r3, #3
 800660a:	e189      	b.n	8006920 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800660c:	4b8a      	ldr	r3, [pc, #552]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006614:	2b00      	cmp	r3, #0
 8006616:	d1f0      	bne.n	80065fa <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f003 0301 	and.w	r3, r3, #1
 8006620:	2b00      	cmp	r3, #0
 8006622:	d009      	beq.n	8006638 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	019a      	lsls	r2, r3, #6
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	689b      	ldr	r3, [r3, #8]
 800662e:	071b      	lsls	r3, r3, #28
 8006630:	4981      	ldr	r1, [pc, #516]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006632:	4313      	orrs	r3, r2
 8006634:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f003 0302 	and.w	r3, r3, #2
 8006640:	2b00      	cmp	r3, #0
 8006642:	d01f      	beq.n	8006684 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006644:	4b7c      	ldr	r3, [pc, #496]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006646:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800664a:	0f1b      	lsrs	r3, r3, #28
 800664c:	f003 0307 	and.w	r3, r3, #7
 8006650:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	685b      	ldr	r3, [r3, #4]
 8006656:	019a      	lsls	r2, r3, #6
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	68db      	ldr	r3, [r3, #12]
 800665c:	061b      	lsls	r3, r3, #24
 800665e:	431a      	orrs	r2, r3
 8006660:	693b      	ldr	r3, [r7, #16]
 8006662:	071b      	lsls	r3, r3, #28
 8006664:	4974      	ldr	r1, [pc, #464]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006666:	4313      	orrs	r3, r2
 8006668:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800666c:	4b72      	ldr	r3, [pc, #456]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800666e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006672:	f023 021f 	bic.w	r2, r3, #31
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	69db      	ldr	r3, [r3, #28]
 800667a:	3b01      	subs	r3, #1
 800667c:	496e      	ldr	r1, [pc, #440]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800667e:	4313      	orrs	r3, r2
 8006680:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800668c:	2b00      	cmp	r3, #0
 800668e:	d00d      	beq.n	80066ac <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	685b      	ldr	r3, [r3, #4]
 8006694:	019a      	lsls	r2, r3, #6
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	68db      	ldr	r3, [r3, #12]
 800669a:	061b      	lsls	r3, r3, #24
 800669c:	431a      	orrs	r2, r3
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	689b      	ldr	r3, [r3, #8]
 80066a2:	071b      	lsls	r3, r3, #28
 80066a4:	4964      	ldr	r1, [pc, #400]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80066a6:	4313      	orrs	r3, r2
 80066a8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80066ac:	4b61      	ldr	r3, [pc, #388]	@ (8006834 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80066ae:	2201      	movs	r2, #1
 80066b0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80066b2:	f7fb fb89 	bl	8001dc8 <HAL_GetTick>
 80066b6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80066b8:	e008      	b.n	80066cc <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80066ba:	f7fb fb85 	bl	8001dc8 <HAL_GetTick>
 80066be:	4602      	mov	r2, r0
 80066c0:	697b      	ldr	r3, [r7, #20]
 80066c2:	1ad3      	subs	r3, r2, r3
 80066c4:	2b02      	cmp	r3, #2
 80066c6:	d901      	bls.n	80066cc <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80066c8:	2303      	movs	r3, #3
 80066ca:	e129      	b.n	8006920 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80066cc:	4b5a      	ldr	r3, [pc, #360]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d0f0      	beq.n	80066ba <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f003 0304 	and.w	r3, r3, #4
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d105      	bne.n	80066f0 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d079      	beq.n	80067e4 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80066f0:	4b52      	ldr	r3, [pc, #328]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80066f2:	2200      	movs	r2, #0
 80066f4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80066f6:	f7fb fb67 	bl	8001dc8 <HAL_GetTick>
 80066fa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80066fc:	e008      	b.n	8006710 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80066fe:	f7fb fb63 	bl	8001dc8 <HAL_GetTick>
 8006702:	4602      	mov	r2, r0
 8006704:	697b      	ldr	r3, [r7, #20]
 8006706:	1ad3      	subs	r3, r2, r3
 8006708:	2b02      	cmp	r3, #2
 800670a:	d901      	bls.n	8006710 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800670c:	2303      	movs	r3, #3
 800670e:	e107      	b.n	8006920 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006710:	4b49      	ldr	r3, [pc, #292]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006718:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800671c:	d0ef      	beq.n	80066fe <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f003 0304 	and.w	r3, r3, #4
 8006726:	2b00      	cmp	r3, #0
 8006728:	d020      	beq.n	800676c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800672a:	4b43      	ldr	r3, [pc, #268]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800672c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006730:	0f1b      	lsrs	r3, r3, #28
 8006732:	f003 0307 	and.w	r3, r3, #7
 8006736:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	691b      	ldr	r3, [r3, #16]
 800673c:	019a      	lsls	r2, r3, #6
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	695b      	ldr	r3, [r3, #20]
 8006742:	061b      	lsls	r3, r3, #24
 8006744:	431a      	orrs	r2, r3
 8006746:	693b      	ldr	r3, [r7, #16]
 8006748:	071b      	lsls	r3, r3, #28
 800674a:	493b      	ldr	r1, [pc, #236]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800674c:	4313      	orrs	r3, r2
 800674e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006752:	4b39      	ldr	r3, [pc, #228]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006754:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006758:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6a1b      	ldr	r3, [r3, #32]
 8006760:	3b01      	subs	r3, #1
 8006762:	021b      	lsls	r3, r3, #8
 8006764:	4934      	ldr	r1, [pc, #208]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006766:	4313      	orrs	r3, r2
 8006768:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f003 0308 	and.w	r3, r3, #8
 8006774:	2b00      	cmp	r3, #0
 8006776:	d01e      	beq.n	80067b6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006778:	4b2f      	ldr	r3, [pc, #188]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800677a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800677e:	0e1b      	lsrs	r3, r3, #24
 8006780:	f003 030f 	and.w	r3, r3, #15
 8006784:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	691b      	ldr	r3, [r3, #16]
 800678a:	019a      	lsls	r2, r3, #6
 800678c:	693b      	ldr	r3, [r7, #16]
 800678e:	061b      	lsls	r3, r3, #24
 8006790:	431a      	orrs	r2, r3
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	699b      	ldr	r3, [r3, #24]
 8006796:	071b      	lsls	r3, r3, #28
 8006798:	4927      	ldr	r1, [pc, #156]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800679a:	4313      	orrs	r3, r2
 800679c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80067a0:	4b25      	ldr	r3, [pc, #148]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80067a6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067ae:	4922      	ldr	r1, [pc, #136]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067b0:	4313      	orrs	r3, r2
 80067b2:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80067b6:	4b21      	ldr	r3, [pc, #132]	@ (800683c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80067b8:	2201      	movs	r2, #1
 80067ba:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80067bc:	f7fb fb04 	bl	8001dc8 <HAL_GetTick>
 80067c0:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80067c2:	e008      	b.n	80067d6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80067c4:	f7fb fb00 	bl	8001dc8 <HAL_GetTick>
 80067c8:	4602      	mov	r2, r0
 80067ca:	697b      	ldr	r3, [r7, #20]
 80067cc:	1ad3      	subs	r3, r2, r3
 80067ce:	2b02      	cmp	r3, #2
 80067d0:	d901      	bls.n	80067d6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80067d2:	2303      	movs	r3, #3
 80067d4:	e0a4      	b.n	8006920 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80067d6:	4b18      	ldr	r3, [pc, #96]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80067de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80067e2:	d1ef      	bne.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f003 0320 	and.w	r3, r3, #32
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	f000 808b 	beq.w	8006908 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80067f2:	2300      	movs	r3, #0
 80067f4:	60fb      	str	r3, [r7, #12]
 80067f6:	4b10      	ldr	r3, [pc, #64]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067fa:	4a0f      	ldr	r2, [pc, #60]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006800:	6413      	str	r3, [r2, #64]	@ 0x40
 8006802:	4b0d      	ldr	r3, [pc, #52]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006806:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800680a:	60fb      	str	r3, [r7, #12]
 800680c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800680e:	4b0c      	ldr	r3, [pc, #48]	@ (8006840 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	4a0b      	ldr	r2, [pc, #44]	@ (8006840 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006814:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006818:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800681a:	f7fb fad5 	bl	8001dc8 <HAL_GetTick>
 800681e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006820:	e010      	b.n	8006844 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006822:	f7fb fad1 	bl	8001dc8 <HAL_GetTick>
 8006826:	4602      	mov	r2, r0
 8006828:	697b      	ldr	r3, [r7, #20]
 800682a:	1ad3      	subs	r3, r2, r3
 800682c:	2b02      	cmp	r3, #2
 800682e:	d909      	bls.n	8006844 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8006830:	2303      	movs	r3, #3
 8006832:	e075      	b.n	8006920 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8006834:	42470068 	.word	0x42470068
 8006838:	40023800 	.word	0x40023800
 800683c:	42470070 	.word	0x42470070
 8006840:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006844:	4b38      	ldr	r3, [pc, #224]	@ (8006928 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800684c:	2b00      	cmp	r3, #0
 800684e:	d0e8      	beq.n	8006822 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006850:	4b36      	ldr	r3, [pc, #216]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006852:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006854:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006858:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800685a:	693b      	ldr	r3, [r7, #16]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d02f      	beq.n	80068c0 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006864:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006868:	693a      	ldr	r2, [r7, #16]
 800686a:	429a      	cmp	r2, r3
 800686c:	d028      	beq.n	80068c0 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800686e:	4b2f      	ldr	r3, [pc, #188]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006870:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006872:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006876:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006878:	4b2d      	ldr	r3, [pc, #180]	@ (8006930 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800687a:	2201      	movs	r2, #1
 800687c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800687e:	4b2c      	ldr	r3, [pc, #176]	@ (8006930 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006880:	2200      	movs	r2, #0
 8006882:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006884:	4a29      	ldr	r2, [pc, #164]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006886:	693b      	ldr	r3, [r7, #16]
 8006888:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800688a:	4b28      	ldr	r3, [pc, #160]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800688c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800688e:	f003 0301 	and.w	r3, r3, #1
 8006892:	2b01      	cmp	r3, #1
 8006894:	d114      	bne.n	80068c0 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006896:	f7fb fa97 	bl	8001dc8 <HAL_GetTick>
 800689a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800689c:	e00a      	b.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800689e:	f7fb fa93 	bl	8001dc8 <HAL_GetTick>
 80068a2:	4602      	mov	r2, r0
 80068a4:	697b      	ldr	r3, [r7, #20]
 80068a6:	1ad3      	subs	r3, r2, r3
 80068a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80068ac:	4293      	cmp	r3, r2
 80068ae:	d901      	bls.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 80068b0:	2303      	movs	r3, #3
 80068b2:	e035      	b.n	8006920 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80068b4:	4b1d      	ldr	r3, [pc, #116]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80068b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068b8:	f003 0302 	and.w	r3, r3, #2
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d0ee      	beq.n	800689e <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068c4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80068c8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80068cc:	d10d      	bne.n	80068ea <HAL_RCCEx_PeriphCLKConfig+0x332>
 80068ce:	4b17      	ldr	r3, [pc, #92]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80068d0:	689b      	ldr	r3, [r3, #8]
 80068d2:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068da:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80068de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80068e2:	4912      	ldr	r1, [pc, #72]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80068e4:	4313      	orrs	r3, r2
 80068e6:	608b      	str	r3, [r1, #8]
 80068e8:	e005      	b.n	80068f6 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80068ea:	4b10      	ldr	r3, [pc, #64]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80068ec:	689b      	ldr	r3, [r3, #8]
 80068ee:	4a0f      	ldr	r2, [pc, #60]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80068f0:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80068f4:	6093      	str	r3, [r2, #8]
 80068f6:	4b0d      	ldr	r3, [pc, #52]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80068f8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006902:	490a      	ldr	r1, [pc, #40]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006904:	4313      	orrs	r3, r2
 8006906:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f003 0310 	and.w	r3, r3, #16
 8006910:	2b00      	cmp	r3, #0
 8006912:	d004      	beq.n	800691e <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 800691a:	4b06      	ldr	r3, [pc, #24]	@ (8006934 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 800691c:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800691e:	2300      	movs	r3, #0
}
 8006920:	4618      	mov	r0, r3
 8006922:	3718      	adds	r7, #24
 8006924:	46bd      	mov	sp, r7
 8006926:	bd80      	pop	{r7, pc}
 8006928:	40007000 	.word	0x40007000
 800692c:	40023800 	.word	0x40023800
 8006930:	42470e40 	.word	0x42470e40
 8006934:	424711e0 	.word	0x424711e0

08006938 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006938:	b580      	push	{r7, lr}
 800693a:	b084      	sub	sp, #16
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006940:	2301      	movs	r3, #1
 8006942:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2b00      	cmp	r3, #0
 8006948:	d101      	bne.n	800694e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800694a:	2301      	movs	r3, #1
 800694c:	e073      	b.n	8006a36 <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	7f5b      	ldrb	r3, [r3, #29]
 8006952:	b2db      	uxtb	r3, r3
 8006954:	2b00      	cmp	r3, #0
 8006956:	d105      	bne.n	8006964 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2200      	movs	r2, #0
 800695c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800695e:	6878      	ldr	r0, [r7, #4]
 8006960:	f7fa fe6e 	bl	8001640 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2202      	movs	r2, #2
 8006968:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	68db      	ldr	r3, [r3, #12]
 8006970:	f003 0310 	and.w	r3, r3, #16
 8006974:	2b10      	cmp	r3, #16
 8006976:	d055      	beq.n	8006a24 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	22ca      	movs	r2, #202	@ 0xca
 800697e:	625a      	str	r2, [r3, #36]	@ 0x24
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	2253      	movs	r2, #83	@ 0x53
 8006986:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8006988:	6878      	ldr	r0, [r7, #4]
 800698a:	f000 f99d 	bl	8006cc8 <RTC_EnterInitMode>
 800698e:	4603      	mov	r3, r0
 8006990:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8006992:	7bfb      	ldrb	r3, [r7, #15]
 8006994:	2b00      	cmp	r3, #0
 8006996:	d12c      	bne.n	80069f2 <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	689b      	ldr	r3, [r3, #8]
 800699e:	687a      	ldr	r2, [r7, #4]
 80069a0:	6812      	ldr	r2, [r2, #0]
 80069a2:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80069a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80069aa:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	6899      	ldr	r1, [r3, #8]
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	685a      	ldr	r2, [r3, #4]
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	691b      	ldr	r3, [r3, #16]
 80069ba:	431a      	orrs	r2, r3
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	695b      	ldr	r3, [r3, #20]
 80069c0:	431a      	orrs	r2, r3
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	430a      	orrs	r2, r1
 80069c8:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	687a      	ldr	r2, [r7, #4]
 80069d0:	68d2      	ldr	r2, [r2, #12]
 80069d2:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	6919      	ldr	r1, [r3, #16]
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	689b      	ldr	r3, [r3, #8]
 80069de:	041a      	lsls	r2, r3, #16
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	430a      	orrs	r2, r1
 80069e6:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80069e8:	6878      	ldr	r0, [r7, #4]
 80069ea:	f000 f9a4 	bl	8006d36 <RTC_ExitInitMode>
 80069ee:	4603      	mov	r3, r0
 80069f0:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80069f2:	7bfb      	ldrb	r3, [r7, #15]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d110      	bne.n	8006a1a <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006a06:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	699a      	ldr	r2, [r3, #24]
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	430a      	orrs	r2, r1
 8006a18:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	22ff      	movs	r2, #255	@ 0xff
 8006a20:	625a      	str	r2, [r3, #36]	@ 0x24
 8006a22:	e001      	b.n	8006a28 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8006a24:	2300      	movs	r3, #0
 8006a26:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8006a28:	7bfb      	ldrb	r3, [r7, #15]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d102      	bne.n	8006a34 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2201      	movs	r2, #1
 8006a32:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8006a34:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a36:	4618      	mov	r0, r3
 8006a38:	3710      	adds	r7, #16
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	bd80      	pop	{r7, pc}

08006a3e <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006a3e:	b590      	push	{r4, r7, lr}
 8006a40:	b087      	sub	sp, #28
 8006a42:	af00      	add	r7, sp, #0
 8006a44:	60f8      	str	r0, [r7, #12]
 8006a46:	60b9      	str	r1, [r7, #8]
 8006a48:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	7f1b      	ldrb	r3, [r3, #28]
 8006a52:	2b01      	cmp	r3, #1
 8006a54:	d101      	bne.n	8006a5a <HAL_RTC_SetTime+0x1c>
 8006a56:	2302      	movs	r3, #2
 8006a58:	e087      	b.n	8006b6a <HAL_RTC_SetTime+0x12c>
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	2201      	movs	r2, #1
 8006a5e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	2202      	movs	r2, #2
 8006a64:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d126      	bne.n	8006aba <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	689b      	ldr	r3, [r3, #8]
 8006a72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d102      	bne.n	8006a80 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006a7a:	68bb      	ldr	r3, [r7, #8]
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	781b      	ldrb	r3, [r3, #0]
 8006a84:	4618      	mov	r0, r3
 8006a86:	f000 f97b 	bl	8006d80 <RTC_ByteToBcd2>
 8006a8a:	4603      	mov	r3, r0
 8006a8c:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	785b      	ldrb	r3, [r3, #1]
 8006a92:	4618      	mov	r0, r3
 8006a94:	f000 f974 	bl	8006d80 <RTC_ByteToBcd2>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006a9c:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8006a9e:	68bb      	ldr	r3, [r7, #8]
 8006aa0:	789b      	ldrb	r3, [r3, #2]
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	f000 f96c 	bl	8006d80 <RTC_ByteToBcd2>
 8006aa8:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006aaa:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8006aae:	68bb      	ldr	r3, [r7, #8]
 8006ab0:	78db      	ldrb	r3, [r3, #3]
 8006ab2:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006ab4:	4313      	orrs	r3, r2
 8006ab6:	617b      	str	r3, [r7, #20]
 8006ab8:	e018      	b.n	8006aec <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	689b      	ldr	r3, [r3, #8]
 8006ac0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d102      	bne.n	8006ace <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006ac8:	68bb      	ldr	r3, [r7, #8]
 8006aca:	2200      	movs	r2, #0
 8006acc:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006ace:	68bb      	ldr	r3, [r7, #8]
 8006ad0:	781b      	ldrb	r3, [r3, #0]
 8006ad2:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006ad4:	68bb      	ldr	r3, [r7, #8]
 8006ad6:	785b      	ldrb	r3, [r3, #1]
 8006ad8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006ada:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8006adc:	68ba      	ldr	r2, [r7, #8]
 8006ade:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006ae0:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006ae2:	68bb      	ldr	r3, [r7, #8]
 8006ae4:	78db      	ldrb	r3, [r3, #3]
 8006ae6:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006ae8:	4313      	orrs	r3, r2
 8006aea:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	22ca      	movs	r2, #202	@ 0xca
 8006af2:	625a      	str	r2, [r3, #36]	@ 0x24
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	2253      	movs	r2, #83	@ 0x53
 8006afa:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006afc:	68f8      	ldr	r0, [r7, #12]
 8006afe:	f000 f8e3 	bl	8006cc8 <RTC_EnterInitMode>
 8006b02:	4603      	mov	r3, r0
 8006b04:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006b06:	7cfb      	ldrb	r3, [r7, #19]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d120      	bne.n	8006b4e <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	681a      	ldr	r2, [r3, #0]
 8006b10:	697b      	ldr	r3, [r7, #20]
 8006b12:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8006b16:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8006b1a:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	689a      	ldr	r2, [r3, #8]
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006b2a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	6899      	ldr	r1, [r3, #8]
 8006b32:	68bb      	ldr	r3, [r7, #8]
 8006b34:	68da      	ldr	r2, [r3, #12]
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	691b      	ldr	r3, [r3, #16]
 8006b3a:	431a      	orrs	r2, r3
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	430a      	orrs	r2, r1
 8006b42:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006b44:	68f8      	ldr	r0, [r7, #12]
 8006b46:	f000 f8f6 	bl	8006d36 <RTC_ExitInitMode>
 8006b4a:	4603      	mov	r3, r0
 8006b4c:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006b4e:	7cfb      	ldrb	r3, [r7, #19]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d102      	bne.n	8006b5a <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	2201      	movs	r2, #1
 8006b58:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	22ff      	movs	r2, #255	@ 0xff
 8006b60:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	2200      	movs	r2, #0
 8006b66:	771a      	strb	r2, [r3, #28]

  return status;
 8006b68:	7cfb      	ldrb	r3, [r7, #19]
}
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	371c      	adds	r7, #28
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	bd90      	pop	{r4, r7, pc}

08006b72 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006b72:	b590      	push	{r4, r7, lr}
 8006b74:	b087      	sub	sp, #28
 8006b76:	af00      	add	r7, sp, #0
 8006b78:	60f8      	str	r0, [r7, #12]
 8006b7a:	60b9      	str	r1, [r7, #8]
 8006b7c:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006b7e:	2300      	movs	r3, #0
 8006b80:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	7f1b      	ldrb	r3, [r3, #28]
 8006b86:	2b01      	cmp	r3, #1
 8006b88:	d101      	bne.n	8006b8e <HAL_RTC_SetDate+0x1c>
 8006b8a:	2302      	movs	r3, #2
 8006b8c:	e071      	b.n	8006c72 <HAL_RTC_SetDate+0x100>
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	2201      	movs	r2, #1
 8006b92:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	2202      	movs	r2, #2
 8006b98:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d10e      	bne.n	8006bbe <HAL_RTC_SetDate+0x4c>
 8006ba0:	68bb      	ldr	r3, [r7, #8]
 8006ba2:	785b      	ldrb	r3, [r3, #1]
 8006ba4:	f003 0310 	and.w	r3, r3, #16
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d008      	beq.n	8006bbe <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006bac:	68bb      	ldr	r3, [r7, #8]
 8006bae:	785b      	ldrb	r3, [r3, #1]
 8006bb0:	f023 0310 	bic.w	r3, r3, #16
 8006bb4:	b2db      	uxtb	r3, r3
 8006bb6:	330a      	adds	r3, #10
 8006bb8:	b2da      	uxtb	r2, r3
 8006bba:	68bb      	ldr	r3, [r7, #8]
 8006bbc:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d11c      	bne.n	8006bfe <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	78db      	ldrb	r3, [r3, #3]
 8006bc8:	4618      	mov	r0, r3
 8006bca:	f000 f8d9 	bl	8006d80 <RTC_ByteToBcd2>
 8006bce:	4603      	mov	r3, r0
 8006bd0:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006bd2:	68bb      	ldr	r3, [r7, #8]
 8006bd4:	785b      	ldrb	r3, [r3, #1]
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	f000 f8d2 	bl	8006d80 <RTC_ByteToBcd2>
 8006bdc:	4603      	mov	r3, r0
 8006bde:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006be0:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8006be2:	68bb      	ldr	r3, [r7, #8]
 8006be4:	789b      	ldrb	r3, [r3, #2]
 8006be6:	4618      	mov	r0, r3
 8006be8:	f000 f8ca 	bl	8006d80 <RTC_ByteToBcd2>
 8006bec:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006bee:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8006bf2:	68bb      	ldr	r3, [r7, #8]
 8006bf4:	781b      	ldrb	r3, [r3, #0]
 8006bf6:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006bf8:	4313      	orrs	r3, r2
 8006bfa:	617b      	str	r3, [r7, #20]
 8006bfc:	e00e      	b.n	8006c1c <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006bfe:	68bb      	ldr	r3, [r7, #8]
 8006c00:	78db      	ldrb	r3, [r3, #3]
 8006c02:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006c04:	68bb      	ldr	r3, [r7, #8]
 8006c06:	785b      	ldrb	r3, [r3, #1]
 8006c08:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006c0a:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8006c0c:	68ba      	ldr	r2, [r7, #8]
 8006c0e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006c10:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006c12:	68bb      	ldr	r3, [r7, #8]
 8006c14:	781b      	ldrb	r3, [r3, #0]
 8006c16:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006c18:	4313      	orrs	r3, r2
 8006c1a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	22ca      	movs	r2, #202	@ 0xca
 8006c22:	625a      	str	r2, [r3, #36]	@ 0x24
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	2253      	movs	r2, #83	@ 0x53
 8006c2a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006c2c:	68f8      	ldr	r0, [r7, #12]
 8006c2e:	f000 f84b 	bl	8006cc8 <RTC_EnterInitMode>
 8006c32:	4603      	mov	r3, r0
 8006c34:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006c36:	7cfb      	ldrb	r3, [r7, #19]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d10c      	bne.n	8006c56 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	681a      	ldr	r2, [r3, #0]
 8006c40:	697b      	ldr	r3, [r7, #20]
 8006c42:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006c46:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006c4a:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006c4c:	68f8      	ldr	r0, [r7, #12]
 8006c4e:	f000 f872 	bl	8006d36 <RTC_ExitInitMode>
 8006c52:	4603      	mov	r3, r0
 8006c54:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006c56:	7cfb      	ldrb	r3, [r7, #19]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d102      	bne.n	8006c62 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	2201      	movs	r2, #1
 8006c60:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	22ff      	movs	r2, #255	@ 0xff
 8006c68:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	771a      	strb	r2, [r3, #28]

  return status;
 8006c70:	7cfb      	ldrb	r3, [r7, #19]
}
 8006c72:	4618      	mov	r0, r3
 8006c74:	371c      	adds	r7, #28
 8006c76:	46bd      	mov	sp, r7
 8006c78:	bd90      	pop	{r4, r7, pc}
	...

08006c7c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b084      	sub	sp, #16
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006c84:	2300      	movs	r3, #0
 8006c86:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	4a0d      	ldr	r2, [pc, #52]	@ (8006cc4 <HAL_RTC_WaitForSynchro+0x48>)
 8006c8e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006c90:	f7fb f89a 	bl	8001dc8 <HAL_GetTick>
 8006c94:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006c96:	e009      	b.n	8006cac <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006c98:	f7fb f896 	bl	8001dc8 <HAL_GetTick>
 8006c9c:	4602      	mov	r2, r0
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	1ad3      	subs	r3, r2, r3
 8006ca2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006ca6:	d901      	bls.n	8006cac <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8006ca8:	2303      	movs	r3, #3
 8006caa:	e007      	b.n	8006cbc <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	68db      	ldr	r3, [r3, #12]
 8006cb2:	f003 0320 	and.w	r3, r3, #32
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d0ee      	beq.n	8006c98 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8006cba:	2300      	movs	r3, #0
}
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	3710      	adds	r7, #16
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	bd80      	pop	{r7, pc}
 8006cc4:	00017f5f 	.word	0x00017f5f

08006cc8 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006cc8:	b580      	push	{r7, lr}
 8006cca:	b084      	sub	sp, #16
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	68db      	ldr	r3, [r3, #12]
 8006cde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d122      	bne.n	8006d2c <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	68da      	ldr	r2, [r3, #12]
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006cf4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006cf6:	f7fb f867 	bl	8001dc8 <HAL_GetTick>
 8006cfa:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006cfc:	e00c      	b.n	8006d18 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006cfe:	f7fb f863 	bl	8001dc8 <HAL_GetTick>
 8006d02:	4602      	mov	r2, r0
 8006d04:	68bb      	ldr	r3, [r7, #8]
 8006d06:	1ad3      	subs	r3, r2, r3
 8006d08:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006d0c:	d904      	bls.n	8006d18 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	2204      	movs	r2, #4
 8006d12:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8006d14:	2301      	movs	r3, #1
 8006d16:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	68db      	ldr	r3, [r3, #12]
 8006d1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d102      	bne.n	8006d2c <RTC_EnterInitMode+0x64>
 8006d26:	7bfb      	ldrb	r3, [r7, #15]
 8006d28:	2b01      	cmp	r3, #1
 8006d2a:	d1e8      	bne.n	8006cfe <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8006d2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d2e:	4618      	mov	r0, r3
 8006d30:	3710      	adds	r7, #16
 8006d32:	46bd      	mov	sp, r7
 8006d34:	bd80      	pop	{r7, pc}

08006d36 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006d36:	b580      	push	{r7, lr}
 8006d38:	b084      	sub	sp, #16
 8006d3a:	af00      	add	r7, sp, #0
 8006d3c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006d3e:	2300      	movs	r3, #0
 8006d40:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	68da      	ldr	r2, [r3, #12]
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006d50:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	689b      	ldr	r3, [r3, #8]
 8006d58:	f003 0320 	and.w	r3, r3, #32
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d10a      	bne.n	8006d76 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006d60:	6878      	ldr	r0, [r7, #4]
 8006d62:	f7ff ff8b 	bl	8006c7c <HAL_RTC_WaitForSynchro>
 8006d66:	4603      	mov	r3, r0
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d004      	beq.n	8006d76 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2204      	movs	r2, #4
 8006d70:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8006d72:	2301      	movs	r3, #1
 8006d74:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006d76:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d78:	4618      	mov	r0, r3
 8006d7a:	3710      	adds	r7, #16
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	bd80      	pop	{r7, pc}

08006d80 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8006d80:	b480      	push	{r7}
 8006d82:	b085      	sub	sp, #20
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	4603      	mov	r3, r0
 8006d88:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8006d8e:	e005      	b.n	8006d9c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	3301      	adds	r3, #1
 8006d94:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8006d96:	79fb      	ldrb	r3, [r7, #7]
 8006d98:	3b0a      	subs	r3, #10
 8006d9a:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8006d9c:	79fb      	ldrb	r3, [r7, #7]
 8006d9e:	2b09      	cmp	r3, #9
 8006da0:	d8f6      	bhi.n	8006d90 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	b2db      	uxtb	r3, r3
 8006da6:	011b      	lsls	r3, r3, #4
 8006da8:	b2da      	uxtb	r2, r3
 8006daa:	79fb      	ldrb	r3, [r7, #7]
 8006dac:	4313      	orrs	r3, r2
 8006dae:	b2db      	uxtb	r3, r3
}
 8006db0:	4618      	mov	r0, r3
 8006db2:	3714      	adds	r7, #20
 8006db4:	46bd      	mov	sp, r7
 8006db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dba:	4770      	bx	lr

08006dbc <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8006dbc:	b480      	push	{r7}
 8006dbe:	b087      	sub	sp, #28
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	60f8      	str	r0, [r7, #12]
 8006dc4:	60b9      	str	r1, [r7, #8]
 8006dc6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8006dc8:	4b5a      	ldr	r3, [pc, #360]	@ (8006f34 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4a5a      	ldr	r2, [pc, #360]	@ (8006f38 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8006dce:	fba2 2303 	umull	r2, r3, r2, r3
 8006dd2:	0adb      	lsrs	r3, r3, #11
 8006dd4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006dd8:	fb02 f303 	mul.w	r3, r2, r3
 8006ddc:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	7f1b      	ldrb	r3, [r3, #28]
 8006de2:	2b01      	cmp	r3, #1
 8006de4:	d101      	bne.n	8006dea <HAL_RTCEx_SetWakeUpTimer_IT+0x2e>
 8006de6:	2302      	movs	r3, #2
 8006de8:	e09d      	b.n	8006f26 <HAL_RTCEx_SetWakeUpTimer_IT+0x16a>
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	2201      	movs	r2, #1
 8006dee:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	2202      	movs	r2, #2
 8006df4:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	22ca      	movs	r2, #202	@ 0xca
 8006dfc:	625a      	str	r2, [r3, #36]	@ 0x24
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	2253      	movs	r2, #83	@ 0x53
 8006e04:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	689b      	ldr	r3, [r3, #8]
 8006e0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d018      	beq.n	8006e46 <HAL_RTCEx_SetWakeUpTimer_IT+0x8a>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8006e14:	697b      	ldr	r3, [r7, #20]
 8006e16:	3b01      	subs	r3, #1
 8006e18:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8006e1a:	697b      	ldr	r3, [r7, #20]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d10b      	bne.n	8006e38 <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	22ff      	movs	r2, #255	@ 0xff
 8006e26:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	2203      	movs	r2, #3
 8006e2c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	2200      	movs	r2, #0
 8006e32:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8006e34:	2303      	movs	r3, #3
 8006e36:	e076      	b.n	8006f26 <HAL_RTCEx_SetWakeUpTimer_IT+0x16a>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	68db      	ldr	r3, [r3, #12]
 8006e3e:	f003 0304 	and.w	r3, r3, #4
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d1e6      	bne.n	8006e14 <HAL_RTCEx_SetWakeUpTimer_IT+0x58>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	689a      	ldr	r2, [r3, #8]
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006e54:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	68db      	ldr	r3, [r3, #12]
 8006e5c:	b2da      	uxtb	r2, r3
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8006e66:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8006e68:	4b32      	ldr	r3, [pc, #200]	@ (8006f34 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	4a32      	ldr	r2, [pc, #200]	@ (8006f38 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8006e6e:	fba2 2303 	umull	r2, r3, r2, r3
 8006e72:	0adb      	lsrs	r3, r3, #11
 8006e74:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006e78:	fb02 f303 	mul.w	r3, r2, r3
 8006e7c:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    count = count - 1U;
 8006e7e:	697b      	ldr	r3, [r7, #20]
 8006e80:	3b01      	subs	r3, #1
 8006e82:	617b      	str	r3, [r7, #20]
    if (count == 0U)
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d10b      	bne.n	8006ea2 <HAL_RTCEx_SetWakeUpTimer_IT+0xe6>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	22ff      	movs	r2, #255	@ 0xff
 8006e90:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	2203      	movs	r2, #3
 8006e96:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 8006e9e:	2303      	movs	r3, #3
 8006ea0:	e041      	b.n	8006f26 <HAL_RTCEx_SetWakeUpTimer_IT+0x16a>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	68db      	ldr	r3, [r3, #12]
 8006ea8:	f003 0304 	and.w	r3, r3, #4
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d0e6      	beq.n	8006e7e <HAL_RTCEx_SetWakeUpTimer_IT+0xc2>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	689a      	ldr	r2, [r3, #8]
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f022 0207 	bic.w	r2, r2, #7
 8006ebe:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	6899      	ldr	r1, [r3, #8]
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	687a      	ldr	r2, [r7, #4]
 8006ecc:	430a      	orrs	r2, r1
 8006ece:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	68ba      	ldr	r2, [r7, #8]
 8006ed6:	615a      	str	r2, [r3, #20]

  /* RTC wakeup timer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8006ed8:	4b18      	ldr	r3, [pc, #96]	@ (8006f3c <HAL_RTCEx_SetWakeUpTimer_IT+0x180>)
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	4a17      	ldr	r2, [pc, #92]	@ (8006f3c <HAL_RTCEx_SetWakeUpTimer_IT+0x180>)
 8006ede:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006ee2:	6013      	str	r3, [r2, #0]
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 8006ee4:	4b15      	ldr	r3, [pc, #84]	@ (8006f3c <HAL_RTCEx_SetWakeUpTimer_IT+0x180>)
 8006ee6:	689b      	ldr	r3, [r3, #8]
 8006ee8:	4a14      	ldr	r2, [pc, #80]	@ (8006f3c <HAL_RTCEx_SetWakeUpTimer_IT+0x180>)
 8006eea:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006eee:	6093      	str	r3, [r2, #8]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	689a      	ldr	r2, [r3, #8]
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006efe:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	689a      	ldr	r2, [r3, #8]
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006f0e:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	22ff      	movs	r2, #255	@ 0xff
 8006f16:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	2201      	movs	r2, #1
 8006f1c:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	2200      	movs	r2, #0
 8006f22:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8006f24:	2300      	movs	r3, #0
}
 8006f26:	4618      	mov	r0, r3
 8006f28:	371c      	adds	r7, #28
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f30:	4770      	bx	lr
 8006f32:	bf00      	nop
 8006f34:	20000000 	.word	0x20000000
 8006f38:	10624dd3 	.word	0x10624dd3
 8006f3c:	40013c00 	.word	0x40013c00

08006f40 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 8006f40:	b580      	push	{r7, lr}
 8006f42:	b084      	sub	sp, #16
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006f48:	2300      	movs	r3, #0
 8006f4a:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	7f1b      	ldrb	r3, [r3, #28]
 8006f50:	2b01      	cmp	r3, #1
 8006f52:	d101      	bne.n	8006f58 <HAL_RTCEx_DeactivateWakeUpTimer+0x18>
 8006f54:	2302      	movs	r3, #2
 8006f56:	e047      	b.n	8006fe8 <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	2201      	movs	r2, #1
 8006f5c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2202      	movs	r2, #2
 8006f62:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	22ca      	movs	r2, #202	@ 0xca
 8006f6a:	625a      	str	r2, [r3, #36]	@ 0x24
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	2253      	movs	r2, #83	@ 0x53
 8006f72:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Disable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	689a      	ldr	r2, [r3, #8]
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006f82:	609a      	str	r2, [r3, #8]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc, RTC_IT_WUT);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	689a      	ldr	r2, [r3, #8]
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006f92:	609a      	str	r2, [r3, #8]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006f94:	f7fa ff18 	bl	8001dc8 <HAL_GetTick>
 8006f98:	60f8      	str	r0, [r7, #12]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8006f9a:	e013      	b.n	8006fc4 <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006f9c:	f7fa ff14 	bl	8001dc8 <HAL_GetTick>
 8006fa0:	4602      	mov	r2, r0
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	1ad3      	subs	r3, r2, r3
 8006fa6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006faa:	d90b      	bls.n	8006fc4 <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	22ff      	movs	r2, #255	@ 0xff
 8006fb2:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2203      	movs	r2, #3
 8006fb8:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 8006fc0:	2303      	movs	r3, #3
 8006fc2:	e011      	b.n	8006fe8 <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	68db      	ldr	r3, [r3, #12]
 8006fca:	f003 0304 	and.w	r3, r3, #4
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d0e4      	beq.n	8006f9c <HAL_RTCEx_DeactivateWakeUpTimer+0x5c>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	22ff      	movs	r2, #255	@ 0xff
 8006fd8:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2201      	movs	r2, #1
 8006fde:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8006fe6:	2300      	movs	r3, #0
}
 8006fe8:	4618      	mov	r0, r3
 8006fea:	3710      	adds	r7, #16
 8006fec:	46bd      	mov	sp, r7
 8006fee:	bd80      	pop	{r7, pc}

08006ff0 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	b082      	sub	sp, #8
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8006ff8:	4b0e      	ldr	r3, [pc, #56]	@ (8007034 <HAL_RTCEx_WakeUpTimerIRQHandler+0x44>)
 8006ffa:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8006ffe:	615a      	str	r2, [r3, #20]

  /* Get the pending status of the Wakeup timer Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	68db      	ldr	r3, [r3, #12]
 8007006:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800700a:	2b00      	cmp	r3, #0
 800700c:	d00b      	beq.n	8007026 <HAL_RTCEx_WakeUpTimerIRQHandler+0x36>
  {
    /* Clear the Wakeup timer interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	68db      	ldr	r3, [r3, #12]
 8007014:	b2da      	uxtb	r2, r3
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 800701e:	60da      	str	r2, [r3, #12]

    /* Wakeup timer callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8007020:	6878      	ldr	r0, [r7, #4]
 8007022:	f7f9 fb79 	bl	8000718 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2201      	movs	r2, #1
 800702a:	775a      	strb	r2, [r3, #29]
}
 800702c:	bf00      	nop
 800702e:	3708      	adds	r7, #8
 8007030:	46bd      	mov	sp, r7
 8007032:	bd80      	pop	{r7, pc}
 8007034:	40013c00 	.word	0x40013c00

08007038 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8007038:	b580      	push	{r7, lr}
 800703a:	b082      	sub	sp, #8
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
 8007040:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d101      	bne.n	800704c <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8007048:	2301      	movs	r3, #1
 800704a:	e025      	b.n	8007098 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007052:	b2db      	uxtb	r3, r3
 8007054:	2b00      	cmp	r3, #0
 8007056:	d106      	bne.n	8007066 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2200      	movs	r2, #0
 800705c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8007060:	6878      	ldr	r0, [r7, #4]
 8007062:	f7fa fcbf 	bl	80019e4 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2202      	movs	r2, #2
 800706a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681a      	ldr	r2, [r3, #0]
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	3304      	adds	r3, #4
 8007076:	4619      	mov	r1, r3
 8007078:	4610      	mov	r0, r2
 800707a:	f001 fccb 	bl	8008a14 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	6818      	ldr	r0, [r3, #0]
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	685b      	ldr	r3, [r3, #4]
 8007086:	461a      	mov	r2, r3
 8007088:	6839      	ldr	r1, [r7, #0]
 800708a:	f001 fd20 	bl	8008ace <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	2201      	movs	r2, #1
 8007092:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8007096:	2300      	movs	r3, #0
}
 8007098:	4618      	mov	r0, r3
 800709a:	3708      	adds	r7, #8
 800709c:	46bd      	mov	sp, r7
 800709e:	bd80      	pop	{r7, pc}

080070a0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b082      	sub	sp, #8
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d101      	bne.n	80070b2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80070ae:	2301      	movs	r3, #1
 80070b0:	e07b      	b.n	80071aa <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d108      	bne.n	80070cc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	685b      	ldr	r3, [r3, #4]
 80070be:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80070c2:	d009      	beq.n	80070d8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2200      	movs	r2, #0
 80070c8:	61da      	str	r2, [r3, #28]
 80070ca:	e005      	b.n	80070d8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2200      	movs	r2, #0
 80070d0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2200      	movs	r2, #0
 80070d6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2200      	movs	r2, #0
 80070dc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80070e4:	b2db      	uxtb	r3, r3
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d106      	bne.n	80070f8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2200      	movs	r2, #0
 80070ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80070f2:	6878      	ldr	r0, [r7, #4]
 80070f4:	f7fa fad6 	bl	80016a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2202      	movs	r2, #2
 80070fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	681a      	ldr	r2, [r3, #0]
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800710e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	685b      	ldr	r3, [r3, #4]
 8007114:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	689b      	ldr	r3, [r3, #8]
 800711c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007120:	431a      	orrs	r2, r3
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	68db      	ldr	r3, [r3, #12]
 8007126:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800712a:	431a      	orrs	r2, r3
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	691b      	ldr	r3, [r3, #16]
 8007130:	f003 0302 	and.w	r3, r3, #2
 8007134:	431a      	orrs	r2, r3
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	695b      	ldr	r3, [r3, #20]
 800713a:	f003 0301 	and.w	r3, r3, #1
 800713e:	431a      	orrs	r2, r3
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	699b      	ldr	r3, [r3, #24]
 8007144:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007148:	431a      	orrs	r2, r3
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	69db      	ldr	r3, [r3, #28]
 800714e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007152:	431a      	orrs	r2, r3
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6a1b      	ldr	r3, [r3, #32]
 8007158:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800715c:	ea42 0103 	orr.w	r1, r2, r3
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007164:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	430a      	orrs	r2, r1
 800716e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	699b      	ldr	r3, [r3, #24]
 8007174:	0c1b      	lsrs	r3, r3, #16
 8007176:	f003 0104 	and.w	r1, r3, #4
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800717e:	f003 0210 	and.w	r2, r3, #16
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	430a      	orrs	r2, r1
 8007188:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	69da      	ldr	r2, [r3, #28]
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007198:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	2200      	movs	r2, #0
 800719e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2201      	movs	r2, #1
 80071a4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80071a8:	2300      	movs	r3, #0
}
 80071aa:	4618      	mov	r0, r3
 80071ac:	3708      	adds	r7, #8
 80071ae:	46bd      	mov	sp, r7
 80071b0:	bd80      	pop	{r7, pc}

080071b2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80071b2:	b580      	push	{r7, lr}
 80071b4:	b082      	sub	sp, #8
 80071b6:	af00      	add	r7, sp, #0
 80071b8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d101      	bne.n	80071c4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80071c0:	2301      	movs	r3, #1
 80071c2:	e041      	b.n	8007248 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80071ca:	b2db      	uxtb	r3, r3
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d106      	bne.n	80071de <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2200      	movs	r2, #0
 80071d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80071d8:	6878      	ldr	r0, [r7, #4]
 80071da:	f7fa faab 	bl	8001734 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2202      	movs	r2, #2
 80071e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681a      	ldr	r2, [r3, #0]
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	3304      	adds	r3, #4
 80071ee:	4619      	mov	r1, r3
 80071f0:	4610      	mov	r0, r2
 80071f2:	f000 fc57 	bl	8007aa4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2201      	movs	r2, #1
 80071fa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2201      	movs	r2, #1
 8007202:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2201      	movs	r2, #1
 800720a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2201      	movs	r2, #1
 8007212:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2201      	movs	r2, #1
 800721a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2201      	movs	r2, #1
 8007222:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2201      	movs	r2, #1
 800722a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	2201      	movs	r2, #1
 8007232:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2201      	movs	r2, #1
 800723a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	2201      	movs	r2, #1
 8007242:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007246:	2300      	movs	r3, #0
}
 8007248:	4618      	mov	r0, r3
 800724a:	3708      	adds	r7, #8
 800724c:	46bd      	mov	sp, r7
 800724e:	bd80      	pop	{r7, pc}

08007250 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007250:	b480      	push	{r7}
 8007252:	b085      	sub	sp, #20
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800725e:	b2db      	uxtb	r3, r3
 8007260:	2b01      	cmp	r3, #1
 8007262:	d001      	beq.n	8007268 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007264:	2301      	movs	r3, #1
 8007266:	e04e      	b.n	8007306 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2202      	movs	r2, #2
 800726c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	68da      	ldr	r2, [r3, #12]
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	f042 0201 	orr.w	r2, r2, #1
 800727e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	4a23      	ldr	r2, [pc, #140]	@ (8007314 <HAL_TIM_Base_Start_IT+0xc4>)
 8007286:	4293      	cmp	r3, r2
 8007288:	d022      	beq.n	80072d0 <HAL_TIM_Base_Start_IT+0x80>
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007292:	d01d      	beq.n	80072d0 <HAL_TIM_Base_Start_IT+0x80>
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4a1f      	ldr	r2, [pc, #124]	@ (8007318 <HAL_TIM_Base_Start_IT+0xc8>)
 800729a:	4293      	cmp	r3, r2
 800729c:	d018      	beq.n	80072d0 <HAL_TIM_Base_Start_IT+0x80>
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	4a1e      	ldr	r2, [pc, #120]	@ (800731c <HAL_TIM_Base_Start_IT+0xcc>)
 80072a4:	4293      	cmp	r3, r2
 80072a6:	d013      	beq.n	80072d0 <HAL_TIM_Base_Start_IT+0x80>
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	4a1c      	ldr	r2, [pc, #112]	@ (8007320 <HAL_TIM_Base_Start_IT+0xd0>)
 80072ae:	4293      	cmp	r3, r2
 80072b0:	d00e      	beq.n	80072d0 <HAL_TIM_Base_Start_IT+0x80>
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	4a1b      	ldr	r2, [pc, #108]	@ (8007324 <HAL_TIM_Base_Start_IT+0xd4>)
 80072b8:	4293      	cmp	r3, r2
 80072ba:	d009      	beq.n	80072d0 <HAL_TIM_Base_Start_IT+0x80>
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	4a19      	ldr	r2, [pc, #100]	@ (8007328 <HAL_TIM_Base_Start_IT+0xd8>)
 80072c2:	4293      	cmp	r3, r2
 80072c4:	d004      	beq.n	80072d0 <HAL_TIM_Base_Start_IT+0x80>
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	4a18      	ldr	r2, [pc, #96]	@ (800732c <HAL_TIM_Base_Start_IT+0xdc>)
 80072cc:	4293      	cmp	r3, r2
 80072ce:	d111      	bne.n	80072f4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	689b      	ldr	r3, [r3, #8]
 80072d6:	f003 0307 	and.w	r3, r3, #7
 80072da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	2b06      	cmp	r3, #6
 80072e0:	d010      	beq.n	8007304 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	681a      	ldr	r2, [r3, #0]
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f042 0201 	orr.w	r2, r2, #1
 80072f0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072f2:	e007      	b.n	8007304 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	681a      	ldr	r2, [r3, #0]
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f042 0201 	orr.w	r2, r2, #1
 8007302:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007304:	2300      	movs	r3, #0
}
 8007306:	4618      	mov	r0, r3
 8007308:	3714      	adds	r7, #20
 800730a:	46bd      	mov	sp, r7
 800730c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007310:	4770      	bx	lr
 8007312:	bf00      	nop
 8007314:	40010000 	.word	0x40010000
 8007318:	40000400 	.word	0x40000400
 800731c:	40000800 	.word	0x40000800
 8007320:	40000c00 	.word	0x40000c00
 8007324:	40010400 	.word	0x40010400
 8007328:	40014000 	.word	0x40014000
 800732c:	40001800 	.word	0x40001800

08007330 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007330:	b580      	push	{r7, lr}
 8007332:	b082      	sub	sp, #8
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d101      	bne.n	8007342 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800733e:	2301      	movs	r3, #1
 8007340:	e041      	b.n	80073c6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007348:	b2db      	uxtb	r3, r3
 800734a:	2b00      	cmp	r3, #0
 800734c:	d106      	bne.n	800735c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	2200      	movs	r2, #0
 8007352:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007356:	6878      	ldr	r0, [r7, #4]
 8007358:	f7fa fa0e 	bl	8001778 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2202      	movs	r2, #2
 8007360:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681a      	ldr	r2, [r3, #0]
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	3304      	adds	r3, #4
 800736c:	4619      	mov	r1, r3
 800736e:	4610      	mov	r0, r2
 8007370:	f000 fb98 	bl	8007aa4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2201      	movs	r2, #1
 8007378:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2201      	movs	r2, #1
 8007380:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2201      	movs	r2, #1
 8007388:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2201      	movs	r2, #1
 8007390:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2201      	movs	r2, #1
 8007398:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2201      	movs	r2, #1
 80073a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2201      	movs	r2, #1
 80073a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2201      	movs	r2, #1
 80073b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2201      	movs	r2, #1
 80073b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2201      	movs	r2, #1
 80073c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80073c4:	2300      	movs	r3, #0
}
 80073c6:	4618      	mov	r0, r3
 80073c8:	3708      	adds	r7, #8
 80073ca:	46bd      	mov	sp, r7
 80073cc:	bd80      	pop	{r7, pc}
	...

080073d0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b084      	sub	sp, #16
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
 80073d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d109      	bne.n	80073f4 <HAL_TIM_PWM_Start+0x24>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80073e6:	b2db      	uxtb	r3, r3
 80073e8:	2b01      	cmp	r3, #1
 80073ea:	bf14      	ite	ne
 80073ec:	2301      	movne	r3, #1
 80073ee:	2300      	moveq	r3, #0
 80073f0:	b2db      	uxtb	r3, r3
 80073f2:	e022      	b.n	800743a <HAL_TIM_PWM_Start+0x6a>
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	2b04      	cmp	r3, #4
 80073f8:	d109      	bne.n	800740e <HAL_TIM_PWM_Start+0x3e>
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007400:	b2db      	uxtb	r3, r3
 8007402:	2b01      	cmp	r3, #1
 8007404:	bf14      	ite	ne
 8007406:	2301      	movne	r3, #1
 8007408:	2300      	moveq	r3, #0
 800740a:	b2db      	uxtb	r3, r3
 800740c:	e015      	b.n	800743a <HAL_TIM_PWM_Start+0x6a>
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	2b08      	cmp	r3, #8
 8007412:	d109      	bne.n	8007428 <HAL_TIM_PWM_Start+0x58>
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800741a:	b2db      	uxtb	r3, r3
 800741c:	2b01      	cmp	r3, #1
 800741e:	bf14      	ite	ne
 8007420:	2301      	movne	r3, #1
 8007422:	2300      	moveq	r3, #0
 8007424:	b2db      	uxtb	r3, r3
 8007426:	e008      	b.n	800743a <HAL_TIM_PWM_Start+0x6a>
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800742e:	b2db      	uxtb	r3, r3
 8007430:	2b01      	cmp	r3, #1
 8007432:	bf14      	ite	ne
 8007434:	2301      	movne	r3, #1
 8007436:	2300      	moveq	r3, #0
 8007438:	b2db      	uxtb	r3, r3
 800743a:	2b00      	cmp	r3, #0
 800743c:	d001      	beq.n	8007442 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800743e:	2301      	movs	r3, #1
 8007440:	e07c      	b.n	800753c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007442:	683b      	ldr	r3, [r7, #0]
 8007444:	2b00      	cmp	r3, #0
 8007446:	d104      	bne.n	8007452 <HAL_TIM_PWM_Start+0x82>
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2202      	movs	r2, #2
 800744c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007450:	e013      	b.n	800747a <HAL_TIM_PWM_Start+0xaa>
 8007452:	683b      	ldr	r3, [r7, #0]
 8007454:	2b04      	cmp	r3, #4
 8007456:	d104      	bne.n	8007462 <HAL_TIM_PWM_Start+0x92>
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2202      	movs	r2, #2
 800745c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007460:	e00b      	b.n	800747a <HAL_TIM_PWM_Start+0xaa>
 8007462:	683b      	ldr	r3, [r7, #0]
 8007464:	2b08      	cmp	r3, #8
 8007466:	d104      	bne.n	8007472 <HAL_TIM_PWM_Start+0xa2>
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2202      	movs	r2, #2
 800746c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007470:	e003      	b.n	800747a <HAL_TIM_PWM_Start+0xaa>
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2202      	movs	r2, #2
 8007476:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	2201      	movs	r2, #1
 8007480:	6839      	ldr	r1, [r7, #0]
 8007482:	4618      	mov	r0, r3
 8007484:	f000 fe04 	bl	8008090 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	4a2d      	ldr	r2, [pc, #180]	@ (8007544 <HAL_TIM_PWM_Start+0x174>)
 800748e:	4293      	cmp	r3, r2
 8007490:	d004      	beq.n	800749c <HAL_TIM_PWM_Start+0xcc>
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	4a2c      	ldr	r2, [pc, #176]	@ (8007548 <HAL_TIM_PWM_Start+0x178>)
 8007498:	4293      	cmp	r3, r2
 800749a:	d101      	bne.n	80074a0 <HAL_TIM_PWM_Start+0xd0>
 800749c:	2301      	movs	r3, #1
 800749e:	e000      	b.n	80074a2 <HAL_TIM_PWM_Start+0xd2>
 80074a0:	2300      	movs	r3, #0
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d007      	beq.n	80074b6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80074b4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	4a22      	ldr	r2, [pc, #136]	@ (8007544 <HAL_TIM_PWM_Start+0x174>)
 80074bc:	4293      	cmp	r3, r2
 80074be:	d022      	beq.n	8007506 <HAL_TIM_PWM_Start+0x136>
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074c8:	d01d      	beq.n	8007506 <HAL_TIM_PWM_Start+0x136>
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	4a1f      	ldr	r2, [pc, #124]	@ (800754c <HAL_TIM_PWM_Start+0x17c>)
 80074d0:	4293      	cmp	r3, r2
 80074d2:	d018      	beq.n	8007506 <HAL_TIM_PWM_Start+0x136>
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	4a1d      	ldr	r2, [pc, #116]	@ (8007550 <HAL_TIM_PWM_Start+0x180>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d013      	beq.n	8007506 <HAL_TIM_PWM_Start+0x136>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	4a1c      	ldr	r2, [pc, #112]	@ (8007554 <HAL_TIM_PWM_Start+0x184>)
 80074e4:	4293      	cmp	r3, r2
 80074e6:	d00e      	beq.n	8007506 <HAL_TIM_PWM_Start+0x136>
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	4a16      	ldr	r2, [pc, #88]	@ (8007548 <HAL_TIM_PWM_Start+0x178>)
 80074ee:	4293      	cmp	r3, r2
 80074f0:	d009      	beq.n	8007506 <HAL_TIM_PWM_Start+0x136>
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	4a18      	ldr	r2, [pc, #96]	@ (8007558 <HAL_TIM_PWM_Start+0x188>)
 80074f8:	4293      	cmp	r3, r2
 80074fa:	d004      	beq.n	8007506 <HAL_TIM_PWM_Start+0x136>
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	4a16      	ldr	r2, [pc, #88]	@ (800755c <HAL_TIM_PWM_Start+0x18c>)
 8007502:	4293      	cmp	r3, r2
 8007504:	d111      	bne.n	800752a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	689b      	ldr	r3, [r3, #8]
 800750c:	f003 0307 	and.w	r3, r3, #7
 8007510:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	2b06      	cmp	r3, #6
 8007516:	d010      	beq.n	800753a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	681a      	ldr	r2, [r3, #0]
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f042 0201 	orr.w	r2, r2, #1
 8007526:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007528:	e007      	b.n	800753a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	681a      	ldr	r2, [r3, #0]
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f042 0201 	orr.w	r2, r2, #1
 8007538:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800753a:	2300      	movs	r3, #0
}
 800753c:	4618      	mov	r0, r3
 800753e:	3710      	adds	r7, #16
 8007540:	46bd      	mov	sp, r7
 8007542:	bd80      	pop	{r7, pc}
 8007544:	40010000 	.word	0x40010000
 8007548:	40010400 	.word	0x40010400
 800754c:	40000400 	.word	0x40000400
 8007550:	40000800 	.word	0x40000800
 8007554:	40000c00 	.word	0x40000c00
 8007558:	40014000 	.word	0x40014000
 800755c:	40001800 	.word	0x40001800

08007560 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007560:	b580      	push	{r7, lr}
 8007562:	b084      	sub	sp, #16
 8007564:	af00      	add	r7, sp, #0
 8007566:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	68db      	ldr	r3, [r3, #12]
 800756e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	691b      	ldr	r3, [r3, #16]
 8007576:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007578:	68bb      	ldr	r3, [r7, #8]
 800757a:	f003 0302 	and.w	r3, r3, #2
 800757e:	2b00      	cmp	r3, #0
 8007580:	d020      	beq.n	80075c4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	f003 0302 	and.w	r3, r3, #2
 8007588:	2b00      	cmp	r3, #0
 800758a:	d01b      	beq.n	80075c4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f06f 0202 	mvn.w	r2, #2
 8007594:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2201      	movs	r2, #1
 800759a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	699b      	ldr	r3, [r3, #24]
 80075a2:	f003 0303 	and.w	r3, r3, #3
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d003      	beq.n	80075b2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80075aa:	6878      	ldr	r0, [r7, #4]
 80075ac:	f000 fa5b 	bl	8007a66 <HAL_TIM_IC_CaptureCallback>
 80075b0:	e005      	b.n	80075be <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80075b2:	6878      	ldr	r0, [r7, #4]
 80075b4:	f000 fa4d 	bl	8007a52 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075b8:	6878      	ldr	r0, [r7, #4]
 80075ba:	f000 fa5e 	bl	8007a7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	2200      	movs	r2, #0
 80075c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80075c4:	68bb      	ldr	r3, [r7, #8]
 80075c6:	f003 0304 	and.w	r3, r3, #4
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d020      	beq.n	8007610 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	f003 0304 	and.w	r3, r3, #4
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d01b      	beq.n	8007610 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	f06f 0204 	mvn.w	r2, #4
 80075e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	2202      	movs	r2, #2
 80075e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	699b      	ldr	r3, [r3, #24]
 80075ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d003      	beq.n	80075fe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80075f6:	6878      	ldr	r0, [r7, #4]
 80075f8:	f000 fa35 	bl	8007a66 <HAL_TIM_IC_CaptureCallback>
 80075fc:	e005      	b.n	800760a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80075fe:	6878      	ldr	r0, [r7, #4]
 8007600:	f000 fa27 	bl	8007a52 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007604:	6878      	ldr	r0, [r7, #4]
 8007606:	f000 fa38 	bl	8007a7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	2200      	movs	r2, #0
 800760e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007610:	68bb      	ldr	r3, [r7, #8]
 8007612:	f003 0308 	and.w	r3, r3, #8
 8007616:	2b00      	cmp	r3, #0
 8007618:	d020      	beq.n	800765c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	f003 0308 	and.w	r3, r3, #8
 8007620:	2b00      	cmp	r3, #0
 8007622:	d01b      	beq.n	800765c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f06f 0208 	mvn.w	r2, #8
 800762c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	2204      	movs	r2, #4
 8007632:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	69db      	ldr	r3, [r3, #28]
 800763a:	f003 0303 	and.w	r3, r3, #3
 800763e:	2b00      	cmp	r3, #0
 8007640:	d003      	beq.n	800764a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007642:	6878      	ldr	r0, [r7, #4]
 8007644:	f000 fa0f 	bl	8007a66 <HAL_TIM_IC_CaptureCallback>
 8007648:	e005      	b.n	8007656 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800764a:	6878      	ldr	r0, [r7, #4]
 800764c:	f000 fa01 	bl	8007a52 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007650:	6878      	ldr	r0, [r7, #4]
 8007652:	f000 fa12 	bl	8007a7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	2200      	movs	r2, #0
 800765a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800765c:	68bb      	ldr	r3, [r7, #8]
 800765e:	f003 0310 	and.w	r3, r3, #16
 8007662:	2b00      	cmp	r3, #0
 8007664:	d020      	beq.n	80076a8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	f003 0310 	and.w	r3, r3, #16
 800766c:	2b00      	cmp	r3, #0
 800766e:	d01b      	beq.n	80076a8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f06f 0210 	mvn.w	r2, #16
 8007678:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2208      	movs	r2, #8
 800767e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	69db      	ldr	r3, [r3, #28]
 8007686:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800768a:	2b00      	cmp	r3, #0
 800768c:	d003      	beq.n	8007696 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800768e:	6878      	ldr	r0, [r7, #4]
 8007690:	f000 f9e9 	bl	8007a66 <HAL_TIM_IC_CaptureCallback>
 8007694:	e005      	b.n	80076a2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007696:	6878      	ldr	r0, [r7, #4]
 8007698:	f000 f9db 	bl	8007a52 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800769c:	6878      	ldr	r0, [r7, #4]
 800769e:	f000 f9ec 	bl	8007a7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2200      	movs	r2, #0
 80076a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	f003 0301 	and.w	r3, r3, #1
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d00c      	beq.n	80076cc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	f003 0301 	and.w	r3, r3, #1
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d007      	beq.n	80076cc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f06f 0201 	mvn.w	r2, #1
 80076c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80076c6:	6878      	ldr	r0, [r7, #4]
 80076c8:	f7f9 fd12 	bl	80010f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80076cc:	68bb      	ldr	r3, [r7, #8]
 80076ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d00c      	beq.n	80076f0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d007      	beq.n	80076f0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80076e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	f000 fd7c 	bl	80081e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80076f0:	68bb      	ldr	r3, [r7, #8]
 80076f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d00c      	beq.n	8007714 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007700:	2b00      	cmp	r3, #0
 8007702:	d007      	beq.n	8007714 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800770c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800770e:	6878      	ldr	r0, [r7, #4]
 8007710:	f000 f9bd 	bl	8007a8e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	f003 0320 	and.w	r3, r3, #32
 800771a:	2b00      	cmp	r3, #0
 800771c:	d00c      	beq.n	8007738 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	f003 0320 	and.w	r3, r3, #32
 8007724:	2b00      	cmp	r3, #0
 8007726:	d007      	beq.n	8007738 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	f06f 0220 	mvn.w	r2, #32
 8007730:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007732:	6878      	ldr	r0, [r7, #4]
 8007734:	f000 fd4e 	bl	80081d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007738:	bf00      	nop
 800773a:	3710      	adds	r7, #16
 800773c:	46bd      	mov	sp, r7
 800773e:	bd80      	pop	{r7, pc}

08007740 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007740:	b580      	push	{r7, lr}
 8007742:	b086      	sub	sp, #24
 8007744:	af00      	add	r7, sp, #0
 8007746:	60f8      	str	r0, [r7, #12]
 8007748:	60b9      	str	r1, [r7, #8]
 800774a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800774c:	2300      	movs	r3, #0
 800774e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007756:	2b01      	cmp	r3, #1
 8007758:	d101      	bne.n	800775e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800775a:	2302      	movs	r3, #2
 800775c:	e0ae      	b.n	80078bc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	2201      	movs	r2, #1
 8007762:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	2b0c      	cmp	r3, #12
 800776a:	f200 809f 	bhi.w	80078ac <HAL_TIM_PWM_ConfigChannel+0x16c>
 800776e:	a201      	add	r2, pc, #4	@ (adr r2, 8007774 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007774:	080077a9 	.word	0x080077a9
 8007778:	080078ad 	.word	0x080078ad
 800777c:	080078ad 	.word	0x080078ad
 8007780:	080078ad 	.word	0x080078ad
 8007784:	080077e9 	.word	0x080077e9
 8007788:	080078ad 	.word	0x080078ad
 800778c:	080078ad 	.word	0x080078ad
 8007790:	080078ad 	.word	0x080078ad
 8007794:	0800782b 	.word	0x0800782b
 8007798:	080078ad 	.word	0x080078ad
 800779c:	080078ad 	.word	0x080078ad
 80077a0:	080078ad 	.word	0x080078ad
 80077a4:	0800786b 	.word	0x0800786b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	68b9      	ldr	r1, [r7, #8]
 80077ae:	4618      	mov	r0, r3
 80077b0:	f000 fa24 	bl	8007bfc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	699a      	ldr	r2, [r3, #24]
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	f042 0208 	orr.w	r2, r2, #8
 80077c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	699a      	ldr	r2, [r3, #24]
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	f022 0204 	bic.w	r2, r2, #4
 80077d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	6999      	ldr	r1, [r3, #24]
 80077da:	68bb      	ldr	r3, [r7, #8]
 80077dc:	691a      	ldr	r2, [r3, #16]
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	430a      	orrs	r2, r1
 80077e4:	619a      	str	r2, [r3, #24]
      break;
 80077e6:	e064      	b.n	80078b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	68b9      	ldr	r1, [r7, #8]
 80077ee:	4618      	mov	r0, r3
 80077f0:	f000 fa74 	bl	8007cdc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	699a      	ldr	r2, [r3, #24]
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007802:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	699a      	ldr	r2, [r3, #24]
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007812:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	6999      	ldr	r1, [r3, #24]
 800781a:	68bb      	ldr	r3, [r7, #8]
 800781c:	691b      	ldr	r3, [r3, #16]
 800781e:	021a      	lsls	r2, r3, #8
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	430a      	orrs	r2, r1
 8007826:	619a      	str	r2, [r3, #24]
      break;
 8007828:	e043      	b.n	80078b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	68b9      	ldr	r1, [r7, #8]
 8007830:	4618      	mov	r0, r3
 8007832:	f000 fac9 	bl	8007dc8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	69da      	ldr	r2, [r3, #28]
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	f042 0208 	orr.w	r2, r2, #8
 8007844:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	69da      	ldr	r2, [r3, #28]
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f022 0204 	bic.w	r2, r2, #4
 8007854:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	69d9      	ldr	r1, [r3, #28]
 800785c:	68bb      	ldr	r3, [r7, #8]
 800785e:	691a      	ldr	r2, [r3, #16]
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	430a      	orrs	r2, r1
 8007866:	61da      	str	r2, [r3, #28]
      break;
 8007868:	e023      	b.n	80078b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	68b9      	ldr	r1, [r7, #8]
 8007870:	4618      	mov	r0, r3
 8007872:	f000 fb1d 	bl	8007eb0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	69da      	ldr	r2, [r3, #28]
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007884:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	69da      	ldr	r2, [r3, #28]
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007894:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	69d9      	ldr	r1, [r3, #28]
 800789c:	68bb      	ldr	r3, [r7, #8]
 800789e:	691b      	ldr	r3, [r3, #16]
 80078a0:	021a      	lsls	r2, r3, #8
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	430a      	orrs	r2, r1
 80078a8:	61da      	str	r2, [r3, #28]
      break;
 80078aa:	e002      	b.n	80078b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80078ac:	2301      	movs	r3, #1
 80078ae:	75fb      	strb	r3, [r7, #23]
      break;
 80078b0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	2200      	movs	r2, #0
 80078b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80078ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80078bc:	4618      	mov	r0, r3
 80078be:	3718      	adds	r7, #24
 80078c0:	46bd      	mov	sp, r7
 80078c2:	bd80      	pop	{r7, pc}

080078c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b084      	sub	sp, #16
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
 80078cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80078ce:	2300      	movs	r3, #0
 80078d0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80078d8:	2b01      	cmp	r3, #1
 80078da:	d101      	bne.n	80078e0 <HAL_TIM_ConfigClockSource+0x1c>
 80078dc:	2302      	movs	r3, #2
 80078de:	e0b4      	b.n	8007a4a <HAL_TIM_ConfigClockSource+0x186>
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2201      	movs	r2, #1
 80078e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2202      	movs	r2, #2
 80078ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	689b      	ldr	r3, [r3, #8]
 80078f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80078f8:	68bb      	ldr	r3, [r7, #8]
 80078fa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80078fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007900:	68bb      	ldr	r3, [r7, #8]
 8007902:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007906:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	68ba      	ldr	r2, [r7, #8]
 800790e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007918:	d03e      	beq.n	8007998 <HAL_TIM_ConfigClockSource+0xd4>
 800791a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800791e:	f200 8087 	bhi.w	8007a30 <HAL_TIM_ConfigClockSource+0x16c>
 8007922:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007926:	f000 8086 	beq.w	8007a36 <HAL_TIM_ConfigClockSource+0x172>
 800792a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800792e:	d87f      	bhi.n	8007a30 <HAL_TIM_ConfigClockSource+0x16c>
 8007930:	2b70      	cmp	r3, #112	@ 0x70
 8007932:	d01a      	beq.n	800796a <HAL_TIM_ConfigClockSource+0xa6>
 8007934:	2b70      	cmp	r3, #112	@ 0x70
 8007936:	d87b      	bhi.n	8007a30 <HAL_TIM_ConfigClockSource+0x16c>
 8007938:	2b60      	cmp	r3, #96	@ 0x60
 800793a:	d050      	beq.n	80079de <HAL_TIM_ConfigClockSource+0x11a>
 800793c:	2b60      	cmp	r3, #96	@ 0x60
 800793e:	d877      	bhi.n	8007a30 <HAL_TIM_ConfigClockSource+0x16c>
 8007940:	2b50      	cmp	r3, #80	@ 0x50
 8007942:	d03c      	beq.n	80079be <HAL_TIM_ConfigClockSource+0xfa>
 8007944:	2b50      	cmp	r3, #80	@ 0x50
 8007946:	d873      	bhi.n	8007a30 <HAL_TIM_ConfigClockSource+0x16c>
 8007948:	2b40      	cmp	r3, #64	@ 0x40
 800794a:	d058      	beq.n	80079fe <HAL_TIM_ConfigClockSource+0x13a>
 800794c:	2b40      	cmp	r3, #64	@ 0x40
 800794e:	d86f      	bhi.n	8007a30 <HAL_TIM_ConfigClockSource+0x16c>
 8007950:	2b30      	cmp	r3, #48	@ 0x30
 8007952:	d064      	beq.n	8007a1e <HAL_TIM_ConfigClockSource+0x15a>
 8007954:	2b30      	cmp	r3, #48	@ 0x30
 8007956:	d86b      	bhi.n	8007a30 <HAL_TIM_ConfigClockSource+0x16c>
 8007958:	2b20      	cmp	r3, #32
 800795a:	d060      	beq.n	8007a1e <HAL_TIM_ConfigClockSource+0x15a>
 800795c:	2b20      	cmp	r3, #32
 800795e:	d867      	bhi.n	8007a30 <HAL_TIM_ConfigClockSource+0x16c>
 8007960:	2b00      	cmp	r3, #0
 8007962:	d05c      	beq.n	8007a1e <HAL_TIM_ConfigClockSource+0x15a>
 8007964:	2b10      	cmp	r3, #16
 8007966:	d05a      	beq.n	8007a1e <HAL_TIM_ConfigClockSource+0x15a>
 8007968:	e062      	b.n	8007a30 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007976:	683b      	ldr	r3, [r7, #0]
 8007978:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800797a:	f000 fb69 	bl	8008050 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	689b      	ldr	r3, [r3, #8]
 8007984:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007986:	68bb      	ldr	r3, [r7, #8]
 8007988:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800798c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	68ba      	ldr	r2, [r7, #8]
 8007994:	609a      	str	r2, [r3, #8]
      break;
 8007996:	e04f      	b.n	8007a38 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80079a4:	683b      	ldr	r3, [r7, #0]
 80079a6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80079a8:	f000 fb52 	bl	8008050 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	689a      	ldr	r2, [r3, #8]
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80079ba:	609a      	str	r2, [r3, #8]
      break;
 80079bc:	e03c      	b.n	8007a38 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80079c6:	683b      	ldr	r3, [r7, #0]
 80079c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80079ca:	461a      	mov	r2, r3
 80079cc:	f000 fac6 	bl	8007f5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	2150      	movs	r1, #80	@ 0x50
 80079d6:	4618      	mov	r0, r3
 80079d8:	f000 fb1f 	bl	800801a <TIM_ITRx_SetConfig>
      break;
 80079dc:	e02c      	b.n	8007a38 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80079e6:	683b      	ldr	r3, [r7, #0]
 80079e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80079ea:	461a      	mov	r2, r3
 80079ec:	f000 fae5 	bl	8007fba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	2160      	movs	r1, #96	@ 0x60
 80079f6:	4618      	mov	r0, r3
 80079f8:	f000 fb0f 	bl	800801a <TIM_ITRx_SetConfig>
      break;
 80079fc:	e01c      	b.n	8007a38 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007a02:	683b      	ldr	r3, [r7, #0]
 8007a04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a0a:	461a      	mov	r2, r3
 8007a0c:	f000 faa6 	bl	8007f5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	2140      	movs	r1, #64	@ 0x40
 8007a16:	4618      	mov	r0, r3
 8007a18:	f000 faff 	bl	800801a <TIM_ITRx_SetConfig>
      break;
 8007a1c:	e00c      	b.n	8007a38 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681a      	ldr	r2, [r3, #0]
 8007a22:	683b      	ldr	r3, [r7, #0]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	4619      	mov	r1, r3
 8007a28:	4610      	mov	r0, r2
 8007a2a:	f000 faf6 	bl	800801a <TIM_ITRx_SetConfig>
      break;
 8007a2e:	e003      	b.n	8007a38 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007a30:	2301      	movs	r3, #1
 8007a32:	73fb      	strb	r3, [r7, #15]
      break;
 8007a34:	e000      	b.n	8007a38 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007a36:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	2201      	movs	r2, #1
 8007a3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	2200      	movs	r2, #0
 8007a44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007a48:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a4a:	4618      	mov	r0, r3
 8007a4c:	3710      	adds	r7, #16
 8007a4e:	46bd      	mov	sp, r7
 8007a50:	bd80      	pop	{r7, pc}

08007a52 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007a52:	b480      	push	{r7}
 8007a54:	b083      	sub	sp, #12
 8007a56:	af00      	add	r7, sp, #0
 8007a58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007a5a:	bf00      	nop
 8007a5c:	370c      	adds	r7, #12
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a64:	4770      	bx	lr

08007a66 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007a66:	b480      	push	{r7}
 8007a68:	b083      	sub	sp, #12
 8007a6a:	af00      	add	r7, sp, #0
 8007a6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007a6e:	bf00      	nop
 8007a70:	370c      	adds	r7, #12
 8007a72:	46bd      	mov	sp, r7
 8007a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a78:	4770      	bx	lr

08007a7a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007a7a:	b480      	push	{r7}
 8007a7c:	b083      	sub	sp, #12
 8007a7e:	af00      	add	r7, sp, #0
 8007a80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007a82:	bf00      	nop
 8007a84:	370c      	adds	r7, #12
 8007a86:	46bd      	mov	sp, r7
 8007a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8c:	4770      	bx	lr

08007a8e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007a8e:	b480      	push	{r7}
 8007a90:	b083      	sub	sp, #12
 8007a92:	af00      	add	r7, sp, #0
 8007a94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007a96:	bf00      	nop
 8007a98:	370c      	adds	r7, #12
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa0:	4770      	bx	lr
	...

08007aa4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007aa4:	b480      	push	{r7}
 8007aa6:	b085      	sub	sp, #20
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
 8007aac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	4a46      	ldr	r2, [pc, #280]	@ (8007bd0 <TIM_Base_SetConfig+0x12c>)
 8007ab8:	4293      	cmp	r3, r2
 8007aba:	d013      	beq.n	8007ae4 <TIM_Base_SetConfig+0x40>
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ac2:	d00f      	beq.n	8007ae4 <TIM_Base_SetConfig+0x40>
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	4a43      	ldr	r2, [pc, #268]	@ (8007bd4 <TIM_Base_SetConfig+0x130>)
 8007ac8:	4293      	cmp	r3, r2
 8007aca:	d00b      	beq.n	8007ae4 <TIM_Base_SetConfig+0x40>
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	4a42      	ldr	r2, [pc, #264]	@ (8007bd8 <TIM_Base_SetConfig+0x134>)
 8007ad0:	4293      	cmp	r3, r2
 8007ad2:	d007      	beq.n	8007ae4 <TIM_Base_SetConfig+0x40>
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	4a41      	ldr	r2, [pc, #260]	@ (8007bdc <TIM_Base_SetConfig+0x138>)
 8007ad8:	4293      	cmp	r3, r2
 8007ada:	d003      	beq.n	8007ae4 <TIM_Base_SetConfig+0x40>
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	4a40      	ldr	r2, [pc, #256]	@ (8007be0 <TIM_Base_SetConfig+0x13c>)
 8007ae0:	4293      	cmp	r3, r2
 8007ae2:	d108      	bne.n	8007af6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007aea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	685b      	ldr	r3, [r3, #4]
 8007af0:	68fa      	ldr	r2, [r7, #12]
 8007af2:	4313      	orrs	r3, r2
 8007af4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	4a35      	ldr	r2, [pc, #212]	@ (8007bd0 <TIM_Base_SetConfig+0x12c>)
 8007afa:	4293      	cmp	r3, r2
 8007afc:	d02b      	beq.n	8007b56 <TIM_Base_SetConfig+0xb2>
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b04:	d027      	beq.n	8007b56 <TIM_Base_SetConfig+0xb2>
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	4a32      	ldr	r2, [pc, #200]	@ (8007bd4 <TIM_Base_SetConfig+0x130>)
 8007b0a:	4293      	cmp	r3, r2
 8007b0c:	d023      	beq.n	8007b56 <TIM_Base_SetConfig+0xb2>
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	4a31      	ldr	r2, [pc, #196]	@ (8007bd8 <TIM_Base_SetConfig+0x134>)
 8007b12:	4293      	cmp	r3, r2
 8007b14:	d01f      	beq.n	8007b56 <TIM_Base_SetConfig+0xb2>
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	4a30      	ldr	r2, [pc, #192]	@ (8007bdc <TIM_Base_SetConfig+0x138>)
 8007b1a:	4293      	cmp	r3, r2
 8007b1c:	d01b      	beq.n	8007b56 <TIM_Base_SetConfig+0xb2>
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	4a2f      	ldr	r2, [pc, #188]	@ (8007be0 <TIM_Base_SetConfig+0x13c>)
 8007b22:	4293      	cmp	r3, r2
 8007b24:	d017      	beq.n	8007b56 <TIM_Base_SetConfig+0xb2>
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	4a2e      	ldr	r2, [pc, #184]	@ (8007be4 <TIM_Base_SetConfig+0x140>)
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	d013      	beq.n	8007b56 <TIM_Base_SetConfig+0xb2>
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	4a2d      	ldr	r2, [pc, #180]	@ (8007be8 <TIM_Base_SetConfig+0x144>)
 8007b32:	4293      	cmp	r3, r2
 8007b34:	d00f      	beq.n	8007b56 <TIM_Base_SetConfig+0xb2>
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	4a2c      	ldr	r2, [pc, #176]	@ (8007bec <TIM_Base_SetConfig+0x148>)
 8007b3a:	4293      	cmp	r3, r2
 8007b3c:	d00b      	beq.n	8007b56 <TIM_Base_SetConfig+0xb2>
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	4a2b      	ldr	r2, [pc, #172]	@ (8007bf0 <TIM_Base_SetConfig+0x14c>)
 8007b42:	4293      	cmp	r3, r2
 8007b44:	d007      	beq.n	8007b56 <TIM_Base_SetConfig+0xb2>
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	4a2a      	ldr	r2, [pc, #168]	@ (8007bf4 <TIM_Base_SetConfig+0x150>)
 8007b4a:	4293      	cmp	r3, r2
 8007b4c:	d003      	beq.n	8007b56 <TIM_Base_SetConfig+0xb2>
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	4a29      	ldr	r2, [pc, #164]	@ (8007bf8 <TIM_Base_SetConfig+0x154>)
 8007b52:	4293      	cmp	r3, r2
 8007b54:	d108      	bne.n	8007b68 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007b5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007b5e:	683b      	ldr	r3, [r7, #0]
 8007b60:	68db      	ldr	r3, [r3, #12]
 8007b62:	68fa      	ldr	r2, [r7, #12]
 8007b64:	4313      	orrs	r3, r2
 8007b66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007b6e:	683b      	ldr	r3, [r7, #0]
 8007b70:	695b      	ldr	r3, [r3, #20]
 8007b72:	4313      	orrs	r3, r2
 8007b74:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	68fa      	ldr	r2, [r7, #12]
 8007b7a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007b7c:	683b      	ldr	r3, [r7, #0]
 8007b7e:	689a      	ldr	r2, [r3, #8]
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	681a      	ldr	r2, [r3, #0]
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	4a10      	ldr	r2, [pc, #64]	@ (8007bd0 <TIM_Base_SetConfig+0x12c>)
 8007b90:	4293      	cmp	r3, r2
 8007b92:	d003      	beq.n	8007b9c <TIM_Base_SetConfig+0xf8>
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	4a12      	ldr	r2, [pc, #72]	@ (8007be0 <TIM_Base_SetConfig+0x13c>)
 8007b98:	4293      	cmp	r3, r2
 8007b9a:	d103      	bne.n	8007ba4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007b9c:	683b      	ldr	r3, [r7, #0]
 8007b9e:	691a      	ldr	r2, [r3, #16]
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	2201      	movs	r2, #1
 8007ba8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	691b      	ldr	r3, [r3, #16]
 8007bae:	f003 0301 	and.w	r3, r3, #1
 8007bb2:	2b01      	cmp	r3, #1
 8007bb4:	d105      	bne.n	8007bc2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	691b      	ldr	r3, [r3, #16]
 8007bba:	f023 0201 	bic.w	r2, r3, #1
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	611a      	str	r2, [r3, #16]
  }
}
 8007bc2:	bf00      	nop
 8007bc4:	3714      	adds	r7, #20
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bcc:	4770      	bx	lr
 8007bce:	bf00      	nop
 8007bd0:	40010000 	.word	0x40010000
 8007bd4:	40000400 	.word	0x40000400
 8007bd8:	40000800 	.word	0x40000800
 8007bdc:	40000c00 	.word	0x40000c00
 8007be0:	40010400 	.word	0x40010400
 8007be4:	40014000 	.word	0x40014000
 8007be8:	40014400 	.word	0x40014400
 8007bec:	40014800 	.word	0x40014800
 8007bf0:	40001800 	.word	0x40001800
 8007bf4:	40001c00 	.word	0x40001c00
 8007bf8:	40002000 	.word	0x40002000

08007bfc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007bfc:	b480      	push	{r7}
 8007bfe:	b087      	sub	sp, #28
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
 8007c04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	6a1b      	ldr	r3, [r3, #32]
 8007c0a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	6a1b      	ldr	r3, [r3, #32]
 8007c10:	f023 0201 	bic.w	r2, r3, #1
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	685b      	ldr	r3, [r3, #4]
 8007c1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	699b      	ldr	r3, [r3, #24]
 8007c22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	f023 0303 	bic.w	r3, r3, #3
 8007c32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	68fa      	ldr	r2, [r7, #12]
 8007c3a:	4313      	orrs	r3, r2
 8007c3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007c3e:	697b      	ldr	r3, [r7, #20]
 8007c40:	f023 0302 	bic.w	r3, r3, #2
 8007c44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	689b      	ldr	r3, [r3, #8]
 8007c4a:	697a      	ldr	r2, [r7, #20]
 8007c4c:	4313      	orrs	r3, r2
 8007c4e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	4a20      	ldr	r2, [pc, #128]	@ (8007cd4 <TIM_OC1_SetConfig+0xd8>)
 8007c54:	4293      	cmp	r3, r2
 8007c56:	d003      	beq.n	8007c60 <TIM_OC1_SetConfig+0x64>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	4a1f      	ldr	r2, [pc, #124]	@ (8007cd8 <TIM_OC1_SetConfig+0xdc>)
 8007c5c:	4293      	cmp	r3, r2
 8007c5e:	d10c      	bne.n	8007c7a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007c60:	697b      	ldr	r3, [r7, #20]
 8007c62:	f023 0308 	bic.w	r3, r3, #8
 8007c66:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	68db      	ldr	r3, [r3, #12]
 8007c6c:	697a      	ldr	r2, [r7, #20]
 8007c6e:	4313      	orrs	r3, r2
 8007c70:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007c72:	697b      	ldr	r3, [r7, #20]
 8007c74:	f023 0304 	bic.w	r3, r3, #4
 8007c78:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	4a15      	ldr	r2, [pc, #84]	@ (8007cd4 <TIM_OC1_SetConfig+0xd8>)
 8007c7e:	4293      	cmp	r3, r2
 8007c80:	d003      	beq.n	8007c8a <TIM_OC1_SetConfig+0x8e>
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	4a14      	ldr	r2, [pc, #80]	@ (8007cd8 <TIM_OC1_SetConfig+0xdc>)
 8007c86:	4293      	cmp	r3, r2
 8007c88:	d111      	bne.n	8007cae <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007c8a:	693b      	ldr	r3, [r7, #16]
 8007c8c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007c90:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007c92:	693b      	ldr	r3, [r7, #16]
 8007c94:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007c98:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007c9a:	683b      	ldr	r3, [r7, #0]
 8007c9c:	695b      	ldr	r3, [r3, #20]
 8007c9e:	693a      	ldr	r2, [r7, #16]
 8007ca0:	4313      	orrs	r3, r2
 8007ca2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007ca4:	683b      	ldr	r3, [r7, #0]
 8007ca6:	699b      	ldr	r3, [r3, #24]
 8007ca8:	693a      	ldr	r2, [r7, #16]
 8007caa:	4313      	orrs	r3, r2
 8007cac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	693a      	ldr	r2, [r7, #16]
 8007cb2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	68fa      	ldr	r2, [r7, #12]
 8007cb8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007cba:	683b      	ldr	r3, [r7, #0]
 8007cbc:	685a      	ldr	r2, [r3, #4]
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	697a      	ldr	r2, [r7, #20]
 8007cc6:	621a      	str	r2, [r3, #32]
}
 8007cc8:	bf00      	nop
 8007cca:	371c      	adds	r7, #28
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd2:	4770      	bx	lr
 8007cd4:	40010000 	.word	0x40010000
 8007cd8:	40010400 	.word	0x40010400

08007cdc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007cdc:	b480      	push	{r7}
 8007cde:	b087      	sub	sp, #28
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
 8007ce4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6a1b      	ldr	r3, [r3, #32]
 8007cea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	6a1b      	ldr	r3, [r3, #32]
 8007cf0:	f023 0210 	bic.w	r2, r3, #16
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	685b      	ldr	r3, [r3, #4]
 8007cfc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	699b      	ldr	r3, [r3, #24]
 8007d02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007d0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	021b      	lsls	r3, r3, #8
 8007d1a:	68fa      	ldr	r2, [r7, #12]
 8007d1c:	4313      	orrs	r3, r2
 8007d1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007d20:	697b      	ldr	r3, [r7, #20]
 8007d22:	f023 0320 	bic.w	r3, r3, #32
 8007d26:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	689b      	ldr	r3, [r3, #8]
 8007d2c:	011b      	lsls	r3, r3, #4
 8007d2e:	697a      	ldr	r2, [r7, #20]
 8007d30:	4313      	orrs	r3, r2
 8007d32:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	4a22      	ldr	r2, [pc, #136]	@ (8007dc0 <TIM_OC2_SetConfig+0xe4>)
 8007d38:	4293      	cmp	r3, r2
 8007d3a:	d003      	beq.n	8007d44 <TIM_OC2_SetConfig+0x68>
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	4a21      	ldr	r2, [pc, #132]	@ (8007dc4 <TIM_OC2_SetConfig+0xe8>)
 8007d40:	4293      	cmp	r3, r2
 8007d42:	d10d      	bne.n	8007d60 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007d44:	697b      	ldr	r3, [r7, #20]
 8007d46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007d4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007d4c:	683b      	ldr	r3, [r7, #0]
 8007d4e:	68db      	ldr	r3, [r3, #12]
 8007d50:	011b      	lsls	r3, r3, #4
 8007d52:	697a      	ldr	r2, [r7, #20]
 8007d54:	4313      	orrs	r3, r2
 8007d56:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007d58:	697b      	ldr	r3, [r7, #20]
 8007d5a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d5e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	4a17      	ldr	r2, [pc, #92]	@ (8007dc0 <TIM_OC2_SetConfig+0xe4>)
 8007d64:	4293      	cmp	r3, r2
 8007d66:	d003      	beq.n	8007d70 <TIM_OC2_SetConfig+0x94>
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	4a16      	ldr	r2, [pc, #88]	@ (8007dc4 <TIM_OC2_SetConfig+0xe8>)
 8007d6c:	4293      	cmp	r3, r2
 8007d6e:	d113      	bne.n	8007d98 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007d70:	693b      	ldr	r3, [r7, #16]
 8007d72:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007d76:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007d78:	693b      	ldr	r3, [r7, #16]
 8007d7a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007d7e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	695b      	ldr	r3, [r3, #20]
 8007d84:	009b      	lsls	r3, r3, #2
 8007d86:	693a      	ldr	r2, [r7, #16]
 8007d88:	4313      	orrs	r3, r2
 8007d8a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	699b      	ldr	r3, [r3, #24]
 8007d90:	009b      	lsls	r3, r3, #2
 8007d92:	693a      	ldr	r2, [r7, #16]
 8007d94:	4313      	orrs	r3, r2
 8007d96:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	693a      	ldr	r2, [r7, #16]
 8007d9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	68fa      	ldr	r2, [r7, #12]
 8007da2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007da4:	683b      	ldr	r3, [r7, #0]
 8007da6:	685a      	ldr	r2, [r3, #4]
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	697a      	ldr	r2, [r7, #20]
 8007db0:	621a      	str	r2, [r3, #32]
}
 8007db2:	bf00      	nop
 8007db4:	371c      	adds	r7, #28
 8007db6:	46bd      	mov	sp, r7
 8007db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dbc:	4770      	bx	lr
 8007dbe:	bf00      	nop
 8007dc0:	40010000 	.word	0x40010000
 8007dc4:	40010400 	.word	0x40010400

08007dc8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007dc8:	b480      	push	{r7}
 8007dca:	b087      	sub	sp, #28
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
 8007dd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	6a1b      	ldr	r3, [r3, #32]
 8007dd6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	6a1b      	ldr	r3, [r3, #32]
 8007ddc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	685b      	ldr	r3, [r3, #4]
 8007de8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	69db      	ldr	r3, [r3, #28]
 8007dee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007df6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	f023 0303 	bic.w	r3, r3, #3
 8007dfe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	68fa      	ldr	r2, [r7, #12]
 8007e06:	4313      	orrs	r3, r2
 8007e08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007e0a:	697b      	ldr	r3, [r7, #20]
 8007e0c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007e10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007e12:	683b      	ldr	r3, [r7, #0]
 8007e14:	689b      	ldr	r3, [r3, #8]
 8007e16:	021b      	lsls	r3, r3, #8
 8007e18:	697a      	ldr	r2, [r7, #20]
 8007e1a:	4313      	orrs	r3, r2
 8007e1c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	4a21      	ldr	r2, [pc, #132]	@ (8007ea8 <TIM_OC3_SetConfig+0xe0>)
 8007e22:	4293      	cmp	r3, r2
 8007e24:	d003      	beq.n	8007e2e <TIM_OC3_SetConfig+0x66>
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	4a20      	ldr	r2, [pc, #128]	@ (8007eac <TIM_OC3_SetConfig+0xe4>)
 8007e2a:	4293      	cmp	r3, r2
 8007e2c:	d10d      	bne.n	8007e4a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007e2e:	697b      	ldr	r3, [r7, #20]
 8007e30:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007e34:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007e36:	683b      	ldr	r3, [r7, #0]
 8007e38:	68db      	ldr	r3, [r3, #12]
 8007e3a:	021b      	lsls	r3, r3, #8
 8007e3c:	697a      	ldr	r2, [r7, #20]
 8007e3e:	4313      	orrs	r3, r2
 8007e40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007e42:	697b      	ldr	r3, [r7, #20]
 8007e44:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007e48:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	4a16      	ldr	r2, [pc, #88]	@ (8007ea8 <TIM_OC3_SetConfig+0xe0>)
 8007e4e:	4293      	cmp	r3, r2
 8007e50:	d003      	beq.n	8007e5a <TIM_OC3_SetConfig+0x92>
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	4a15      	ldr	r2, [pc, #84]	@ (8007eac <TIM_OC3_SetConfig+0xe4>)
 8007e56:	4293      	cmp	r3, r2
 8007e58:	d113      	bne.n	8007e82 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007e5a:	693b      	ldr	r3, [r7, #16]
 8007e5c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007e60:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007e62:	693b      	ldr	r3, [r7, #16]
 8007e64:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007e68:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	695b      	ldr	r3, [r3, #20]
 8007e6e:	011b      	lsls	r3, r3, #4
 8007e70:	693a      	ldr	r2, [r7, #16]
 8007e72:	4313      	orrs	r3, r2
 8007e74:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007e76:	683b      	ldr	r3, [r7, #0]
 8007e78:	699b      	ldr	r3, [r3, #24]
 8007e7a:	011b      	lsls	r3, r3, #4
 8007e7c:	693a      	ldr	r2, [r7, #16]
 8007e7e:	4313      	orrs	r3, r2
 8007e80:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	693a      	ldr	r2, [r7, #16]
 8007e86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	68fa      	ldr	r2, [r7, #12]
 8007e8c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007e8e:	683b      	ldr	r3, [r7, #0]
 8007e90:	685a      	ldr	r2, [r3, #4]
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	697a      	ldr	r2, [r7, #20]
 8007e9a:	621a      	str	r2, [r3, #32]
}
 8007e9c:	bf00      	nop
 8007e9e:	371c      	adds	r7, #28
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea6:	4770      	bx	lr
 8007ea8:	40010000 	.word	0x40010000
 8007eac:	40010400 	.word	0x40010400

08007eb0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007eb0:	b480      	push	{r7}
 8007eb2:	b087      	sub	sp, #28
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
 8007eb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6a1b      	ldr	r3, [r3, #32]
 8007ebe:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	6a1b      	ldr	r3, [r3, #32]
 8007ec4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	685b      	ldr	r3, [r3, #4]
 8007ed0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	69db      	ldr	r3, [r3, #28]
 8007ed6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007ede:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ee6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	021b      	lsls	r3, r3, #8
 8007eee:	68fa      	ldr	r2, [r7, #12]
 8007ef0:	4313      	orrs	r3, r2
 8007ef2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007ef4:	693b      	ldr	r3, [r7, #16]
 8007ef6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007efa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007efc:	683b      	ldr	r3, [r7, #0]
 8007efe:	689b      	ldr	r3, [r3, #8]
 8007f00:	031b      	lsls	r3, r3, #12
 8007f02:	693a      	ldr	r2, [r7, #16]
 8007f04:	4313      	orrs	r3, r2
 8007f06:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	4a12      	ldr	r2, [pc, #72]	@ (8007f54 <TIM_OC4_SetConfig+0xa4>)
 8007f0c:	4293      	cmp	r3, r2
 8007f0e:	d003      	beq.n	8007f18 <TIM_OC4_SetConfig+0x68>
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	4a11      	ldr	r2, [pc, #68]	@ (8007f58 <TIM_OC4_SetConfig+0xa8>)
 8007f14:	4293      	cmp	r3, r2
 8007f16:	d109      	bne.n	8007f2c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007f18:	697b      	ldr	r3, [r7, #20]
 8007f1a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007f1e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007f20:	683b      	ldr	r3, [r7, #0]
 8007f22:	695b      	ldr	r3, [r3, #20]
 8007f24:	019b      	lsls	r3, r3, #6
 8007f26:	697a      	ldr	r2, [r7, #20]
 8007f28:	4313      	orrs	r3, r2
 8007f2a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	697a      	ldr	r2, [r7, #20]
 8007f30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	68fa      	ldr	r2, [r7, #12]
 8007f36:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007f38:	683b      	ldr	r3, [r7, #0]
 8007f3a:	685a      	ldr	r2, [r3, #4]
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	693a      	ldr	r2, [r7, #16]
 8007f44:	621a      	str	r2, [r3, #32]
}
 8007f46:	bf00      	nop
 8007f48:	371c      	adds	r7, #28
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f50:	4770      	bx	lr
 8007f52:	bf00      	nop
 8007f54:	40010000 	.word	0x40010000
 8007f58:	40010400 	.word	0x40010400

08007f5c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007f5c:	b480      	push	{r7}
 8007f5e:	b087      	sub	sp, #28
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	60f8      	str	r0, [r7, #12]
 8007f64:	60b9      	str	r1, [r7, #8]
 8007f66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	6a1b      	ldr	r3, [r3, #32]
 8007f6c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	6a1b      	ldr	r3, [r3, #32]
 8007f72:	f023 0201 	bic.w	r2, r3, #1
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	699b      	ldr	r3, [r3, #24]
 8007f7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007f80:	693b      	ldr	r3, [r7, #16]
 8007f82:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007f86:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	011b      	lsls	r3, r3, #4
 8007f8c:	693a      	ldr	r2, [r7, #16]
 8007f8e:	4313      	orrs	r3, r2
 8007f90:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007f92:	697b      	ldr	r3, [r7, #20]
 8007f94:	f023 030a 	bic.w	r3, r3, #10
 8007f98:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007f9a:	697a      	ldr	r2, [r7, #20]
 8007f9c:	68bb      	ldr	r3, [r7, #8]
 8007f9e:	4313      	orrs	r3, r2
 8007fa0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	693a      	ldr	r2, [r7, #16]
 8007fa6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	697a      	ldr	r2, [r7, #20]
 8007fac:	621a      	str	r2, [r3, #32]
}
 8007fae:	bf00      	nop
 8007fb0:	371c      	adds	r7, #28
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb8:	4770      	bx	lr

08007fba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007fba:	b480      	push	{r7}
 8007fbc:	b087      	sub	sp, #28
 8007fbe:	af00      	add	r7, sp, #0
 8007fc0:	60f8      	str	r0, [r7, #12]
 8007fc2:	60b9      	str	r1, [r7, #8]
 8007fc4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	6a1b      	ldr	r3, [r3, #32]
 8007fca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	6a1b      	ldr	r3, [r3, #32]
 8007fd0:	f023 0210 	bic.w	r2, r3, #16
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	699b      	ldr	r3, [r3, #24]
 8007fdc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007fde:	693b      	ldr	r3, [r7, #16]
 8007fe0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007fe4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	031b      	lsls	r3, r3, #12
 8007fea:	693a      	ldr	r2, [r7, #16]
 8007fec:	4313      	orrs	r3, r2
 8007fee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007ff0:	697b      	ldr	r3, [r7, #20]
 8007ff2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007ff6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007ff8:	68bb      	ldr	r3, [r7, #8]
 8007ffa:	011b      	lsls	r3, r3, #4
 8007ffc:	697a      	ldr	r2, [r7, #20]
 8007ffe:	4313      	orrs	r3, r2
 8008000:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	693a      	ldr	r2, [r7, #16]
 8008006:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	697a      	ldr	r2, [r7, #20]
 800800c:	621a      	str	r2, [r3, #32]
}
 800800e:	bf00      	nop
 8008010:	371c      	adds	r7, #28
 8008012:	46bd      	mov	sp, r7
 8008014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008018:	4770      	bx	lr

0800801a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800801a:	b480      	push	{r7}
 800801c:	b085      	sub	sp, #20
 800801e:	af00      	add	r7, sp, #0
 8008020:	6078      	str	r0, [r7, #4]
 8008022:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	689b      	ldr	r3, [r3, #8]
 8008028:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008030:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008032:	683a      	ldr	r2, [r7, #0]
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	4313      	orrs	r3, r2
 8008038:	f043 0307 	orr.w	r3, r3, #7
 800803c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	68fa      	ldr	r2, [r7, #12]
 8008042:	609a      	str	r2, [r3, #8]
}
 8008044:	bf00      	nop
 8008046:	3714      	adds	r7, #20
 8008048:	46bd      	mov	sp, r7
 800804a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804e:	4770      	bx	lr

08008050 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008050:	b480      	push	{r7}
 8008052:	b087      	sub	sp, #28
 8008054:	af00      	add	r7, sp, #0
 8008056:	60f8      	str	r0, [r7, #12]
 8008058:	60b9      	str	r1, [r7, #8]
 800805a:	607a      	str	r2, [r7, #4]
 800805c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	689b      	ldr	r3, [r3, #8]
 8008062:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008064:	697b      	ldr	r3, [r7, #20]
 8008066:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800806a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800806c:	683b      	ldr	r3, [r7, #0]
 800806e:	021a      	lsls	r2, r3, #8
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	431a      	orrs	r2, r3
 8008074:	68bb      	ldr	r3, [r7, #8]
 8008076:	4313      	orrs	r3, r2
 8008078:	697a      	ldr	r2, [r7, #20]
 800807a:	4313      	orrs	r3, r2
 800807c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	697a      	ldr	r2, [r7, #20]
 8008082:	609a      	str	r2, [r3, #8]
}
 8008084:	bf00      	nop
 8008086:	371c      	adds	r7, #28
 8008088:	46bd      	mov	sp, r7
 800808a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808e:	4770      	bx	lr

08008090 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008090:	b480      	push	{r7}
 8008092:	b087      	sub	sp, #28
 8008094:	af00      	add	r7, sp, #0
 8008096:	60f8      	str	r0, [r7, #12]
 8008098:	60b9      	str	r1, [r7, #8]
 800809a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800809c:	68bb      	ldr	r3, [r7, #8]
 800809e:	f003 031f 	and.w	r3, r3, #31
 80080a2:	2201      	movs	r2, #1
 80080a4:	fa02 f303 	lsl.w	r3, r2, r3
 80080a8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	6a1a      	ldr	r2, [r3, #32]
 80080ae:	697b      	ldr	r3, [r7, #20]
 80080b0:	43db      	mvns	r3, r3
 80080b2:	401a      	ands	r2, r3
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	6a1a      	ldr	r2, [r3, #32]
 80080bc:	68bb      	ldr	r3, [r7, #8]
 80080be:	f003 031f 	and.w	r3, r3, #31
 80080c2:	6879      	ldr	r1, [r7, #4]
 80080c4:	fa01 f303 	lsl.w	r3, r1, r3
 80080c8:	431a      	orrs	r2, r3
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	621a      	str	r2, [r3, #32]
}
 80080ce:	bf00      	nop
 80080d0:	371c      	adds	r7, #28
 80080d2:	46bd      	mov	sp, r7
 80080d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d8:	4770      	bx	lr
	...

080080dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80080dc:	b480      	push	{r7}
 80080de:	b085      	sub	sp, #20
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	6078      	str	r0, [r7, #4]
 80080e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80080ec:	2b01      	cmp	r3, #1
 80080ee:	d101      	bne.n	80080f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80080f0:	2302      	movs	r3, #2
 80080f2:	e05a      	b.n	80081aa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	2201      	movs	r2, #1
 80080f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2202      	movs	r2, #2
 8008100:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	685b      	ldr	r3, [r3, #4]
 800810a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	689b      	ldr	r3, [r3, #8]
 8008112:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800811a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	68fa      	ldr	r2, [r7, #12]
 8008122:	4313      	orrs	r3, r2
 8008124:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	68fa      	ldr	r2, [r7, #12]
 800812c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	4a21      	ldr	r2, [pc, #132]	@ (80081b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008134:	4293      	cmp	r3, r2
 8008136:	d022      	beq.n	800817e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008140:	d01d      	beq.n	800817e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	4a1d      	ldr	r2, [pc, #116]	@ (80081bc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008148:	4293      	cmp	r3, r2
 800814a:	d018      	beq.n	800817e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	4a1b      	ldr	r2, [pc, #108]	@ (80081c0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008152:	4293      	cmp	r3, r2
 8008154:	d013      	beq.n	800817e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	4a1a      	ldr	r2, [pc, #104]	@ (80081c4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800815c:	4293      	cmp	r3, r2
 800815e:	d00e      	beq.n	800817e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	4a18      	ldr	r2, [pc, #96]	@ (80081c8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008166:	4293      	cmp	r3, r2
 8008168:	d009      	beq.n	800817e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	4a17      	ldr	r2, [pc, #92]	@ (80081cc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008170:	4293      	cmp	r3, r2
 8008172:	d004      	beq.n	800817e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	4a15      	ldr	r2, [pc, #84]	@ (80081d0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800817a:	4293      	cmp	r3, r2
 800817c:	d10c      	bne.n	8008198 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800817e:	68bb      	ldr	r3, [r7, #8]
 8008180:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008184:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	685b      	ldr	r3, [r3, #4]
 800818a:	68ba      	ldr	r2, [r7, #8]
 800818c:	4313      	orrs	r3, r2
 800818e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	68ba      	ldr	r2, [r7, #8]
 8008196:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2201      	movs	r2, #1
 800819c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2200      	movs	r2, #0
 80081a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80081a8:	2300      	movs	r3, #0
}
 80081aa:	4618      	mov	r0, r3
 80081ac:	3714      	adds	r7, #20
 80081ae:	46bd      	mov	sp, r7
 80081b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b4:	4770      	bx	lr
 80081b6:	bf00      	nop
 80081b8:	40010000 	.word	0x40010000
 80081bc:	40000400 	.word	0x40000400
 80081c0:	40000800 	.word	0x40000800
 80081c4:	40000c00 	.word	0x40000c00
 80081c8:	40010400 	.word	0x40010400
 80081cc:	40014000 	.word	0x40014000
 80081d0:	40001800 	.word	0x40001800

080081d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80081d4:	b480      	push	{r7}
 80081d6:	b083      	sub	sp, #12
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80081dc:	bf00      	nop
 80081de:	370c      	adds	r7, #12
 80081e0:	46bd      	mov	sp, r7
 80081e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e6:	4770      	bx	lr

080081e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80081e8:	b480      	push	{r7}
 80081ea:	b083      	sub	sp, #12
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80081f0:	bf00      	nop
 80081f2:	370c      	adds	r7, #12
 80081f4:	46bd      	mov	sp, r7
 80081f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fa:	4770      	bx	lr

080081fc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80081fc:	b580      	push	{r7, lr}
 80081fe:	b082      	sub	sp, #8
 8008200:	af00      	add	r7, sp, #0
 8008202:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	2b00      	cmp	r3, #0
 8008208:	d101      	bne.n	800820e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800820a:	2301      	movs	r3, #1
 800820c:	e042      	b.n	8008294 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008214:	b2db      	uxtb	r3, r3
 8008216:	2b00      	cmp	r3, #0
 8008218:	d106      	bne.n	8008228 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2200      	movs	r2, #0
 800821e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008222:	6878      	ldr	r0, [r7, #4]
 8008224:	f7f9 fb04 	bl	8001830 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2224      	movs	r2, #36	@ 0x24
 800822c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	68da      	ldr	r2, [r3, #12]
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800823e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008240:	6878      	ldr	r0, [r7, #4]
 8008242:	f000 f973 	bl	800852c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	691a      	ldr	r2, [r3, #16]
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008254:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	695a      	ldr	r2, [r3, #20]
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008264:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	68da      	ldr	r2, [r3, #12]
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008274:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	2200      	movs	r2, #0
 800827a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2220      	movs	r2, #32
 8008280:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2220      	movs	r2, #32
 8008288:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2200      	movs	r2, #0
 8008290:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008292:	2300      	movs	r3, #0
}
 8008294:	4618      	mov	r0, r3
 8008296:	3708      	adds	r7, #8
 8008298:	46bd      	mov	sp, r7
 800829a:	bd80      	pop	{r7, pc}

0800829c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800829c:	b580      	push	{r7, lr}
 800829e:	b08a      	sub	sp, #40	@ 0x28
 80082a0:	af02      	add	r7, sp, #8
 80082a2:	60f8      	str	r0, [r7, #12]
 80082a4:	60b9      	str	r1, [r7, #8]
 80082a6:	603b      	str	r3, [r7, #0]
 80082a8:	4613      	mov	r3, r2
 80082aa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80082ac:	2300      	movs	r3, #0
 80082ae:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80082b6:	b2db      	uxtb	r3, r3
 80082b8:	2b20      	cmp	r3, #32
 80082ba:	d175      	bne.n	80083a8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80082bc:	68bb      	ldr	r3, [r7, #8]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d002      	beq.n	80082c8 <HAL_UART_Transmit+0x2c>
 80082c2:	88fb      	ldrh	r3, [r7, #6]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d101      	bne.n	80082cc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80082c8:	2301      	movs	r3, #1
 80082ca:	e06e      	b.n	80083aa <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	2200      	movs	r2, #0
 80082d0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	2221      	movs	r2, #33	@ 0x21
 80082d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80082da:	f7f9 fd75 	bl	8001dc8 <HAL_GetTick>
 80082de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	88fa      	ldrh	r2, [r7, #6]
 80082e4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	88fa      	ldrh	r2, [r7, #6]
 80082ea:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	689b      	ldr	r3, [r3, #8]
 80082f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80082f4:	d108      	bne.n	8008308 <HAL_UART_Transmit+0x6c>
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	691b      	ldr	r3, [r3, #16]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d104      	bne.n	8008308 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80082fe:	2300      	movs	r3, #0
 8008300:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008302:	68bb      	ldr	r3, [r7, #8]
 8008304:	61bb      	str	r3, [r7, #24]
 8008306:	e003      	b.n	8008310 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008308:	68bb      	ldr	r3, [r7, #8]
 800830a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800830c:	2300      	movs	r3, #0
 800830e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008310:	e02e      	b.n	8008370 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	9300      	str	r3, [sp, #0]
 8008316:	697b      	ldr	r3, [r7, #20]
 8008318:	2200      	movs	r2, #0
 800831a:	2180      	movs	r1, #128	@ 0x80
 800831c:	68f8      	ldr	r0, [r7, #12]
 800831e:	f000 f848 	bl	80083b2 <UART_WaitOnFlagUntilTimeout>
 8008322:	4603      	mov	r3, r0
 8008324:	2b00      	cmp	r3, #0
 8008326:	d005      	beq.n	8008334 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	2220      	movs	r2, #32
 800832c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008330:	2303      	movs	r3, #3
 8008332:	e03a      	b.n	80083aa <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008334:	69fb      	ldr	r3, [r7, #28]
 8008336:	2b00      	cmp	r3, #0
 8008338:	d10b      	bne.n	8008352 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800833a:	69bb      	ldr	r3, [r7, #24]
 800833c:	881b      	ldrh	r3, [r3, #0]
 800833e:	461a      	mov	r2, r3
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008348:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800834a:	69bb      	ldr	r3, [r7, #24]
 800834c:	3302      	adds	r3, #2
 800834e:	61bb      	str	r3, [r7, #24]
 8008350:	e007      	b.n	8008362 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008352:	69fb      	ldr	r3, [r7, #28]
 8008354:	781a      	ldrb	r2, [r3, #0]
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800835c:	69fb      	ldr	r3, [r7, #28]
 800835e:	3301      	adds	r3, #1
 8008360:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008366:	b29b      	uxth	r3, r3
 8008368:	3b01      	subs	r3, #1
 800836a:	b29a      	uxth	r2, r3
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008374:	b29b      	uxth	r3, r3
 8008376:	2b00      	cmp	r3, #0
 8008378:	d1cb      	bne.n	8008312 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	9300      	str	r3, [sp, #0]
 800837e:	697b      	ldr	r3, [r7, #20]
 8008380:	2200      	movs	r2, #0
 8008382:	2140      	movs	r1, #64	@ 0x40
 8008384:	68f8      	ldr	r0, [r7, #12]
 8008386:	f000 f814 	bl	80083b2 <UART_WaitOnFlagUntilTimeout>
 800838a:	4603      	mov	r3, r0
 800838c:	2b00      	cmp	r3, #0
 800838e:	d005      	beq.n	800839c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	2220      	movs	r2, #32
 8008394:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008398:	2303      	movs	r3, #3
 800839a:	e006      	b.n	80083aa <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	2220      	movs	r2, #32
 80083a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80083a4:	2300      	movs	r3, #0
 80083a6:	e000      	b.n	80083aa <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80083a8:	2302      	movs	r3, #2
  }
}
 80083aa:	4618      	mov	r0, r3
 80083ac:	3720      	adds	r7, #32
 80083ae:	46bd      	mov	sp, r7
 80083b0:	bd80      	pop	{r7, pc}

080083b2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80083b2:	b580      	push	{r7, lr}
 80083b4:	b086      	sub	sp, #24
 80083b6:	af00      	add	r7, sp, #0
 80083b8:	60f8      	str	r0, [r7, #12]
 80083ba:	60b9      	str	r1, [r7, #8]
 80083bc:	603b      	str	r3, [r7, #0]
 80083be:	4613      	mov	r3, r2
 80083c0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80083c2:	e03b      	b.n	800843c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80083c4:	6a3b      	ldr	r3, [r7, #32]
 80083c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083ca:	d037      	beq.n	800843c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80083cc:	f7f9 fcfc 	bl	8001dc8 <HAL_GetTick>
 80083d0:	4602      	mov	r2, r0
 80083d2:	683b      	ldr	r3, [r7, #0]
 80083d4:	1ad3      	subs	r3, r2, r3
 80083d6:	6a3a      	ldr	r2, [r7, #32]
 80083d8:	429a      	cmp	r2, r3
 80083da:	d302      	bcc.n	80083e2 <UART_WaitOnFlagUntilTimeout+0x30>
 80083dc:	6a3b      	ldr	r3, [r7, #32]
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d101      	bne.n	80083e6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80083e2:	2303      	movs	r3, #3
 80083e4:	e03a      	b.n	800845c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	68db      	ldr	r3, [r3, #12]
 80083ec:	f003 0304 	and.w	r3, r3, #4
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d023      	beq.n	800843c <UART_WaitOnFlagUntilTimeout+0x8a>
 80083f4:	68bb      	ldr	r3, [r7, #8]
 80083f6:	2b80      	cmp	r3, #128	@ 0x80
 80083f8:	d020      	beq.n	800843c <UART_WaitOnFlagUntilTimeout+0x8a>
 80083fa:	68bb      	ldr	r3, [r7, #8]
 80083fc:	2b40      	cmp	r3, #64	@ 0x40
 80083fe:	d01d      	beq.n	800843c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	f003 0308 	and.w	r3, r3, #8
 800840a:	2b08      	cmp	r3, #8
 800840c:	d116      	bne.n	800843c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800840e:	2300      	movs	r3, #0
 8008410:	617b      	str	r3, [r7, #20]
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	617b      	str	r3, [r7, #20]
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	685b      	ldr	r3, [r3, #4]
 8008420:	617b      	str	r3, [r7, #20]
 8008422:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008424:	68f8      	ldr	r0, [r7, #12]
 8008426:	f000 f81d 	bl	8008464 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	2208      	movs	r2, #8
 800842e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	2200      	movs	r2, #0
 8008434:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008438:	2301      	movs	r3, #1
 800843a:	e00f      	b.n	800845c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	681a      	ldr	r2, [r3, #0]
 8008442:	68bb      	ldr	r3, [r7, #8]
 8008444:	4013      	ands	r3, r2
 8008446:	68ba      	ldr	r2, [r7, #8]
 8008448:	429a      	cmp	r2, r3
 800844a:	bf0c      	ite	eq
 800844c:	2301      	moveq	r3, #1
 800844e:	2300      	movne	r3, #0
 8008450:	b2db      	uxtb	r3, r3
 8008452:	461a      	mov	r2, r3
 8008454:	79fb      	ldrb	r3, [r7, #7]
 8008456:	429a      	cmp	r2, r3
 8008458:	d0b4      	beq.n	80083c4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800845a:	2300      	movs	r3, #0
}
 800845c:	4618      	mov	r0, r3
 800845e:	3718      	adds	r7, #24
 8008460:	46bd      	mov	sp, r7
 8008462:	bd80      	pop	{r7, pc}

08008464 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008464:	b480      	push	{r7}
 8008466:	b095      	sub	sp, #84	@ 0x54
 8008468:	af00      	add	r7, sp, #0
 800846a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	330c      	adds	r3, #12
 8008472:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008474:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008476:	e853 3f00 	ldrex	r3, [r3]
 800847a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800847c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800847e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008482:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	330c      	adds	r3, #12
 800848a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800848c:	643a      	str	r2, [r7, #64]	@ 0x40
 800848e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008490:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008492:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008494:	e841 2300 	strex	r3, r2, [r1]
 8008498:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800849a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800849c:	2b00      	cmp	r3, #0
 800849e:	d1e5      	bne.n	800846c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	3314      	adds	r3, #20
 80084a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084a8:	6a3b      	ldr	r3, [r7, #32]
 80084aa:	e853 3f00 	ldrex	r3, [r3]
 80084ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80084b0:	69fb      	ldr	r3, [r7, #28]
 80084b2:	f023 0301 	bic.w	r3, r3, #1
 80084b6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	3314      	adds	r3, #20
 80084be:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80084c0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80084c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084c4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80084c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80084c8:	e841 2300 	strex	r3, r2, [r1]
 80084cc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80084ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d1e5      	bne.n	80084a0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084d8:	2b01      	cmp	r3, #1
 80084da:	d119      	bne.n	8008510 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	330c      	adds	r3, #12
 80084e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	e853 3f00 	ldrex	r3, [r3]
 80084ea:	60bb      	str	r3, [r7, #8]
   return(result);
 80084ec:	68bb      	ldr	r3, [r7, #8]
 80084ee:	f023 0310 	bic.w	r3, r3, #16
 80084f2:	647b      	str	r3, [r7, #68]	@ 0x44
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	330c      	adds	r3, #12
 80084fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80084fc:	61ba      	str	r2, [r7, #24]
 80084fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008500:	6979      	ldr	r1, [r7, #20]
 8008502:	69ba      	ldr	r2, [r7, #24]
 8008504:	e841 2300 	strex	r3, r2, [r1]
 8008508:	613b      	str	r3, [r7, #16]
   return(result);
 800850a:	693b      	ldr	r3, [r7, #16]
 800850c:	2b00      	cmp	r3, #0
 800850e:	d1e5      	bne.n	80084dc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	2220      	movs	r2, #32
 8008514:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	2200      	movs	r2, #0
 800851c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800851e:	bf00      	nop
 8008520:	3754      	adds	r7, #84	@ 0x54
 8008522:	46bd      	mov	sp, r7
 8008524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008528:	4770      	bx	lr
	...

0800852c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800852c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008530:	b0c0      	sub	sp, #256	@ 0x100
 8008532:	af00      	add	r7, sp, #0
 8008534:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008538:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	691b      	ldr	r3, [r3, #16]
 8008540:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008544:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008548:	68d9      	ldr	r1, [r3, #12]
 800854a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800854e:	681a      	ldr	r2, [r3, #0]
 8008550:	ea40 0301 	orr.w	r3, r0, r1
 8008554:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008556:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800855a:	689a      	ldr	r2, [r3, #8]
 800855c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008560:	691b      	ldr	r3, [r3, #16]
 8008562:	431a      	orrs	r2, r3
 8008564:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008568:	695b      	ldr	r3, [r3, #20]
 800856a:	431a      	orrs	r2, r3
 800856c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008570:	69db      	ldr	r3, [r3, #28]
 8008572:	4313      	orrs	r3, r2
 8008574:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	68db      	ldr	r3, [r3, #12]
 8008580:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008584:	f021 010c 	bic.w	r1, r1, #12
 8008588:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800858c:	681a      	ldr	r2, [r3, #0]
 800858e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008592:	430b      	orrs	r3, r1
 8008594:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008596:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	695b      	ldr	r3, [r3, #20]
 800859e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80085a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085a6:	6999      	ldr	r1, [r3, #24]
 80085a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085ac:	681a      	ldr	r2, [r3, #0]
 80085ae:	ea40 0301 	orr.w	r3, r0, r1
 80085b2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80085b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085b8:	681a      	ldr	r2, [r3, #0]
 80085ba:	4b8f      	ldr	r3, [pc, #572]	@ (80087f8 <UART_SetConfig+0x2cc>)
 80085bc:	429a      	cmp	r2, r3
 80085be:	d005      	beq.n	80085cc <UART_SetConfig+0xa0>
 80085c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085c4:	681a      	ldr	r2, [r3, #0]
 80085c6:	4b8d      	ldr	r3, [pc, #564]	@ (80087fc <UART_SetConfig+0x2d0>)
 80085c8:	429a      	cmp	r2, r3
 80085ca:	d104      	bne.n	80085d6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80085cc:	f7fd ffae 	bl	800652c <HAL_RCC_GetPCLK2Freq>
 80085d0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80085d4:	e003      	b.n	80085de <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80085d6:	f7fd ff95 	bl	8006504 <HAL_RCC_GetPCLK1Freq>
 80085da:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80085de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085e2:	69db      	ldr	r3, [r3, #28]
 80085e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80085e8:	f040 810c 	bne.w	8008804 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80085ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80085f0:	2200      	movs	r2, #0
 80085f2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80085f6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80085fa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80085fe:	4622      	mov	r2, r4
 8008600:	462b      	mov	r3, r5
 8008602:	1891      	adds	r1, r2, r2
 8008604:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008606:	415b      	adcs	r3, r3
 8008608:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800860a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800860e:	4621      	mov	r1, r4
 8008610:	eb12 0801 	adds.w	r8, r2, r1
 8008614:	4629      	mov	r1, r5
 8008616:	eb43 0901 	adc.w	r9, r3, r1
 800861a:	f04f 0200 	mov.w	r2, #0
 800861e:	f04f 0300 	mov.w	r3, #0
 8008622:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008626:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800862a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800862e:	4690      	mov	r8, r2
 8008630:	4699      	mov	r9, r3
 8008632:	4623      	mov	r3, r4
 8008634:	eb18 0303 	adds.w	r3, r8, r3
 8008638:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800863c:	462b      	mov	r3, r5
 800863e:	eb49 0303 	adc.w	r3, r9, r3
 8008642:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008646:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800864a:	685b      	ldr	r3, [r3, #4]
 800864c:	2200      	movs	r2, #0
 800864e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008652:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008656:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800865a:	460b      	mov	r3, r1
 800865c:	18db      	adds	r3, r3, r3
 800865e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008660:	4613      	mov	r3, r2
 8008662:	eb42 0303 	adc.w	r3, r2, r3
 8008666:	657b      	str	r3, [r7, #84]	@ 0x54
 8008668:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800866c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008670:	f7f7 fe0e 	bl	8000290 <__aeabi_uldivmod>
 8008674:	4602      	mov	r2, r0
 8008676:	460b      	mov	r3, r1
 8008678:	4b61      	ldr	r3, [pc, #388]	@ (8008800 <UART_SetConfig+0x2d4>)
 800867a:	fba3 2302 	umull	r2, r3, r3, r2
 800867e:	095b      	lsrs	r3, r3, #5
 8008680:	011c      	lsls	r4, r3, #4
 8008682:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008686:	2200      	movs	r2, #0
 8008688:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800868c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008690:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008694:	4642      	mov	r2, r8
 8008696:	464b      	mov	r3, r9
 8008698:	1891      	adds	r1, r2, r2
 800869a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800869c:	415b      	adcs	r3, r3
 800869e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80086a0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80086a4:	4641      	mov	r1, r8
 80086a6:	eb12 0a01 	adds.w	sl, r2, r1
 80086aa:	4649      	mov	r1, r9
 80086ac:	eb43 0b01 	adc.w	fp, r3, r1
 80086b0:	f04f 0200 	mov.w	r2, #0
 80086b4:	f04f 0300 	mov.w	r3, #0
 80086b8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80086bc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80086c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80086c4:	4692      	mov	sl, r2
 80086c6:	469b      	mov	fp, r3
 80086c8:	4643      	mov	r3, r8
 80086ca:	eb1a 0303 	adds.w	r3, sl, r3
 80086ce:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80086d2:	464b      	mov	r3, r9
 80086d4:	eb4b 0303 	adc.w	r3, fp, r3
 80086d8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80086dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086e0:	685b      	ldr	r3, [r3, #4]
 80086e2:	2200      	movs	r2, #0
 80086e4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80086e8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80086ec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80086f0:	460b      	mov	r3, r1
 80086f2:	18db      	adds	r3, r3, r3
 80086f4:	643b      	str	r3, [r7, #64]	@ 0x40
 80086f6:	4613      	mov	r3, r2
 80086f8:	eb42 0303 	adc.w	r3, r2, r3
 80086fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80086fe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008702:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008706:	f7f7 fdc3 	bl	8000290 <__aeabi_uldivmod>
 800870a:	4602      	mov	r2, r0
 800870c:	460b      	mov	r3, r1
 800870e:	4611      	mov	r1, r2
 8008710:	4b3b      	ldr	r3, [pc, #236]	@ (8008800 <UART_SetConfig+0x2d4>)
 8008712:	fba3 2301 	umull	r2, r3, r3, r1
 8008716:	095b      	lsrs	r3, r3, #5
 8008718:	2264      	movs	r2, #100	@ 0x64
 800871a:	fb02 f303 	mul.w	r3, r2, r3
 800871e:	1acb      	subs	r3, r1, r3
 8008720:	00db      	lsls	r3, r3, #3
 8008722:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008726:	4b36      	ldr	r3, [pc, #216]	@ (8008800 <UART_SetConfig+0x2d4>)
 8008728:	fba3 2302 	umull	r2, r3, r3, r2
 800872c:	095b      	lsrs	r3, r3, #5
 800872e:	005b      	lsls	r3, r3, #1
 8008730:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008734:	441c      	add	r4, r3
 8008736:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800873a:	2200      	movs	r2, #0
 800873c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008740:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008744:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008748:	4642      	mov	r2, r8
 800874a:	464b      	mov	r3, r9
 800874c:	1891      	adds	r1, r2, r2
 800874e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008750:	415b      	adcs	r3, r3
 8008752:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008754:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008758:	4641      	mov	r1, r8
 800875a:	1851      	adds	r1, r2, r1
 800875c:	6339      	str	r1, [r7, #48]	@ 0x30
 800875e:	4649      	mov	r1, r9
 8008760:	414b      	adcs	r3, r1
 8008762:	637b      	str	r3, [r7, #52]	@ 0x34
 8008764:	f04f 0200 	mov.w	r2, #0
 8008768:	f04f 0300 	mov.w	r3, #0
 800876c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008770:	4659      	mov	r1, fp
 8008772:	00cb      	lsls	r3, r1, #3
 8008774:	4651      	mov	r1, sl
 8008776:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800877a:	4651      	mov	r1, sl
 800877c:	00ca      	lsls	r2, r1, #3
 800877e:	4610      	mov	r0, r2
 8008780:	4619      	mov	r1, r3
 8008782:	4603      	mov	r3, r0
 8008784:	4642      	mov	r2, r8
 8008786:	189b      	adds	r3, r3, r2
 8008788:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800878c:	464b      	mov	r3, r9
 800878e:	460a      	mov	r2, r1
 8008790:	eb42 0303 	adc.w	r3, r2, r3
 8008794:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008798:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800879c:	685b      	ldr	r3, [r3, #4]
 800879e:	2200      	movs	r2, #0
 80087a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80087a4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80087a8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80087ac:	460b      	mov	r3, r1
 80087ae:	18db      	adds	r3, r3, r3
 80087b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80087b2:	4613      	mov	r3, r2
 80087b4:	eb42 0303 	adc.w	r3, r2, r3
 80087b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80087ba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80087be:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80087c2:	f7f7 fd65 	bl	8000290 <__aeabi_uldivmod>
 80087c6:	4602      	mov	r2, r0
 80087c8:	460b      	mov	r3, r1
 80087ca:	4b0d      	ldr	r3, [pc, #52]	@ (8008800 <UART_SetConfig+0x2d4>)
 80087cc:	fba3 1302 	umull	r1, r3, r3, r2
 80087d0:	095b      	lsrs	r3, r3, #5
 80087d2:	2164      	movs	r1, #100	@ 0x64
 80087d4:	fb01 f303 	mul.w	r3, r1, r3
 80087d8:	1ad3      	subs	r3, r2, r3
 80087da:	00db      	lsls	r3, r3, #3
 80087dc:	3332      	adds	r3, #50	@ 0x32
 80087de:	4a08      	ldr	r2, [pc, #32]	@ (8008800 <UART_SetConfig+0x2d4>)
 80087e0:	fba2 2303 	umull	r2, r3, r2, r3
 80087e4:	095b      	lsrs	r3, r3, #5
 80087e6:	f003 0207 	and.w	r2, r3, #7
 80087ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	4422      	add	r2, r4
 80087f2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80087f4:	e106      	b.n	8008a04 <UART_SetConfig+0x4d8>
 80087f6:	bf00      	nop
 80087f8:	40011000 	.word	0x40011000
 80087fc:	40011400 	.word	0x40011400
 8008800:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008804:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008808:	2200      	movs	r2, #0
 800880a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800880e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008812:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008816:	4642      	mov	r2, r8
 8008818:	464b      	mov	r3, r9
 800881a:	1891      	adds	r1, r2, r2
 800881c:	6239      	str	r1, [r7, #32]
 800881e:	415b      	adcs	r3, r3
 8008820:	627b      	str	r3, [r7, #36]	@ 0x24
 8008822:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008826:	4641      	mov	r1, r8
 8008828:	1854      	adds	r4, r2, r1
 800882a:	4649      	mov	r1, r9
 800882c:	eb43 0501 	adc.w	r5, r3, r1
 8008830:	f04f 0200 	mov.w	r2, #0
 8008834:	f04f 0300 	mov.w	r3, #0
 8008838:	00eb      	lsls	r3, r5, #3
 800883a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800883e:	00e2      	lsls	r2, r4, #3
 8008840:	4614      	mov	r4, r2
 8008842:	461d      	mov	r5, r3
 8008844:	4643      	mov	r3, r8
 8008846:	18e3      	adds	r3, r4, r3
 8008848:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800884c:	464b      	mov	r3, r9
 800884e:	eb45 0303 	adc.w	r3, r5, r3
 8008852:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008856:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800885a:	685b      	ldr	r3, [r3, #4]
 800885c:	2200      	movs	r2, #0
 800885e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008862:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008866:	f04f 0200 	mov.w	r2, #0
 800886a:	f04f 0300 	mov.w	r3, #0
 800886e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008872:	4629      	mov	r1, r5
 8008874:	008b      	lsls	r3, r1, #2
 8008876:	4621      	mov	r1, r4
 8008878:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800887c:	4621      	mov	r1, r4
 800887e:	008a      	lsls	r2, r1, #2
 8008880:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008884:	f7f7 fd04 	bl	8000290 <__aeabi_uldivmod>
 8008888:	4602      	mov	r2, r0
 800888a:	460b      	mov	r3, r1
 800888c:	4b60      	ldr	r3, [pc, #384]	@ (8008a10 <UART_SetConfig+0x4e4>)
 800888e:	fba3 2302 	umull	r2, r3, r3, r2
 8008892:	095b      	lsrs	r3, r3, #5
 8008894:	011c      	lsls	r4, r3, #4
 8008896:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800889a:	2200      	movs	r2, #0
 800889c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80088a0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80088a4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80088a8:	4642      	mov	r2, r8
 80088aa:	464b      	mov	r3, r9
 80088ac:	1891      	adds	r1, r2, r2
 80088ae:	61b9      	str	r1, [r7, #24]
 80088b0:	415b      	adcs	r3, r3
 80088b2:	61fb      	str	r3, [r7, #28]
 80088b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80088b8:	4641      	mov	r1, r8
 80088ba:	1851      	adds	r1, r2, r1
 80088bc:	6139      	str	r1, [r7, #16]
 80088be:	4649      	mov	r1, r9
 80088c0:	414b      	adcs	r3, r1
 80088c2:	617b      	str	r3, [r7, #20]
 80088c4:	f04f 0200 	mov.w	r2, #0
 80088c8:	f04f 0300 	mov.w	r3, #0
 80088cc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80088d0:	4659      	mov	r1, fp
 80088d2:	00cb      	lsls	r3, r1, #3
 80088d4:	4651      	mov	r1, sl
 80088d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80088da:	4651      	mov	r1, sl
 80088dc:	00ca      	lsls	r2, r1, #3
 80088de:	4610      	mov	r0, r2
 80088e0:	4619      	mov	r1, r3
 80088e2:	4603      	mov	r3, r0
 80088e4:	4642      	mov	r2, r8
 80088e6:	189b      	adds	r3, r3, r2
 80088e8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80088ec:	464b      	mov	r3, r9
 80088ee:	460a      	mov	r2, r1
 80088f0:	eb42 0303 	adc.w	r3, r2, r3
 80088f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80088f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088fc:	685b      	ldr	r3, [r3, #4]
 80088fe:	2200      	movs	r2, #0
 8008900:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008902:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008904:	f04f 0200 	mov.w	r2, #0
 8008908:	f04f 0300 	mov.w	r3, #0
 800890c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008910:	4649      	mov	r1, r9
 8008912:	008b      	lsls	r3, r1, #2
 8008914:	4641      	mov	r1, r8
 8008916:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800891a:	4641      	mov	r1, r8
 800891c:	008a      	lsls	r2, r1, #2
 800891e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008922:	f7f7 fcb5 	bl	8000290 <__aeabi_uldivmod>
 8008926:	4602      	mov	r2, r0
 8008928:	460b      	mov	r3, r1
 800892a:	4611      	mov	r1, r2
 800892c:	4b38      	ldr	r3, [pc, #224]	@ (8008a10 <UART_SetConfig+0x4e4>)
 800892e:	fba3 2301 	umull	r2, r3, r3, r1
 8008932:	095b      	lsrs	r3, r3, #5
 8008934:	2264      	movs	r2, #100	@ 0x64
 8008936:	fb02 f303 	mul.w	r3, r2, r3
 800893a:	1acb      	subs	r3, r1, r3
 800893c:	011b      	lsls	r3, r3, #4
 800893e:	3332      	adds	r3, #50	@ 0x32
 8008940:	4a33      	ldr	r2, [pc, #204]	@ (8008a10 <UART_SetConfig+0x4e4>)
 8008942:	fba2 2303 	umull	r2, r3, r2, r3
 8008946:	095b      	lsrs	r3, r3, #5
 8008948:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800894c:	441c      	add	r4, r3
 800894e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008952:	2200      	movs	r2, #0
 8008954:	673b      	str	r3, [r7, #112]	@ 0x70
 8008956:	677a      	str	r2, [r7, #116]	@ 0x74
 8008958:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800895c:	4642      	mov	r2, r8
 800895e:	464b      	mov	r3, r9
 8008960:	1891      	adds	r1, r2, r2
 8008962:	60b9      	str	r1, [r7, #8]
 8008964:	415b      	adcs	r3, r3
 8008966:	60fb      	str	r3, [r7, #12]
 8008968:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800896c:	4641      	mov	r1, r8
 800896e:	1851      	adds	r1, r2, r1
 8008970:	6039      	str	r1, [r7, #0]
 8008972:	4649      	mov	r1, r9
 8008974:	414b      	adcs	r3, r1
 8008976:	607b      	str	r3, [r7, #4]
 8008978:	f04f 0200 	mov.w	r2, #0
 800897c:	f04f 0300 	mov.w	r3, #0
 8008980:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008984:	4659      	mov	r1, fp
 8008986:	00cb      	lsls	r3, r1, #3
 8008988:	4651      	mov	r1, sl
 800898a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800898e:	4651      	mov	r1, sl
 8008990:	00ca      	lsls	r2, r1, #3
 8008992:	4610      	mov	r0, r2
 8008994:	4619      	mov	r1, r3
 8008996:	4603      	mov	r3, r0
 8008998:	4642      	mov	r2, r8
 800899a:	189b      	adds	r3, r3, r2
 800899c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800899e:	464b      	mov	r3, r9
 80089a0:	460a      	mov	r2, r1
 80089a2:	eb42 0303 	adc.w	r3, r2, r3
 80089a6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80089a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089ac:	685b      	ldr	r3, [r3, #4]
 80089ae:	2200      	movs	r2, #0
 80089b0:	663b      	str	r3, [r7, #96]	@ 0x60
 80089b2:	667a      	str	r2, [r7, #100]	@ 0x64
 80089b4:	f04f 0200 	mov.w	r2, #0
 80089b8:	f04f 0300 	mov.w	r3, #0
 80089bc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80089c0:	4649      	mov	r1, r9
 80089c2:	008b      	lsls	r3, r1, #2
 80089c4:	4641      	mov	r1, r8
 80089c6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80089ca:	4641      	mov	r1, r8
 80089cc:	008a      	lsls	r2, r1, #2
 80089ce:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80089d2:	f7f7 fc5d 	bl	8000290 <__aeabi_uldivmod>
 80089d6:	4602      	mov	r2, r0
 80089d8:	460b      	mov	r3, r1
 80089da:	4b0d      	ldr	r3, [pc, #52]	@ (8008a10 <UART_SetConfig+0x4e4>)
 80089dc:	fba3 1302 	umull	r1, r3, r3, r2
 80089e0:	095b      	lsrs	r3, r3, #5
 80089e2:	2164      	movs	r1, #100	@ 0x64
 80089e4:	fb01 f303 	mul.w	r3, r1, r3
 80089e8:	1ad3      	subs	r3, r2, r3
 80089ea:	011b      	lsls	r3, r3, #4
 80089ec:	3332      	adds	r3, #50	@ 0x32
 80089ee:	4a08      	ldr	r2, [pc, #32]	@ (8008a10 <UART_SetConfig+0x4e4>)
 80089f0:	fba2 2303 	umull	r2, r3, r2, r3
 80089f4:	095b      	lsrs	r3, r3, #5
 80089f6:	f003 020f 	and.w	r2, r3, #15
 80089fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	4422      	add	r2, r4
 8008a02:	609a      	str	r2, [r3, #8]
}
 8008a04:	bf00      	nop
 8008a06:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008a0a:	46bd      	mov	sp, r7
 8008a0c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008a10:	51eb851f 	.word	0x51eb851f

08008a14 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8008a14:	b480      	push	{r7}
 8008a16:	b083      	sub	sp, #12
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
 8008a1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8008a1e:	683b      	ldr	r3, [r7, #0]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d123      	bne.n	8008a6e <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8008a2e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008a32:	683a      	ldr	r2, [r7, #0]
 8008a34:	6851      	ldr	r1, [r2, #4]
 8008a36:	683a      	ldr	r2, [r7, #0]
 8008a38:	6892      	ldr	r2, [r2, #8]
 8008a3a:	4311      	orrs	r1, r2
 8008a3c:	683a      	ldr	r2, [r7, #0]
 8008a3e:	68d2      	ldr	r2, [r2, #12]
 8008a40:	4311      	orrs	r1, r2
 8008a42:	683a      	ldr	r2, [r7, #0]
 8008a44:	6912      	ldr	r2, [r2, #16]
 8008a46:	4311      	orrs	r1, r2
 8008a48:	683a      	ldr	r2, [r7, #0]
 8008a4a:	6952      	ldr	r2, [r2, #20]
 8008a4c:	4311      	orrs	r1, r2
 8008a4e:	683a      	ldr	r2, [r7, #0]
 8008a50:	6992      	ldr	r2, [r2, #24]
 8008a52:	4311      	orrs	r1, r2
 8008a54:	683a      	ldr	r2, [r7, #0]
 8008a56:	69d2      	ldr	r2, [r2, #28]
 8008a58:	4311      	orrs	r1, r2
 8008a5a:	683a      	ldr	r2, [r7, #0]
 8008a5c:	6a12      	ldr	r2, [r2, #32]
 8008a5e:	4311      	orrs	r1, r2
 8008a60:	683a      	ldr	r2, [r7, #0]
 8008a62:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008a64:	430a      	orrs	r2, r1
 8008a66:	431a      	orrs	r2, r3
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	601a      	str	r2, [r3, #0]
 8008a6c:	e028      	b.n	8008ac0 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8008a76:	683b      	ldr	r3, [r7, #0]
 8008a78:	69d9      	ldr	r1, [r3, #28]
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	6a1b      	ldr	r3, [r3, #32]
 8008a7e:	4319      	orrs	r1, r3
 8008a80:	683b      	ldr	r3, [r7, #0]
 8008a82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a84:	430b      	orrs	r3, r1
 8008a86:	431a      	orrs	r2, r3
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	685b      	ldr	r3, [r3, #4]
 8008a90:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8008a94:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008a98:	683a      	ldr	r2, [r7, #0]
 8008a9a:	6851      	ldr	r1, [r2, #4]
 8008a9c:	683a      	ldr	r2, [r7, #0]
 8008a9e:	6892      	ldr	r2, [r2, #8]
 8008aa0:	4311      	orrs	r1, r2
 8008aa2:	683a      	ldr	r2, [r7, #0]
 8008aa4:	68d2      	ldr	r2, [r2, #12]
 8008aa6:	4311      	orrs	r1, r2
 8008aa8:	683a      	ldr	r2, [r7, #0]
 8008aaa:	6912      	ldr	r2, [r2, #16]
 8008aac:	4311      	orrs	r1, r2
 8008aae:	683a      	ldr	r2, [r7, #0]
 8008ab0:	6952      	ldr	r2, [r2, #20]
 8008ab2:	4311      	orrs	r1, r2
 8008ab4:	683a      	ldr	r2, [r7, #0]
 8008ab6:	6992      	ldr	r2, [r2, #24]
 8008ab8:	430a      	orrs	r2, r1
 8008aba:	431a      	orrs	r2, r3
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8008ac0:	2300      	movs	r3, #0
}
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	370c      	adds	r7, #12
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008acc:	4770      	bx	lr

08008ace <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8008ace:	b480      	push	{r7}
 8008ad0:	b085      	sub	sp, #20
 8008ad2:	af00      	add	r7, sp, #0
 8008ad4:	60f8      	str	r0, [r7, #12]
 8008ad6:	60b9      	str	r1, [r7, #8]
 8008ad8:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d128      	bne.n	8008b32 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	689b      	ldr	r3, [r3, #8]
 8008ae4:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8008ae8:	68bb      	ldr	r3, [r7, #8]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	1e59      	subs	r1, r3, #1
 8008aee:	68bb      	ldr	r3, [r7, #8]
 8008af0:	685b      	ldr	r3, [r3, #4]
 8008af2:	3b01      	subs	r3, #1
 8008af4:	011b      	lsls	r3, r3, #4
 8008af6:	4319      	orrs	r1, r3
 8008af8:	68bb      	ldr	r3, [r7, #8]
 8008afa:	689b      	ldr	r3, [r3, #8]
 8008afc:	3b01      	subs	r3, #1
 8008afe:	021b      	lsls	r3, r3, #8
 8008b00:	4319      	orrs	r1, r3
 8008b02:	68bb      	ldr	r3, [r7, #8]
 8008b04:	68db      	ldr	r3, [r3, #12]
 8008b06:	3b01      	subs	r3, #1
 8008b08:	031b      	lsls	r3, r3, #12
 8008b0a:	4319      	orrs	r1, r3
 8008b0c:	68bb      	ldr	r3, [r7, #8]
 8008b0e:	691b      	ldr	r3, [r3, #16]
 8008b10:	3b01      	subs	r3, #1
 8008b12:	041b      	lsls	r3, r3, #16
 8008b14:	4319      	orrs	r1, r3
 8008b16:	68bb      	ldr	r3, [r7, #8]
 8008b18:	695b      	ldr	r3, [r3, #20]
 8008b1a:	3b01      	subs	r3, #1
 8008b1c:	051b      	lsls	r3, r3, #20
 8008b1e:	4319      	orrs	r1, r3
 8008b20:	68bb      	ldr	r3, [r7, #8]
 8008b22:	699b      	ldr	r3, [r3, #24]
 8008b24:	3b01      	subs	r3, #1
 8008b26:	061b      	lsls	r3, r3, #24
 8008b28:	430b      	orrs	r3, r1
 8008b2a:	431a      	orrs	r2, r3
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	609a      	str	r2, [r3, #8]
 8008b30:	e02f      	b.n	8008b92 <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	689b      	ldr	r3, [r3, #8]
 8008b36:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008b3a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008b3e:	68ba      	ldr	r2, [r7, #8]
 8008b40:	68d2      	ldr	r2, [r2, #12]
 8008b42:	3a01      	subs	r2, #1
 8008b44:	0311      	lsls	r1, r2, #12
 8008b46:	68ba      	ldr	r2, [r7, #8]
 8008b48:	6952      	ldr	r2, [r2, #20]
 8008b4a:	3a01      	subs	r2, #1
 8008b4c:	0512      	lsls	r2, r2, #20
 8008b4e:	430a      	orrs	r2, r1
 8008b50:	431a      	orrs	r2, r3
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	68db      	ldr	r3, [r3, #12]
 8008b5a:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8008b5e:	68bb      	ldr	r3, [r7, #8]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	1e59      	subs	r1, r3, #1
 8008b64:	68bb      	ldr	r3, [r7, #8]
 8008b66:	685b      	ldr	r3, [r3, #4]
 8008b68:	3b01      	subs	r3, #1
 8008b6a:	011b      	lsls	r3, r3, #4
 8008b6c:	4319      	orrs	r1, r3
 8008b6e:	68bb      	ldr	r3, [r7, #8]
 8008b70:	689b      	ldr	r3, [r3, #8]
 8008b72:	3b01      	subs	r3, #1
 8008b74:	021b      	lsls	r3, r3, #8
 8008b76:	4319      	orrs	r1, r3
 8008b78:	68bb      	ldr	r3, [r7, #8]
 8008b7a:	691b      	ldr	r3, [r3, #16]
 8008b7c:	3b01      	subs	r3, #1
 8008b7e:	041b      	lsls	r3, r3, #16
 8008b80:	4319      	orrs	r1, r3
 8008b82:	68bb      	ldr	r3, [r7, #8]
 8008b84:	699b      	ldr	r3, [r3, #24]
 8008b86:	3b01      	subs	r3, #1
 8008b88:	061b      	lsls	r3, r3, #24
 8008b8a:	430b      	orrs	r3, r1
 8008b8c:	431a      	orrs	r2, r3
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8008b92:	2300      	movs	r3, #0
}
 8008b94:	4618      	mov	r0, r3
 8008b96:	3714      	adds	r7, #20
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9e:	4770      	bx	lr

08008ba0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008ba0:	b480      	push	{r7}
 8008ba2:	b083      	sub	sp, #12
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	689b      	ldr	r3, [r3, #8]
 8008bac:	f043 0201 	orr.w	r2, r3, #1
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008bb4:	2300      	movs	r3, #0
}
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	370c      	adds	r7, #12
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc0:	4770      	bx	lr

08008bc2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008bc2:	b480      	push	{r7}
 8008bc4:	b083      	sub	sp, #12
 8008bc6:	af00      	add	r7, sp, #0
 8008bc8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	689b      	ldr	r3, [r3, #8]
 8008bce:	f023 0201 	bic.w	r2, r3, #1
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008bd6:	2300      	movs	r3, #0
}
 8008bd8:	4618      	mov	r0, r3
 8008bda:	370c      	adds	r7, #12
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be2:	4770      	bx	lr

08008be4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008be4:	b480      	push	{r7}
 8008be6:	b085      	sub	sp, #20
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
 8008bec:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008bee:	2300      	movs	r3, #0
 8008bf0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	3301      	adds	r3, #1
 8008bf6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008bfe:	d901      	bls.n	8008c04 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008c00:	2303      	movs	r3, #3
 8008c02:	e01b      	b.n	8008c3c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	691b      	ldr	r3, [r3, #16]
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	daf2      	bge.n	8008bf2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008c0c:	2300      	movs	r3, #0
 8008c0e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008c10:	683b      	ldr	r3, [r7, #0]
 8008c12:	019b      	lsls	r3, r3, #6
 8008c14:	f043 0220 	orr.w	r2, r3, #32
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	3301      	adds	r3, #1
 8008c20:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008c28:	d901      	bls.n	8008c2e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008c2a:	2303      	movs	r3, #3
 8008c2c:	e006      	b.n	8008c3c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	691b      	ldr	r3, [r3, #16]
 8008c32:	f003 0320 	and.w	r3, r3, #32
 8008c36:	2b20      	cmp	r3, #32
 8008c38:	d0f0      	beq.n	8008c1c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008c3a:	2300      	movs	r3, #0
}
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	3714      	adds	r7, #20
 8008c40:	46bd      	mov	sp, r7
 8008c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c46:	4770      	bx	lr

08008c48 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008c48:	b480      	push	{r7}
 8008c4a:	b085      	sub	sp, #20
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008c50:	2300      	movs	r3, #0
 8008c52:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	3301      	adds	r3, #1
 8008c58:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008c60:	d901      	bls.n	8008c66 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008c62:	2303      	movs	r3, #3
 8008c64:	e018      	b.n	8008c98 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	691b      	ldr	r3, [r3, #16]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	daf2      	bge.n	8008c54 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008c6e:	2300      	movs	r3, #0
 8008c70:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	2210      	movs	r2, #16
 8008c76:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	3301      	adds	r3, #1
 8008c7c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008c84:	d901      	bls.n	8008c8a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008c86:	2303      	movs	r3, #3
 8008c88:	e006      	b.n	8008c98 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	691b      	ldr	r3, [r3, #16]
 8008c8e:	f003 0310 	and.w	r3, r3, #16
 8008c92:	2b10      	cmp	r3, #16
 8008c94:	d0f0      	beq.n	8008c78 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008c96:	2300      	movs	r3, #0
}
 8008c98:	4618      	mov	r0, r3
 8008c9a:	3714      	adds	r7, #20
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca2:	4770      	bx	lr

08008ca4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008ca4:	b480      	push	{r7}
 8008ca6:	b08b      	sub	sp, #44	@ 0x2c
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	60f8      	str	r0, [r7, #12]
 8008cac:	60b9      	str	r1, [r7, #8]
 8008cae:	4613      	mov	r3, r2
 8008cb0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008cb6:	68bb      	ldr	r3, [r7, #8]
 8008cb8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008cba:	88fb      	ldrh	r3, [r7, #6]
 8008cbc:	089b      	lsrs	r3, r3, #2
 8008cbe:	b29b      	uxth	r3, r3
 8008cc0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008cc2:	88fb      	ldrh	r3, [r7, #6]
 8008cc4:	f003 0303 	and.w	r3, r3, #3
 8008cc8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008cca:	2300      	movs	r3, #0
 8008ccc:	623b      	str	r3, [r7, #32]
 8008cce:	e014      	b.n	8008cfa <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008cd0:	69bb      	ldr	r3, [r7, #24]
 8008cd2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008cd6:	681a      	ldr	r2, [r3, #0]
 8008cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cda:	601a      	str	r2, [r3, #0]
    pDest++;
 8008cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cde:	3301      	adds	r3, #1
 8008ce0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008ce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ce4:	3301      	adds	r3, #1
 8008ce6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cea:	3301      	adds	r3, #1
 8008cec:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cf0:	3301      	adds	r3, #1
 8008cf2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008cf4:	6a3b      	ldr	r3, [r7, #32]
 8008cf6:	3301      	adds	r3, #1
 8008cf8:	623b      	str	r3, [r7, #32]
 8008cfa:	6a3a      	ldr	r2, [r7, #32]
 8008cfc:	697b      	ldr	r3, [r7, #20]
 8008cfe:	429a      	cmp	r2, r3
 8008d00:	d3e6      	bcc.n	8008cd0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008d02:	8bfb      	ldrh	r3, [r7, #30]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d01e      	beq.n	8008d46 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008d08:	2300      	movs	r3, #0
 8008d0a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008d0c:	69bb      	ldr	r3, [r7, #24]
 8008d0e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008d12:	461a      	mov	r2, r3
 8008d14:	f107 0310 	add.w	r3, r7, #16
 8008d18:	6812      	ldr	r2, [r2, #0]
 8008d1a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008d1c:	693a      	ldr	r2, [r7, #16]
 8008d1e:	6a3b      	ldr	r3, [r7, #32]
 8008d20:	b2db      	uxtb	r3, r3
 8008d22:	00db      	lsls	r3, r3, #3
 8008d24:	fa22 f303 	lsr.w	r3, r2, r3
 8008d28:	b2da      	uxtb	r2, r3
 8008d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d2c:	701a      	strb	r2, [r3, #0]
      i++;
 8008d2e:	6a3b      	ldr	r3, [r7, #32]
 8008d30:	3301      	adds	r3, #1
 8008d32:	623b      	str	r3, [r7, #32]
      pDest++;
 8008d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d36:	3301      	adds	r3, #1
 8008d38:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8008d3a:	8bfb      	ldrh	r3, [r7, #30]
 8008d3c:	3b01      	subs	r3, #1
 8008d3e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008d40:	8bfb      	ldrh	r3, [r7, #30]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d1ea      	bne.n	8008d1c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008d48:	4618      	mov	r0, r3
 8008d4a:	372c      	adds	r7, #44	@ 0x2c
 8008d4c:	46bd      	mov	sp, r7
 8008d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d52:	4770      	bx	lr

08008d54 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8008d54:	b480      	push	{r7}
 8008d56:	b085      	sub	sp, #20
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	695b      	ldr	r3, [r3, #20]
 8008d60:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	699b      	ldr	r3, [r3, #24]
 8008d66:	68fa      	ldr	r2, [r7, #12]
 8008d68:	4013      	ands	r3, r2
 8008d6a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008d6c:	68fb      	ldr	r3, [r7, #12]
}
 8008d6e:	4618      	mov	r0, r3
 8008d70:	3714      	adds	r7, #20
 8008d72:	46bd      	mov	sp, r7
 8008d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d78:	4770      	bx	lr

08008d7a <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8008d7a:	b480      	push	{r7}
 8008d7c:	b085      	sub	sp, #20
 8008d7e:	af00      	add	r7, sp, #0
 8008d80:	6078      	str	r0, [r7, #4]
 8008d82:	460b      	mov	r3, r1
 8008d84:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8008d8a:	78fb      	ldrb	r3, [r7, #3]
 8008d8c:	015a      	lsls	r2, r3, #5
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	4413      	add	r3, r2
 8008d92:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d96:	689b      	ldr	r3, [r3, #8]
 8008d98:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8008d9a:	78fb      	ldrb	r3, [r7, #3]
 8008d9c:	015a      	lsls	r2, r3, #5
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	4413      	add	r3, r2
 8008da2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008da6:	68db      	ldr	r3, [r3, #12]
 8008da8:	68ba      	ldr	r2, [r7, #8]
 8008daa:	4013      	ands	r3, r2
 8008dac:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008dae:	68bb      	ldr	r3, [r7, #8]
}
 8008db0:	4618      	mov	r0, r3
 8008db2:	3714      	adds	r7, #20
 8008db4:	46bd      	mov	sp, r7
 8008db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dba:	4770      	bx	lr

08008dbc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008dbc:	b480      	push	{r7}
 8008dbe:	b083      	sub	sp, #12
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	695b      	ldr	r3, [r3, #20]
 8008dc8:	f003 0301 	and.w	r3, r3, #1
}
 8008dcc:	4618      	mov	r0, r3
 8008dce:	370c      	adds	r7, #12
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd6:	4770      	bx	lr

08008dd8 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8008dd8:	b480      	push	{r7}
 8008dda:	b085      	sub	sp, #20
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
 8008de0:	460b      	mov	r3, r1
 8008de2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	68fa      	ldr	r2, [r7, #12]
 8008df2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008df6:	f023 0303 	bic.w	r3, r3, #3
 8008dfa:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008e02:	681a      	ldr	r2, [r3, #0]
 8008e04:	78fb      	ldrb	r3, [r7, #3]
 8008e06:	f003 0303 	and.w	r3, r3, #3
 8008e0a:	68f9      	ldr	r1, [r7, #12]
 8008e0c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8008e10:	4313      	orrs	r3, r2
 8008e12:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8008e14:	78fb      	ldrb	r3, [r7, #3]
 8008e16:	2b01      	cmp	r3, #1
 8008e18:	d107      	bne.n	8008e2a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008e20:	461a      	mov	r2, r3
 8008e22:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8008e26:	6053      	str	r3, [r2, #4]
 8008e28:	e00c      	b.n	8008e44 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8008e2a:	78fb      	ldrb	r3, [r7, #3]
 8008e2c:	2b02      	cmp	r3, #2
 8008e2e:	d107      	bne.n	8008e40 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008e36:	461a      	mov	r2, r3
 8008e38:	f241 7370 	movw	r3, #6000	@ 0x1770
 8008e3c:	6053      	str	r3, [r2, #4]
 8008e3e:	e001      	b.n	8008e44 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8008e40:	2301      	movs	r3, #1
 8008e42:	e000      	b.n	8008e46 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8008e44:	2300      	movs	r3, #0
}
 8008e46:	4618      	mov	r0, r3
 8008e48:	3714      	adds	r7, #20
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e50:	4770      	bx	lr

08008e52 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008e52:	b480      	push	{r7}
 8008e54:	b085      	sub	sp, #20
 8008e56:	af00      	add	r7, sp, #0
 8008e58:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008e64:	695b      	ldr	r3, [r3, #20]
 8008e66:	b29b      	uxth	r3, r3
}
 8008e68:	4618      	mov	r0, r3
 8008e6a:	3714      	adds	r7, #20
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e72:	4770      	bx	lr

08008e74 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8008e74:	b480      	push	{r7}
 8008e76:	b089      	sub	sp, #36	@ 0x24
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]
 8008e7c:	460b      	mov	r3, r1
 8008e7e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8008e84:	78fb      	ldrb	r3, [r7, #3]
 8008e86:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8008e88:	2300      	movs	r3, #0
 8008e8a:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8008e8c:	69bb      	ldr	r3, [r7, #24]
 8008e8e:	015a      	lsls	r2, r3, #5
 8008e90:	69fb      	ldr	r3, [r7, #28]
 8008e92:	4413      	add	r3, r2
 8008e94:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	0c9b      	lsrs	r3, r3, #18
 8008e9c:	f003 0303 	and.w	r3, r3, #3
 8008ea0:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8008ea2:	69bb      	ldr	r3, [r7, #24]
 8008ea4:	015a      	lsls	r2, r3, #5
 8008ea6:	69fb      	ldr	r3, [r7, #28]
 8008ea8:	4413      	add	r3, r2
 8008eaa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	0fdb      	lsrs	r3, r3, #31
 8008eb2:	f003 0301 	and.w	r3, r3, #1
 8008eb6:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8008eb8:	69bb      	ldr	r3, [r7, #24]
 8008eba:	015a      	lsls	r2, r3, #5
 8008ebc:	69fb      	ldr	r3, [r7, #28]
 8008ebe:	4413      	add	r3, r2
 8008ec0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ec4:	685b      	ldr	r3, [r3, #4]
 8008ec6:	0fdb      	lsrs	r3, r3, #31
 8008ec8:	f003 0301 	and.w	r3, r3, #1
 8008ecc:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	689b      	ldr	r3, [r3, #8]
 8008ed2:	f003 0320 	and.w	r3, r3, #32
 8008ed6:	2b20      	cmp	r3, #32
 8008ed8:	d10d      	bne.n	8008ef6 <USB_HC_Halt+0x82>
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d10a      	bne.n	8008ef6 <USB_HC_Halt+0x82>
 8008ee0:	693b      	ldr	r3, [r7, #16]
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d005      	beq.n	8008ef2 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8008ee6:	697b      	ldr	r3, [r7, #20]
 8008ee8:	2b01      	cmp	r3, #1
 8008eea:	d002      	beq.n	8008ef2 <USB_HC_Halt+0x7e>
 8008eec:	697b      	ldr	r3, [r7, #20]
 8008eee:	2b03      	cmp	r3, #3
 8008ef0:	d101      	bne.n	8008ef6 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8008ef2:	2300      	movs	r3, #0
 8008ef4:	e0d8      	b.n	80090a8 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8008ef6:	697b      	ldr	r3, [r7, #20]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d002      	beq.n	8008f02 <USB_HC_Halt+0x8e>
 8008efc:	697b      	ldr	r3, [r7, #20]
 8008efe:	2b02      	cmp	r3, #2
 8008f00:	d173      	bne.n	8008fea <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008f02:	69bb      	ldr	r3, [r7, #24]
 8008f04:	015a      	lsls	r2, r3, #5
 8008f06:	69fb      	ldr	r3, [r7, #28]
 8008f08:	4413      	add	r3, r2
 8008f0a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	69ba      	ldr	r2, [r7, #24]
 8008f12:	0151      	lsls	r1, r2, #5
 8008f14:	69fa      	ldr	r2, [r7, #28]
 8008f16:	440a      	add	r2, r1
 8008f18:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008f1c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008f20:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	689b      	ldr	r3, [r3, #8]
 8008f26:	f003 0320 	and.w	r3, r3, #32
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d14a      	bne.n	8008fc4 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f32:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d133      	bne.n	8008fa2 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008f3a:	69bb      	ldr	r3, [r7, #24]
 8008f3c:	015a      	lsls	r2, r3, #5
 8008f3e:	69fb      	ldr	r3, [r7, #28]
 8008f40:	4413      	add	r3, r2
 8008f42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	69ba      	ldr	r2, [r7, #24]
 8008f4a:	0151      	lsls	r1, r2, #5
 8008f4c:	69fa      	ldr	r2, [r7, #28]
 8008f4e:	440a      	add	r2, r1
 8008f50:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008f54:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008f58:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008f5a:	69bb      	ldr	r3, [r7, #24]
 8008f5c:	015a      	lsls	r2, r3, #5
 8008f5e:	69fb      	ldr	r3, [r7, #28]
 8008f60:	4413      	add	r3, r2
 8008f62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	69ba      	ldr	r2, [r7, #24]
 8008f6a:	0151      	lsls	r1, r2, #5
 8008f6c:	69fa      	ldr	r2, [r7, #28]
 8008f6e:	440a      	add	r2, r1
 8008f70:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008f74:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008f78:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8008f7a:	68bb      	ldr	r3, [r7, #8]
 8008f7c:	3301      	adds	r3, #1
 8008f7e:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8008f80:	68bb      	ldr	r3, [r7, #8]
 8008f82:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008f86:	d82e      	bhi.n	8008fe6 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008f88:	69bb      	ldr	r3, [r7, #24]
 8008f8a:	015a      	lsls	r2, r3, #5
 8008f8c:	69fb      	ldr	r3, [r7, #28]
 8008f8e:	4413      	add	r3, r2
 8008f90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008f9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008f9e:	d0ec      	beq.n	8008f7a <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008fa0:	e081      	b.n	80090a6 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008fa2:	69bb      	ldr	r3, [r7, #24]
 8008fa4:	015a      	lsls	r2, r3, #5
 8008fa6:	69fb      	ldr	r3, [r7, #28]
 8008fa8:	4413      	add	r3, r2
 8008faa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	69ba      	ldr	r2, [r7, #24]
 8008fb2:	0151      	lsls	r1, r2, #5
 8008fb4:	69fa      	ldr	r2, [r7, #28]
 8008fb6:	440a      	add	r2, r1
 8008fb8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008fbc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008fc0:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008fc2:	e070      	b.n	80090a6 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008fc4:	69bb      	ldr	r3, [r7, #24]
 8008fc6:	015a      	lsls	r2, r3, #5
 8008fc8:	69fb      	ldr	r3, [r7, #28]
 8008fca:	4413      	add	r3, r2
 8008fcc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	69ba      	ldr	r2, [r7, #24]
 8008fd4:	0151      	lsls	r1, r2, #5
 8008fd6:	69fa      	ldr	r2, [r7, #28]
 8008fd8:	440a      	add	r2, r1
 8008fda:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008fde:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008fe2:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008fe4:	e05f      	b.n	80090a6 <USB_HC_Halt+0x232>
            break;
 8008fe6:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008fe8:	e05d      	b.n	80090a6 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008fea:	69bb      	ldr	r3, [r7, #24]
 8008fec:	015a      	lsls	r2, r3, #5
 8008fee:	69fb      	ldr	r3, [r7, #28]
 8008ff0:	4413      	add	r3, r2
 8008ff2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	69ba      	ldr	r2, [r7, #24]
 8008ffa:	0151      	lsls	r1, r2, #5
 8008ffc:	69fa      	ldr	r2, [r7, #28]
 8008ffe:	440a      	add	r2, r1
 8009000:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009004:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009008:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800900a:	69fb      	ldr	r3, [r7, #28]
 800900c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009010:	691b      	ldr	r3, [r3, #16]
 8009012:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009016:	2b00      	cmp	r3, #0
 8009018:	d133      	bne.n	8009082 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800901a:	69bb      	ldr	r3, [r7, #24]
 800901c:	015a      	lsls	r2, r3, #5
 800901e:	69fb      	ldr	r3, [r7, #28]
 8009020:	4413      	add	r3, r2
 8009022:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	69ba      	ldr	r2, [r7, #24]
 800902a:	0151      	lsls	r1, r2, #5
 800902c:	69fa      	ldr	r2, [r7, #28]
 800902e:	440a      	add	r2, r1
 8009030:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009034:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009038:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800903a:	69bb      	ldr	r3, [r7, #24]
 800903c:	015a      	lsls	r2, r3, #5
 800903e:	69fb      	ldr	r3, [r7, #28]
 8009040:	4413      	add	r3, r2
 8009042:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	69ba      	ldr	r2, [r7, #24]
 800904a:	0151      	lsls	r1, r2, #5
 800904c:	69fa      	ldr	r2, [r7, #28]
 800904e:	440a      	add	r2, r1
 8009050:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009054:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009058:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800905a:	68bb      	ldr	r3, [r7, #8]
 800905c:	3301      	adds	r3, #1
 800905e:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8009060:	68bb      	ldr	r3, [r7, #8]
 8009062:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009066:	d81d      	bhi.n	80090a4 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8009068:	69bb      	ldr	r3, [r7, #24]
 800906a:	015a      	lsls	r2, r3, #5
 800906c:	69fb      	ldr	r3, [r7, #28]
 800906e:	4413      	add	r3, r2
 8009070:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800907a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800907e:	d0ec      	beq.n	800905a <USB_HC_Halt+0x1e6>
 8009080:	e011      	b.n	80090a6 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009082:	69bb      	ldr	r3, [r7, #24]
 8009084:	015a      	lsls	r2, r3, #5
 8009086:	69fb      	ldr	r3, [r7, #28]
 8009088:	4413      	add	r3, r2
 800908a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	69ba      	ldr	r2, [r7, #24]
 8009092:	0151      	lsls	r1, r2, #5
 8009094:	69fa      	ldr	r2, [r7, #28]
 8009096:	440a      	add	r2, r1
 8009098:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800909c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80090a0:	6013      	str	r3, [r2, #0]
 80090a2:	e000      	b.n	80090a6 <USB_HC_Halt+0x232>
          break;
 80090a4:	bf00      	nop
    }
  }

  return HAL_OK;
 80090a6:	2300      	movs	r3, #0
}
 80090a8:	4618      	mov	r0, r3
 80090aa:	3724      	adds	r7, #36	@ 0x24
 80090ac:	46bd      	mov	sp, r7
 80090ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b2:	4770      	bx	lr

080090b4 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80090b4:	b580      	push	{r7, lr}
 80090b6:	b088      	sub	sp, #32
 80090b8:	af00      	add	r7, sp, #0
 80090ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80090bc:	2300      	movs	r3, #0
 80090be:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80090c4:	2300      	movs	r3, #0
 80090c6:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80090c8:	6878      	ldr	r0, [r7, #4]
 80090ca:	f7ff fd7a 	bl	8008bc2 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80090ce:	2110      	movs	r1, #16
 80090d0:	6878      	ldr	r0, [r7, #4]
 80090d2:	f7ff fd87 	bl	8008be4 <USB_FlushTxFifo>
 80090d6:	4603      	mov	r3, r0
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d001      	beq.n	80090e0 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 80090dc:	2301      	movs	r3, #1
 80090de:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80090e0:	6878      	ldr	r0, [r7, #4]
 80090e2:	f7ff fdb1 	bl	8008c48 <USB_FlushRxFifo>
 80090e6:	4603      	mov	r3, r0
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d001      	beq.n	80090f0 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80090ec:	2301      	movs	r3, #1
 80090ee:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80090f0:	2300      	movs	r3, #0
 80090f2:	61bb      	str	r3, [r7, #24]
 80090f4:	e01f      	b.n	8009136 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80090f6:	69bb      	ldr	r3, [r7, #24]
 80090f8:	015a      	lsls	r2, r3, #5
 80090fa:	697b      	ldr	r3, [r7, #20]
 80090fc:	4413      	add	r3, r2
 80090fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8009106:	693b      	ldr	r3, [r7, #16]
 8009108:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800910c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800910e:	693b      	ldr	r3, [r7, #16]
 8009110:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009114:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8009116:	693b      	ldr	r3, [r7, #16]
 8009118:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800911c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800911e:	69bb      	ldr	r3, [r7, #24]
 8009120:	015a      	lsls	r2, r3, #5
 8009122:	697b      	ldr	r3, [r7, #20]
 8009124:	4413      	add	r3, r2
 8009126:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800912a:	461a      	mov	r2, r3
 800912c:	693b      	ldr	r3, [r7, #16]
 800912e:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8009130:	69bb      	ldr	r3, [r7, #24]
 8009132:	3301      	adds	r3, #1
 8009134:	61bb      	str	r3, [r7, #24]
 8009136:	69bb      	ldr	r3, [r7, #24]
 8009138:	2b0f      	cmp	r3, #15
 800913a:	d9dc      	bls.n	80090f6 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800913c:	2300      	movs	r3, #0
 800913e:	61bb      	str	r3, [r7, #24]
 8009140:	e034      	b.n	80091ac <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8009142:	69bb      	ldr	r3, [r7, #24]
 8009144:	015a      	lsls	r2, r3, #5
 8009146:	697b      	ldr	r3, [r7, #20]
 8009148:	4413      	add	r3, r2
 800914a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8009152:	693b      	ldr	r3, [r7, #16]
 8009154:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009158:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800915a:	693b      	ldr	r3, [r7, #16]
 800915c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009160:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8009162:	693b      	ldr	r3, [r7, #16]
 8009164:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009168:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800916a:	69bb      	ldr	r3, [r7, #24]
 800916c:	015a      	lsls	r2, r3, #5
 800916e:	697b      	ldr	r3, [r7, #20]
 8009170:	4413      	add	r3, r2
 8009172:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009176:	461a      	mov	r2, r3
 8009178:	693b      	ldr	r3, [r7, #16]
 800917a:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	3301      	adds	r3, #1
 8009180:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009188:	d80c      	bhi.n	80091a4 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800918a:	69bb      	ldr	r3, [r7, #24]
 800918c:	015a      	lsls	r2, r3, #5
 800918e:	697b      	ldr	r3, [r7, #20]
 8009190:	4413      	add	r3, r2
 8009192:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800919c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80091a0:	d0ec      	beq.n	800917c <USB_StopHost+0xc8>
 80091a2:	e000      	b.n	80091a6 <USB_StopHost+0xf2>
        break;
 80091a4:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80091a6:	69bb      	ldr	r3, [r7, #24]
 80091a8:	3301      	adds	r3, #1
 80091aa:	61bb      	str	r3, [r7, #24]
 80091ac:	69bb      	ldr	r3, [r7, #24]
 80091ae:	2b0f      	cmp	r3, #15
 80091b0:	d9c7      	bls.n	8009142 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 80091b2:	697b      	ldr	r3, [r7, #20]
 80091b4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80091b8:	461a      	mov	r2, r3
 80091ba:	f04f 33ff 	mov.w	r3, #4294967295
 80091be:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	f04f 32ff 	mov.w	r2, #4294967295
 80091c6:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80091c8:	6878      	ldr	r0, [r7, #4]
 80091ca:	f7ff fce9 	bl	8008ba0 <USB_EnableGlobalInt>

  return ret;
 80091ce:	7ffb      	ldrb	r3, [r7, #31]
}
 80091d0:	4618      	mov	r0, r3
 80091d2:	3720      	adds	r7, #32
 80091d4:	46bd      	mov	sp, r7
 80091d6:	bd80      	pop	{r7, pc}

080091d8 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 80091d8:	b580      	push	{r7, lr}
 80091da:	b082      	sub	sp, #8
 80091dc:	af00      	add	r7, sp, #0
 80091de:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80091e6:	1c5a      	adds	r2, r3, #1
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 80091ee:	6878      	ldr	r0, [r7, #4]
 80091f0:	f000 f804 	bl	80091fc <USBH_HandleSof>
}
 80091f4:	bf00      	nop
 80091f6:	3708      	adds	r7, #8
 80091f8:	46bd      	mov	sp, r7
 80091fa:	bd80      	pop	{r7, pc}

080091fc <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 80091fc:	b580      	push	{r7, lr}
 80091fe:	b082      	sub	sp, #8
 8009200:	af00      	add	r7, sp, #0
 8009202:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	781b      	ldrb	r3, [r3, #0]
 8009208:	b2db      	uxtb	r3, r3
 800920a:	2b0b      	cmp	r3, #11
 800920c:	d10a      	bne.n	8009224 <USBH_HandleSof+0x28>
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009214:	2b00      	cmp	r3, #0
 8009216:	d005      	beq.n	8009224 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800921e:	699b      	ldr	r3, [r3, #24]
 8009220:	6878      	ldr	r0, [r7, #4]
 8009222:	4798      	blx	r3
  }
}
 8009224:	bf00      	nop
 8009226:	3708      	adds	r7, #8
 8009228:	46bd      	mov	sp, r7
 800922a:	bd80      	pop	{r7, pc}

0800922c <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800922c:	b580      	push	{r7, lr}
 800922e:	b082      	sub	sp, #8
 8009230:	af00      	add	r7, sp, #0
 8009232:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	2201      	movs	r2, #1
 8009238:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	2201      	movs	r2, #1
 8009240:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8009250:	2200      	movs	r2, #0
 8009252:	4619      	mov	r1, r3
 8009254:	f000 f8ae 	bl	80093b4 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8009258:	bf00      	nop
}
 800925a:	3708      	adds	r7, #8
 800925c:	46bd      	mov	sp, r7
 800925e:	bd80      	pop	{r7, pc}

08009260 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8009260:	b480      	push	{r7}
 8009262:	b083      	sub	sp, #12
 8009264:	af00      	add	r7, sp, #0
 8009266:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	2200      	movs	r2, #0
 800926c:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 8009270:	bf00      	nop
}
 8009272:	370c      	adds	r7, #12
 8009274:	46bd      	mov	sp, r7
 8009276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927a:	4770      	bx	lr

0800927c <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800927c:	b580      	push	{r7, lr}
 800927e:	b082      	sub	sp, #8
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	2201      	movs	r2, #1
 8009288:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	2200      	movs	r2, #0
 8009290:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	2200      	movs	r2, #0
 8009298:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322


#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	2201      	movs	r2, #1
 80092a0:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 80092b0:	2200      	movs	r2, #0
 80092b2:	4619      	mov	r1, r3
 80092b4:	f000 f87e 	bl	80093b4 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 80092b8:	2300      	movs	r3, #0
}
 80092ba:	4618      	mov	r0, r3
 80092bc:	3708      	adds	r7, #8
 80092be:	46bd      	mov	sp, r7
 80092c0:	bd80      	pop	{r7, pc}

080092c2 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80092c2:	b580      	push	{r7, lr}
 80092c4:	b082      	sub	sp, #8
 80092c6:	af00      	add	r7, sp, #0
 80092c8:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	2201      	movs	r2, #1
 80092ce:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	2200      	movs	r2, #0
 80092d6:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	2200      	movs	r2, #0
 80092de:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 80092e2:	6878      	ldr	r0, [r7, #4]
 80092e4:	f001 f92c 	bl	800a540 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	791b      	ldrb	r3, [r3, #4]
 80092ec:	4619      	mov	r1, r3
 80092ee:	6878      	ldr	r0, [r7, #4]
 80092f0:	f000 f830 	bl	8009354 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	795b      	ldrb	r3, [r3, #5]
 80092f8:	4619      	mov	r1, r3
 80092fa:	6878      	ldr	r0, [r7, #4]
 80092fc:	f000 f82a 	bl	8009354 <USBH_FreePipe>
#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	2201      	movs	r2, #1
 8009304:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8009314:	2200      	movs	r2, #0
 8009316:	4619      	mov	r1, r3
 8009318:	f000 f84c 	bl	80093b4 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800931c:	2300      	movs	r3, #0
}
 800931e:	4618      	mov	r0, r3
 8009320:	3708      	adds	r7, #8
 8009322:	46bd      	mov	sp, r7
 8009324:	bd80      	pop	{r7, pc}

08009326 <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 8009326:	b580      	push	{r7, lr}
 8009328:	b082      	sub	sp, #8
 800932a:	af00      	add	r7, sp, #0
 800932c:	6078      	str	r0, [r7, #4]
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	2201      	movs	r2, #1
 8009332:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0

#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8009342:	2200      	movs	r2, #0
 8009344:	4619      	mov	r1, r3
 8009346:	f000 f835 	bl	80093b4 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif

  return USBH_OK;
 800934a:	2300      	movs	r3, #0
}
 800934c:	4618      	mov	r0, r3
 800934e:	3708      	adds	r7, #8
 8009350:	46bd      	mov	sp, r7
 8009352:	bd80      	pop	{r7, pc}

08009354 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8009354:	b480      	push	{r7}
 8009356:	b083      	sub	sp, #12
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
 800935c:	460b      	mov	r3, r1
 800935e:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8009360:	78fb      	ldrb	r3, [r7, #3]
 8009362:	2b0f      	cmp	r3, #15
 8009364:	d80d      	bhi.n	8009382 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8009366:	78fb      	ldrb	r3, [r7, #3]
 8009368:	687a      	ldr	r2, [r7, #4]
 800936a:	33e0      	adds	r3, #224	@ 0xe0
 800936c:	009b      	lsls	r3, r3, #2
 800936e:	4413      	add	r3, r2
 8009370:	685a      	ldr	r2, [r3, #4]
 8009372:	78fb      	ldrb	r3, [r7, #3]
 8009374:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8009378:	6879      	ldr	r1, [r7, #4]
 800937a:	33e0      	adds	r3, #224	@ 0xe0
 800937c:	009b      	lsls	r3, r3, #2
 800937e:	440b      	add	r3, r1
 8009380:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8009382:	2300      	movs	r3, #0
}
 8009384:	4618      	mov	r0, r3
 8009386:	370c      	adds	r7, #12
 8009388:	46bd      	mov	sp, r7
 800938a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938e:	4770      	bx	lr

08009390 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8009390:	b480      	push	{r7}
 8009392:	b083      	sub	sp, #12
 8009394:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009396:	f3ef 8305 	mrs	r3, IPSR
 800939a:	607b      	str	r3, [r7, #4]
  return(result);
 800939c:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800939e:	2b00      	cmp	r3, #0
 80093a0:	bf14      	ite	ne
 80093a2:	2301      	movne	r3, #1
 80093a4:	2300      	moveq	r3, #0
 80093a6:	b2db      	uxtb	r3, r3
}
 80093a8:	4618      	mov	r0, r3
 80093aa:	370c      	adds	r7, #12
 80093ac:	46bd      	mov	sp, r7
 80093ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b2:	4770      	bx	lr

080093b4 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 80093b4:	b580      	push	{r7, lr}
 80093b6:	b086      	sub	sp, #24
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	60f8      	str	r0, [r7, #12]
 80093bc:	60b9      	str	r1, [r7, #8]
 80093be:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 80093c0:	2300      	movs	r3, #0
 80093c2:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 80093c8:	697b      	ldr	r3, [r7, #20]
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d101      	bne.n	80093d2 <osMessagePut+0x1e>
    ticks = 1;
 80093ce:	2301      	movs	r3, #1
 80093d0:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 80093d2:	f7ff ffdd 	bl	8009390 <inHandlerMode>
 80093d6:	4603      	mov	r3, r0
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d018      	beq.n	800940e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 80093dc:	f107 0210 	add.w	r2, r7, #16
 80093e0:	f107 0108 	add.w	r1, r7, #8
 80093e4:	2300      	movs	r3, #0
 80093e6:	68f8      	ldr	r0, [r7, #12]
 80093e8:	f000 f9ae 	bl	8009748 <xQueueGenericSendFromISR>
 80093ec:	4603      	mov	r3, r0
 80093ee:	2b01      	cmp	r3, #1
 80093f0:	d001      	beq.n	80093f6 <osMessagePut+0x42>
      return osErrorOS;
 80093f2:	23ff      	movs	r3, #255	@ 0xff
 80093f4:	e018      	b.n	8009428 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80093f6:	693b      	ldr	r3, [r7, #16]
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d014      	beq.n	8009426 <osMessagePut+0x72>
 80093fc:	4b0c      	ldr	r3, [pc, #48]	@ (8009430 <osMessagePut+0x7c>)
 80093fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009402:	601a      	str	r2, [r3, #0]
 8009404:	f3bf 8f4f 	dsb	sy
 8009408:	f3bf 8f6f 	isb	sy
 800940c:	e00b      	b.n	8009426 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800940e:	f107 0108 	add.w	r1, r7, #8
 8009412:	2300      	movs	r3, #0
 8009414:	697a      	ldr	r2, [r7, #20]
 8009416:	68f8      	ldr	r0, [r7, #12]
 8009418:	f000 f894 	bl	8009544 <xQueueGenericSend>
 800941c:	4603      	mov	r3, r0
 800941e:	2b01      	cmp	r3, #1
 8009420:	d001      	beq.n	8009426 <osMessagePut+0x72>
      return osErrorOS;
 8009422:	23ff      	movs	r3, #255	@ 0xff
 8009424:	e000      	b.n	8009428 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8009426:	2300      	movs	r3, #0
}
 8009428:	4618      	mov	r0, r3
 800942a:	3718      	adds	r7, #24
 800942c:	46bd      	mov	sp, r7
 800942e:	bd80      	pop	{r7, pc}
 8009430:	e000ed04 	.word	0xe000ed04

08009434 <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009434:	b480      	push	{r7}
 8009436:	b085      	sub	sp, #20
 8009438:	af00      	add	r7, sp, #0
 800943a:	6078      	str	r0, [r7, #4]
 800943c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	685b      	ldr	r3, [r3, #4]
 8009442:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009444:	683b      	ldr	r3, [r7, #0]
 8009446:	68fa      	ldr	r2, [r7, #12]
 8009448:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	689a      	ldr	r2, [r3, #8]
 800944e:	683b      	ldr	r3, [r7, #0]
 8009450:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	689b      	ldr	r3, [r3, #8]
 8009456:	683a      	ldr	r2, [r7, #0]
 8009458:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	683a      	ldr	r2, [r7, #0]
 800945e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009460:	683b      	ldr	r3, [r7, #0]
 8009462:	687a      	ldr	r2, [r7, #4]
 8009464:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	1c5a      	adds	r2, r3, #1
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	601a      	str	r2, [r3, #0]
}
 8009470:	bf00      	nop
 8009472:	3714      	adds	r7, #20
 8009474:	46bd      	mov	sp, r7
 8009476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800947a:	4770      	bx	lr

0800947c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800947c:	b480      	push	{r7}
 800947e:	b085      	sub	sp, #20
 8009480:	af00      	add	r7, sp, #0
 8009482:	6078      	str	r0, [r7, #4]
 8009484:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009486:	683b      	ldr	r3, [r7, #0]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800948c:	68bb      	ldr	r3, [r7, #8]
 800948e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009492:	d103      	bne.n	800949c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	691b      	ldr	r3, [r3, #16]
 8009498:	60fb      	str	r3, [r7, #12]
 800949a:	e00c      	b.n	80094b6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	3308      	adds	r3, #8
 80094a0:	60fb      	str	r3, [r7, #12]
 80094a2:	e002      	b.n	80094aa <vListInsert+0x2e>
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	685b      	ldr	r3, [r3, #4]
 80094a8:	60fb      	str	r3, [r7, #12]
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	685b      	ldr	r3, [r3, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	68ba      	ldr	r2, [r7, #8]
 80094b2:	429a      	cmp	r2, r3
 80094b4:	d2f6      	bcs.n	80094a4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	685a      	ldr	r2, [r3, #4]
 80094ba:	683b      	ldr	r3, [r7, #0]
 80094bc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80094be:	683b      	ldr	r3, [r7, #0]
 80094c0:	685b      	ldr	r3, [r3, #4]
 80094c2:	683a      	ldr	r2, [r7, #0]
 80094c4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80094c6:	683b      	ldr	r3, [r7, #0]
 80094c8:	68fa      	ldr	r2, [r7, #12]
 80094ca:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	683a      	ldr	r2, [r7, #0]
 80094d0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80094d2:	683b      	ldr	r3, [r7, #0]
 80094d4:	687a      	ldr	r2, [r7, #4]
 80094d6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	1c5a      	adds	r2, r3, #1
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	601a      	str	r2, [r3, #0]
}
 80094e2:	bf00      	nop
 80094e4:	3714      	adds	r7, #20
 80094e6:	46bd      	mov	sp, r7
 80094e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ec:	4770      	bx	lr

080094ee <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80094ee:	b480      	push	{r7}
 80094f0:	b085      	sub	sp, #20
 80094f2:	af00      	add	r7, sp, #0
 80094f4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	691b      	ldr	r3, [r3, #16]
 80094fa:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	685b      	ldr	r3, [r3, #4]
 8009500:	687a      	ldr	r2, [r7, #4]
 8009502:	6892      	ldr	r2, [r2, #8]
 8009504:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	689b      	ldr	r3, [r3, #8]
 800950a:	687a      	ldr	r2, [r7, #4]
 800950c:	6852      	ldr	r2, [r2, #4]
 800950e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	685b      	ldr	r3, [r3, #4]
 8009514:	687a      	ldr	r2, [r7, #4]
 8009516:	429a      	cmp	r2, r3
 8009518:	d103      	bne.n	8009522 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	689a      	ldr	r2, [r3, #8]
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	2200      	movs	r2, #0
 8009526:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	1e5a      	subs	r2, r3, #1
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	681b      	ldr	r3, [r3, #0]
}
 8009536:	4618      	mov	r0, r3
 8009538:	3714      	adds	r7, #20
 800953a:	46bd      	mov	sp, r7
 800953c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009540:	4770      	bx	lr
	...

08009544 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009544:	b580      	push	{r7, lr}
 8009546:	b08e      	sub	sp, #56	@ 0x38
 8009548:	af00      	add	r7, sp, #0
 800954a:	60f8      	str	r0, [r7, #12]
 800954c:	60b9      	str	r1, [r7, #8]
 800954e:	607a      	str	r2, [r7, #4]
 8009550:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009552:	2300      	movs	r3, #0
 8009554:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800955a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800955c:	2b00      	cmp	r3, #0
 800955e:	d10b      	bne.n	8009578 <xQueueGenericSend+0x34>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009560:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009564:	f383 8811 	msr	BASEPRI, r3
 8009568:	f3bf 8f6f 	isb	sy
 800956c:	f3bf 8f4f 	dsb	sy
 8009570:	62bb      	str	r3, [r7, #40]	@ 0x28
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009572:	bf00      	nop
 8009574:	bf00      	nop
 8009576:	e7fd      	b.n	8009574 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009578:	68bb      	ldr	r3, [r7, #8]
 800957a:	2b00      	cmp	r3, #0
 800957c:	d103      	bne.n	8009586 <xQueueGenericSend+0x42>
 800957e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009582:	2b00      	cmp	r3, #0
 8009584:	d101      	bne.n	800958a <xQueueGenericSend+0x46>
 8009586:	2301      	movs	r3, #1
 8009588:	e000      	b.n	800958c <xQueueGenericSend+0x48>
 800958a:	2300      	movs	r3, #0
 800958c:	2b00      	cmp	r3, #0
 800958e:	d10b      	bne.n	80095a8 <xQueueGenericSend+0x64>
	__asm volatile
 8009590:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009594:	f383 8811 	msr	BASEPRI, r3
 8009598:	f3bf 8f6f 	isb	sy
 800959c:	f3bf 8f4f 	dsb	sy
 80095a0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80095a2:	bf00      	nop
 80095a4:	bf00      	nop
 80095a6:	e7fd      	b.n	80095a4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80095a8:	683b      	ldr	r3, [r7, #0]
 80095aa:	2b02      	cmp	r3, #2
 80095ac:	d103      	bne.n	80095b6 <xQueueGenericSend+0x72>
 80095ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095b2:	2b01      	cmp	r3, #1
 80095b4:	d101      	bne.n	80095ba <xQueueGenericSend+0x76>
 80095b6:	2301      	movs	r3, #1
 80095b8:	e000      	b.n	80095bc <xQueueGenericSend+0x78>
 80095ba:	2300      	movs	r3, #0
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d10b      	bne.n	80095d8 <xQueueGenericSend+0x94>
	__asm volatile
 80095c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095c4:	f383 8811 	msr	BASEPRI, r3
 80095c8:	f3bf 8f6f 	isb	sy
 80095cc:	f3bf 8f4f 	dsb	sy
 80095d0:	623b      	str	r3, [r7, #32]
}
 80095d2:	bf00      	nop
 80095d4:	bf00      	nop
 80095d6:	e7fd      	b.n	80095d4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80095d8:	f000 fd40 	bl	800a05c <xTaskGetSchedulerState>
 80095dc:	4603      	mov	r3, r0
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d102      	bne.n	80095e8 <xQueueGenericSend+0xa4>
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d101      	bne.n	80095ec <xQueueGenericSend+0xa8>
 80095e8:	2301      	movs	r3, #1
 80095ea:	e000      	b.n	80095ee <xQueueGenericSend+0xaa>
 80095ec:	2300      	movs	r3, #0
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d10b      	bne.n	800960a <xQueueGenericSend+0xc6>
	__asm volatile
 80095f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095f6:	f383 8811 	msr	BASEPRI, r3
 80095fa:	f3bf 8f6f 	isb	sy
 80095fe:	f3bf 8f4f 	dsb	sy
 8009602:	61fb      	str	r3, [r7, #28]
}
 8009604:	bf00      	nop
 8009606:	bf00      	nop
 8009608:	e7fd      	b.n	8009606 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800960a:	f000 fe4d 	bl	800a2a8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800960e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009610:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009614:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009616:	429a      	cmp	r2, r3
 8009618:	d302      	bcc.n	8009620 <xQueueGenericSend+0xdc>
 800961a:	683b      	ldr	r3, [r7, #0]
 800961c:	2b02      	cmp	r3, #2
 800961e:	d129      	bne.n	8009674 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009620:	683a      	ldr	r2, [r7, #0]
 8009622:	68b9      	ldr	r1, [r7, #8]
 8009624:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009626:	f000 f92d 	bl	8009884 <prvCopyDataToQueue>
 800962a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800962c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800962e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009630:	2b00      	cmp	r3, #0
 8009632:	d010      	beq.n	8009656 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009634:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009636:	3324      	adds	r3, #36	@ 0x24
 8009638:	4618      	mov	r0, r3
 800963a:	f000 fc05 	bl	8009e48 <xTaskRemoveFromEventList>
 800963e:	4603      	mov	r3, r0
 8009640:	2b00      	cmp	r3, #0
 8009642:	d013      	beq.n	800966c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009644:	4b3f      	ldr	r3, [pc, #252]	@ (8009744 <xQueueGenericSend+0x200>)
 8009646:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800964a:	601a      	str	r2, [r3, #0]
 800964c:	f3bf 8f4f 	dsb	sy
 8009650:	f3bf 8f6f 	isb	sy
 8009654:	e00a      	b.n	800966c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009656:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009658:	2b00      	cmp	r3, #0
 800965a:	d007      	beq.n	800966c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800965c:	4b39      	ldr	r3, [pc, #228]	@ (8009744 <xQueueGenericSend+0x200>)
 800965e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009662:	601a      	str	r2, [r3, #0]
 8009664:	f3bf 8f4f 	dsb	sy
 8009668:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800966c:	f000 fe4e 	bl	800a30c <vPortExitCritical>
				return pdPASS;
 8009670:	2301      	movs	r3, #1
 8009672:	e063      	b.n	800973c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	2b00      	cmp	r3, #0
 8009678:	d103      	bne.n	8009682 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800967a:	f000 fe47 	bl	800a30c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800967e:	2300      	movs	r3, #0
 8009680:	e05c      	b.n	800973c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009682:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009684:	2b00      	cmp	r3, #0
 8009686:	d106      	bne.n	8009696 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009688:	f107 0314 	add.w	r3, r7, #20
 800968c:	4618      	mov	r0, r3
 800968e:	f000 fc3f 	bl	8009f10 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009692:	2301      	movs	r3, #1
 8009694:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009696:	f000 fe39 	bl	800a30c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800969a:	f000 f9c7 	bl	8009a2c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800969e:	f000 fe03 	bl	800a2a8 <vPortEnterCritical>
 80096a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096a4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80096a8:	b25b      	sxtb	r3, r3
 80096aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096ae:	d103      	bne.n	80096b8 <xQueueGenericSend+0x174>
 80096b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096b2:	2200      	movs	r2, #0
 80096b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80096b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096ba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80096be:	b25b      	sxtb	r3, r3
 80096c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096c4:	d103      	bne.n	80096ce <xQueueGenericSend+0x18a>
 80096c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096c8:	2200      	movs	r2, #0
 80096ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80096ce:	f000 fe1d 	bl	800a30c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80096d2:	1d3a      	adds	r2, r7, #4
 80096d4:	f107 0314 	add.w	r3, r7, #20
 80096d8:	4611      	mov	r1, r2
 80096da:	4618      	mov	r0, r3
 80096dc:	f000 fc2e 	bl	8009f3c <xTaskCheckForTimeOut>
 80096e0:	4603      	mov	r3, r0
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d124      	bne.n	8009730 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80096e6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80096e8:	f000 f988 	bl	80099fc <prvIsQueueFull>
 80096ec:	4603      	mov	r3, r0
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d018      	beq.n	8009724 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80096f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096f4:	3310      	adds	r3, #16
 80096f6:	687a      	ldr	r2, [r7, #4]
 80096f8:	4611      	mov	r1, r2
 80096fa:	4618      	mov	r0, r3
 80096fc:	f000 fb7e 	bl	8009dfc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009700:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009702:	f000 f929 	bl	8009958 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009706:	f000 f99f 	bl	8009a48 <xTaskResumeAll>
 800970a:	4603      	mov	r3, r0
 800970c:	2b00      	cmp	r3, #0
 800970e:	f47f af7c 	bne.w	800960a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8009712:	4b0c      	ldr	r3, [pc, #48]	@ (8009744 <xQueueGenericSend+0x200>)
 8009714:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009718:	601a      	str	r2, [r3, #0]
 800971a:	f3bf 8f4f 	dsb	sy
 800971e:	f3bf 8f6f 	isb	sy
 8009722:	e772      	b.n	800960a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009724:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009726:	f000 f917 	bl	8009958 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800972a:	f000 f98d 	bl	8009a48 <xTaskResumeAll>
 800972e:	e76c      	b.n	800960a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009730:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009732:	f000 f911 	bl	8009958 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009736:	f000 f987 	bl	8009a48 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800973a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800973c:	4618      	mov	r0, r3
 800973e:	3738      	adds	r7, #56	@ 0x38
 8009740:	46bd      	mov	sp, r7
 8009742:	bd80      	pop	{r7, pc}
 8009744:	e000ed04 	.word	0xe000ed04

08009748 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009748:	b580      	push	{r7, lr}
 800974a:	b090      	sub	sp, #64	@ 0x40
 800974c:	af00      	add	r7, sp, #0
 800974e:	60f8      	str	r0, [r7, #12]
 8009750:	60b9      	str	r1, [r7, #8]
 8009752:	607a      	str	r2, [r7, #4]
 8009754:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800975a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800975c:	2b00      	cmp	r3, #0
 800975e:	d10b      	bne.n	8009778 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8009760:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009764:	f383 8811 	msr	BASEPRI, r3
 8009768:	f3bf 8f6f 	isb	sy
 800976c:	f3bf 8f4f 	dsb	sy
 8009770:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009772:	bf00      	nop
 8009774:	bf00      	nop
 8009776:	e7fd      	b.n	8009774 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009778:	68bb      	ldr	r3, [r7, #8]
 800977a:	2b00      	cmp	r3, #0
 800977c:	d103      	bne.n	8009786 <xQueueGenericSendFromISR+0x3e>
 800977e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009780:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009782:	2b00      	cmp	r3, #0
 8009784:	d101      	bne.n	800978a <xQueueGenericSendFromISR+0x42>
 8009786:	2301      	movs	r3, #1
 8009788:	e000      	b.n	800978c <xQueueGenericSendFromISR+0x44>
 800978a:	2300      	movs	r3, #0
 800978c:	2b00      	cmp	r3, #0
 800978e:	d10b      	bne.n	80097a8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8009790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009794:	f383 8811 	msr	BASEPRI, r3
 8009798:	f3bf 8f6f 	isb	sy
 800979c:	f3bf 8f4f 	dsb	sy
 80097a0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80097a2:	bf00      	nop
 80097a4:	bf00      	nop
 80097a6:	e7fd      	b.n	80097a4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	2b02      	cmp	r3, #2
 80097ac:	d103      	bne.n	80097b6 <xQueueGenericSendFromISR+0x6e>
 80097ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80097b2:	2b01      	cmp	r3, #1
 80097b4:	d101      	bne.n	80097ba <xQueueGenericSendFromISR+0x72>
 80097b6:	2301      	movs	r3, #1
 80097b8:	e000      	b.n	80097bc <xQueueGenericSendFromISR+0x74>
 80097ba:	2300      	movs	r3, #0
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d10b      	bne.n	80097d8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80097c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097c4:	f383 8811 	msr	BASEPRI, r3
 80097c8:	f3bf 8f6f 	isb	sy
 80097cc:	f3bf 8f4f 	dsb	sy
 80097d0:	623b      	str	r3, [r7, #32]
}
 80097d2:	bf00      	nop
 80097d4:	bf00      	nop
 80097d6:	e7fd      	b.n	80097d4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80097d8:	f000 fe18 	bl	800a40c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80097dc:	f3ef 8211 	mrs	r2, BASEPRI
 80097e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097e4:	f383 8811 	msr	BASEPRI, r3
 80097e8:	f3bf 8f6f 	isb	sy
 80097ec:	f3bf 8f4f 	dsb	sy
 80097f0:	61fa      	str	r2, [r7, #28]
 80097f2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80097f4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80097f6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80097f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097fa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80097fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009800:	429a      	cmp	r2, r3
 8009802:	d302      	bcc.n	800980a <xQueueGenericSendFromISR+0xc2>
 8009804:	683b      	ldr	r3, [r7, #0]
 8009806:	2b02      	cmp	r3, #2
 8009808:	d12f      	bne.n	800986a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800980a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800980c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009810:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009814:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009816:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009818:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800981a:	683a      	ldr	r2, [r7, #0]
 800981c:	68b9      	ldr	r1, [r7, #8]
 800981e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009820:	f000 f830 	bl	8009884 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009824:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009828:	f1b3 3fff 	cmp.w	r3, #4294967295
 800982c:	d112      	bne.n	8009854 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800982e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009830:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009832:	2b00      	cmp	r3, #0
 8009834:	d016      	beq.n	8009864 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009836:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009838:	3324      	adds	r3, #36	@ 0x24
 800983a:	4618      	mov	r0, r3
 800983c:	f000 fb04 	bl	8009e48 <xTaskRemoveFromEventList>
 8009840:	4603      	mov	r3, r0
 8009842:	2b00      	cmp	r3, #0
 8009844:	d00e      	beq.n	8009864 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	2b00      	cmp	r3, #0
 800984a:	d00b      	beq.n	8009864 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	2201      	movs	r2, #1
 8009850:	601a      	str	r2, [r3, #0]
 8009852:	e007      	b.n	8009864 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009854:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009858:	3301      	adds	r3, #1
 800985a:	b2db      	uxtb	r3, r3
 800985c:	b25a      	sxtb	r2, r3
 800985e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009860:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009864:	2301      	movs	r3, #1
 8009866:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8009868:	e001      	b.n	800986e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800986a:	2300      	movs	r3, #0
 800986c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800986e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009870:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009872:	697b      	ldr	r3, [r7, #20]
 8009874:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009878:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800987a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800987c:	4618      	mov	r0, r3
 800987e:	3740      	adds	r7, #64	@ 0x40
 8009880:	46bd      	mov	sp, r7
 8009882:	bd80      	pop	{r7, pc}

08009884 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009884:	b580      	push	{r7, lr}
 8009886:	b086      	sub	sp, #24
 8009888:	af00      	add	r7, sp, #0
 800988a:	60f8      	str	r0, [r7, #12]
 800988c:	60b9      	str	r1, [r7, #8]
 800988e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009890:	2300      	movs	r3, #0
 8009892:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009898:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d10d      	bne.n	80098be <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d14d      	bne.n	8009946 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	689b      	ldr	r3, [r3, #8]
 80098ae:	4618      	mov	r0, r3
 80098b0:	f000 fbf2 	bl	800a098 <xTaskPriorityDisinherit>
 80098b4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	2200      	movs	r2, #0
 80098ba:	609a      	str	r2, [r3, #8]
 80098bc:	e043      	b.n	8009946 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d119      	bne.n	80098f8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	6858      	ldr	r0, [r3, #4]
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098cc:	461a      	mov	r2, r3
 80098ce:	68b9      	ldr	r1, [r7, #8]
 80098d0:	f001 fa81 	bl	800add6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	685a      	ldr	r2, [r3, #4]
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098dc:	441a      	add	r2, r3
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	685a      	ldr	r2, [r3, #4]
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	689b      	ldr	r3, [r3, #8]
 80098ea:	429a      	cmp	r2, r3
 80098ec:	d32b      	bcc.n	8009946 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	681a      	ldr	r2, [r3, #0]
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	605a      	str	r2, [r3, #4]
 80098f6:	e026      	b.n	8009946 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	68d8      	ldr	r0, [r3, #12]
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009900:	461a      	mov	r2, r3
 8009902:	68b9      	ldr	r1, [r7, #8]
 8009904:	f001 fa67 	bl	800add6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	68da      	ldr	r2, [r3, #12]
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009910:	425b      	negs	r3, r3
 8009912:	441a      	add	r2, r3
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	68da      	ldr	r2, [r3, #12]
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	429a      	cmp	r2, r3
 8009922:	d207      	bcs.n	8009934 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	689a      	ldr	r2, [r3, #8]
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800992c:	425b      	negs	r3, r3
 800992e:	441a      	add	r2, r3
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	2b02      	cmp	r3, #2
 8009938:	d105      	bne.n	8009946 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800993a:	693b      	ldr	r3, [r7, #16]
 800993c:	2b00      	cmp	r3, #0
 800993e:	d002      	beq.n	8009946 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009940:	693b      	ldr	r3, [r7, #16]
 8009942:	3b01      	subs	r3, #1
 8009944:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009946:	693b      	ldr	r3, [r7, #16]
 8009948:	1c5a      	adds	r2, r3, #1
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800994e:	697b      	ldr	r3, [r7, #20]
}
 8009950:	4618      	mov	r0, r3
 8009952:	3718      	adds	r7, #24
 8009954:	46bd      	mov	sp, r7
 8009956:	bd80      	pop	{r7, pc}

08009958 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009958:	b580      	push	{r7, lr}
 800995a:	b084      	sub	sp, #16
 800995c:	af00      	add	r7, sp, #0
 800995e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009960:	f000 fca2 	bl	800a2a8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800996a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800996c:	e011      	b.n	8009992 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009972:	2b00      	cmp	r3, #0
 8009974:	d012      	beq.n	800999c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	3324      	adds	r3, #36	@ 0x24
 800997a:	4618      	mov	r0, r3
 800997c:	f000 fa64 	bl	8009e48 <xTaskRemoveFromEventList>
 8009980:	4603      	mov	r3, r0
 8009982:	2b00      	cmp	r3, #0
 8009984:	d001      	beq.n	800998a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009986:	f000 fb3d 	bl	800a004 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800998a:	7bfb      	ldrb	r3, [r7, #15]
 800998c:	3b01      	subs	r3, #1
 800998e:	b2db      	uxtb	r3, r3
 8009990:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009992:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009996:	2b00      	cmp	r3, #0
 8009998:	dce9      	bgt.n	800996e <prvUnlockQueue+0x16>
 800999a:	e000      	b.n	800999e <prvUnlockQueue+0x46>
					break;
 800999c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	22ff      	movs	r2, #255	@ 0xff
 80099a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80099a6:	f000 fcb1 	bl	800a30c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80099aa:	f000 fc7d 	bl	800a2a8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80099b4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80099b6:	e011      	b.n	80099dc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	691b      	ldr	r3, [r3, #16]
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d012      	beq.n	80099e6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	3310      	adds	r3, #16
 80099c4:	4618      	mov	r0, r3
 80099c6:	f000 fa3f 	bl	8009e48 <xTaskRemoveFromEventList>
 80099ca:	4603      	mov	r3, r0
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d001      	beq.n	80099d4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80099d0:	f000 fb18 	bl	800a004 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80099d4:	7bbb      	ldrb	r3, [r7, #14]
 80099d6:	3b01      	subs	r3, #1
 80099d8:	b2db      	uxtb	r3, r3
 80099da:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80099dc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	dce9      	bgt.n	80099b8 <prvUnlockQueue+0x60>
 80099e4:	e000      	b.n	80099e8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80099e6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	22ff      	movs	r2, #255	@ 0xff
 80099ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80099f0:	f000 fc8c 	bl	800a30c <vPortExitCritical>
}
 80099f4:	bf00      	nop
 80099f6:	3710      	adds	r7, #16
 80099f8:	46bd      	mov	sp, r7
 80099fa:	bd80      	pop	{r7, pc}

080099fc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80099fc:	b580      	push	{r7, lr}
 80099fe:	b084      	sub	sp, #16
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009a04:	f000 fc50 	bl	800a2a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a10:	429a      	cmp	r2, r3
 8009a12:	d102      	bne.n	8009a1a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009a14:	2301      	movs	r3, #1
 8009a16:	60fb      	str	r3, [r7, #12]
 8009a18:	e001      	b.n	8009a1e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009a1a:	2300      	movs	r3, #0
 8009a1c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009a1e:	f000 fc75 	bl	800a30c <vPortExitCritical>

	return xReturn;
 8009a22:	68fb      	ldr	r3, [r7, #12]
}
 8009a24:	4618      	mov	r0, r3
 8009a26:	3710      	adds	r7, #16
 8009a28:	46bd      	mov	sp, r7
 8009a2a:	bd80      	pop	{r7, pc}

08009a2c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009a2c:	b480      	push	{r7}
 8009a2e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009a30:	4b04      	ldr	r3, [pc, #16]	@ (8009a44 <vTaskSuspendAll+0x18>)
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	3301      	adds	r3, #1
 8009a36:	4a03      	ldr	r2, [pc, #12]	@ (8009a44 <vTaskSuspendAll+0x18>)
 8009a38:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009a3a:	bf00      	nop
 8009a3c:	46bd      	mov	sp, r7
 8009a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a42:	4770      	bx	lr
 8009a44:	200004cc 	.word	0x200004cc

08009a48 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	b084      	sub	sp, #16
 8009a4c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009a4e:	2300      	movs	r3, #0
 8009a50:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009a52:	2300      	movs	r3, #0
 8009a54:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009a56:	4b42      	ldr	r3, [pc, #264]	@ (8009b60 <xTaskResumeAll+0x118>)
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d10b      	bne.n	8009a76 <xTaskResumeAll+0x2e>
	__asm volatile
 8009a5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a62:	f383 8811 	msr	BASEPRI, r3
 8009a66:	f3bf 8f6f 	isb	sy
 8009a6a:	f3bf 8f4f 	dsb	sy
 8009a6e:	603b      	str	r3, [r7, #0]
}
 8009a70:	bf00      	nop
 8009a72:	bf00      	nop
 8009a74:	e7fd      	b.n	8009a72 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009a76:	f000 fc17 	bl	800a2a8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009a7a:	4b39      	ldr	r3, [pc, #228]	@ (8009b60 <xTaskResumeAll+0x118>)
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	3b01      	subs	r3, #1
 8009a80:	4a37      	ldr	r2, [pc, #220]	@ (8009b60 <xTaskResumeAll+0x118>)
 8009a82:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009a84:	4b36      	ldr	r3, [pc, #216]	@ (8009b60 <xTaskResumeAll+0x118>)
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d161      	bne.n	8009b50 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009a8c:	4b35      	ldr	r3, [pc, #212]	@ (8009b64 <xTaskResumeAll+0x11c>)
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d05d      	beq.n	8009b50 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009a94:	e02e      	b.n	8009af4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a96:	4b34      	ldr	r3, [pc, #208]	@ (8009b68 <xTaskResumeAll+0x120>)
 8009a98:	68db      	ldr	r3, [r3, #12]
 8009a9a:	68db      	ldr	r3, [r3, #12]
 8009a9c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	3318      	adds	r3, #24
 8009aa2:	4618      	mov	r0, r3
 8009aa4:	f7ff fd23 	bl	80094ee <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	3304      	adds	r3, #4
 8009aac:	4618      	mov	r0, r3
 8009aae:	f7ff fd1e 	bl	80094ee <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ab6:	2201      	movs	r2, #1
 8009ab8:	409a      	lsls	r2, r3
 8009aba:	4b2c      	ldr	r3, [pc, #176]	@ (8009b6c <xTaskResumeAll+0x124>)
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	4313      	orrs	r3, r2
 8009ac0:	4a2a      	ldr	r2, [pc, #168]	@ (8009b6c <xTaskResumeAll+0x124>)
 8009ac2:	6013      	str	r3, [r2, #0]
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ac8:	4613      	mov	r3, r2
 8009aca:	009b      	lsls	r3, r3, #2
 8009acc:	4413      	add	r3, r2
 8009ace:	009b      	lsls	r3, r3, #2
 8009ad0:	4a27      	ldr	r2, [pc, #156]	@ (8009b70 <xTaskResumeAll+0x128>)
 8009ad2:	441a      	add	r2, r3
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	3304      	adds	r3, #4
 8009ad8:	4619      	mov	r1, r3
 8009ada:	4610      	mov	r0, r2
 8009adc:	f7ff fcaa 	bl	8009434 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ae4:	4b23      	ldr	r3, [pc, #140]	@ (8009b74 <xTaskResumeAll+0x12c>)
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009aea:	429a      	cmp	r2, r3
 8009aec:	d302      	bcc.n	8009af4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8009aee:	4b22      	ldr	r3, [pc, #136]	@ (8009b78 <xTaskResumeAll+0x130>)
 8009af0:	2201      	movs	r2, #1
 8009af2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009af4:	4b1c      	ldr	r3, [pc, #112]	@ (8009b68 <xTaskResumeAll+0x120>)
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d1cc      	bne.n	8009a96 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d001      	beq.n	8009b06 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009b02:	f000 fa8b 	bl	800a01c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009b06:	4b1d      	ldr	r3, [pc, #116]	@ (8009b7c <xTaskResumeAll+0x134>)
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d010      	beq.n	8009b34 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009b12:	f000 f837 	bl	8009b84 <xTaskIncrementTick>
 8009b16:	4603      	mov	r3, r0
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d002      	beq.n	8009b22 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009b1c:	4b16      	ldr	r3, [pc, #88]	@ (8009b78 <xTaskResumeAll+0x130>)
 8009b1e:	2201      	movs	r2, #1
 8009b20:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	3b01      	subs	r3, #1
 8009b26:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d1f1      	bne.n	8009b12 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8009b2e:	4b13      	ldr	r3, [pc, #76]	@ (8009b7c <xTaskResumeAll+0x134>)
 8009b30:	2200      	movs	r2, #0
 8009b32:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009b34:	4b10      	ldr	r3, [pc, #64]	@ (8009b78 <xTaskResumeAll+0x130>)
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d009      	beq.n	8009b50 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009b3c:	2301      	movs	r3, #1
 8009b3e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009b40:	4b0f      	ldr	r3, [pc, #60]	@ (8009b80 <xTaskResumeAll+0x138>)
 8009b42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009b46:	601a      	str	r2, [r3, #0]
 8009b48:	f3bf 8f4f 	dsb	sy
 8009b4c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009b50:	f000 fbdc 	bl	800a30c <vPortExitCritical>

	return xAlreadyYielded;
 8009b54:	68bb      	ldr	r3, [r7, #8]
}
 8009b56:	4618      	mov	r0, r3
 8009b58:	3710      	adds	r7, #16
 8009b5a:	46bd      	mov	sp, r7
 8009b5c:	bd80      	pop	{r7, pc}
 8009b5e:	bf00      	nop
 8009b60:	200004cc 	.word	0x200004cc
 8009b64:	200004ac 	.word	0x200004ac
 8009b68:	20000484 	.word	0x20000484
 8009b6c:	200004b4 	.word	0x200004b4
 8009b70:	200003f0 	.word	0x200003f0
 8009b74:	200003ec 	.word	0x200003ec
 8009b78:	200004c0 	.word	0x200004c0
 8009b7c:	200004bc 	.word	0x200004bc
 8009b80:	e000ed04 	.word	0xe000ed04

08009b84 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009b84:	b580      	push	{r7, lr}
 8009b86:	b086      	sub	sp, #24
 8009b88:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009b8e:	4b4f      	ldr	r3, [pc, #316]	@ (8009ccc <xTaskIncrementTick+0x148>)
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	f040 808f 	bne.w	8009cb6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009b98:	4b4d      	ldr	r3, [pc, #308]	@ (8009cd0 <xTaskIncrementTick+0x14c>)
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	3301      	adds	r3, #1
 8009b9e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009ba0:	4a4b      	ldr	r2, [pc, #300]	@ (8009cd0 <xTaskIncrementTick+0x14c>)
 8009ba2:	693b      	ldr	r3, [r7, #16]
 8009ba4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009ba6:	693b      	ldr	r3, [r7, #16]
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d121      	bne.n	8009bf0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009bac:	4b49      	ldr	r3, [pc, #292]	@ (8009cd4 <xTaskIncrementTick+0x150>)
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d00b      	beq.n	8009bce <xTaskIncrementTick+0x4a>
	__asm volatile
 8009bb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bba:	f383 8811 	msr	BASEPRI, r3
 8009bbe:	f3bf 8f6f 	isb	sy
 8009bc2:	f3bf 8f4f 	dsb	sy
 8009bc6:	603b      	str	r3, [r7, #0]
}
 8009bc8:	bf00      	nop
 8009bca:	bf00      	nop
 8009bcc:	e7fd      	b.n	8009bca <xTaskIncrementTick+0x46>
 8009bce:	4b41      	ldr	r3, [pc, #260]	@ (8009cd4 <xTaskIncrementTick+0x150>)
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	60fb      	str	r3, [r7, #12]
 8009bd4:	4b40      	ldr	r3, [pc, #256]	@ (8009cd8 <xTaskIncrementTick+0x154>)
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	4a3e      	ldr	r2, [pc, #248]	@ (8009cd4 <xTaskIncrementTick+0x150>)
 8009bda:	6013      	str	r3, [r2, #0]
 8009bdc:	4a3e      	ldr	r2, [pc, #248]	@ (8009cd8 <xTaskIncrementTick+0x154>)
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	6013      	str	r3, [r2, #0]
 8009be2:	4b3e      	ldr	r3, [pc, #248]	@ (8009cdc <xTaskIncrementTick+0x158>)
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	3301      	adds	r3, #1
 8009be8:	4a3c      	ldr	r2, [pc, #240]	@ (8009cdc <xTaskIncrementTick+0x158>)
 8009bea:	6013      	str	r3, [r2, #0]
 8009bec:	f000 fa16 	bl	800a01c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009bf0:	4b3b      	ldr	r3, [pc, #236]	@ (8009ce0 <xTaskIncrementTick+0x15c>)
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	693a      	ldr	r2, [r7, #16]
 8009bf6:	429a      	cmp	r2, r3
 8009bf8:	d348      	bcc.n	8009c8c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009bfa:	4b36      	ldr	r3, [pc, #216]	@ (8009cd4 <xTaskIncrementTick+0x150>)
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d104      	bne.n	8009c0e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009c04:	4b36      	ldr	r3, [pc, #216]	@ (8009ce0 <xTaskIncrementTick+0x15c>)
 8009c06:	f04f 32ff 	mov.w	r2, #4294967295
 8009c0a:	601a      	str	r2, [r3, #0]
					break;
 8009c0c:	e03e      	b.n	8009c8c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c0e:	4b31      	ldr	r3, [pc, #196]	@ (8009cd4 <xTaskIncrementTick+0x150>)
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	68db      	ldr	r3, [r3, #12]
 8009c14:	68db      	ldr	r3, [r3, #12]
 8009c16:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009c18:	68bb      	ldr	r3, [r7, #8]
 8009c1a:	685b      	ldr	r3, [r3, #4]
 8009c1c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009c1e:	693a      	ldr	r2, [r7, #16]
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	429a      	cmp	r2, r3
 8009c24:	d203      	bcs.n	8009c2e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009c26:	4a2e      	ldr	r2, [pc, #184]	@ (8009ce0 <xTaskIncrementTick+0x15c>)
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009c2c:	e02e      	b.n	8009c8c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009c2e:	68bb      	ldr	r3, [r7, #8]
 8009c30:	3304      	adds	r3, #4
 8009c32:	4618      	mov	r0, r3
 8009c34:	f7ff fc5b 	bl	80094ee <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009c38:	68bb      	ldr	r3, [r7, #8]
 8009c3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d004      	beq.n	8009c4a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009c40:	68bb      	ldr	r3, [r7, #8]
 8009c42:	3318      	adds	r3, #24
 8009c44:	4618      	mov	r0, r3
 8009c46:	f7ff fc52 	bl	80094ee <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009c4a:	68bb      	ldr	r3, [r7, #8]
 8009c4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c4e:	2201      	movs	r2, #1
 8009c50:	409a      	lsls	r2, r3
 8009c52:	4b24      	ldr	r3, [pc, #144]	@ (8009ce4 <xTaskIncrementTick+0x160>)
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	4313      	orrs	r3, r2
 8009c58:	4a22      	ldr	r2, [pc, #136]	@ (8009ce4 <xTaskIncrementTick+0x160>)
 8009c5a:	6013      	str	r3, [r2, #0]
 8009c5c:	68bb      	ldr	r3, [r7, #8]
 8009c5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c60:	4613      	mov	r3, r2
 8009c62:	009b      	lsls	r3, r3, #2
 8009c64:	4413      	add	r3, r2
 8009c66:	009b      	lsls	r3, r3, #2
 8009c68:	4a1f      	ldr	r2, [pc, #124]	@ (8009ce8 <xTaskIncrementTick+0x164>)
 8009c6a:	441a      	add	r2, r3
 8009c6c:	68bb      	ldr	r3, [r7, #8]
 8009c6e:	3304      	adds	r3, #4
 8009c70:	4619      	mov	r1, r3
 8009c72:	4610      	mov	r0, r2
 8009c74:	f7ff fbde 	bl	8009434 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009c78:	68bb      	ldr	r3, [r7, #8]
 8009c7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c7c:	4b1b      	ldr	r3, [pc, #108]	@ (8009cec <xTaskIncrementTick+0x168>)
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c82:	429a      	cmp	r2, r3
 8009c84:	d3b9      	bcc.n	8009bfa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009c86:	2301      	movs	r3, #1
 8009c88:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009c8a:	e7b6      	b.n	8009bfa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009c8c:	4b17      	ldr	r3, [pc, #92]	@ (8009cec <xTaskIncrementTick+0x168>)
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c92:	4915      	ldr	r1, [pc, #84]	@ (8009ce8 <xTaskIncrementTick+0x164>)
 8009c94:	4613      	mov	r3, r2
 8009c96:	009b      	lsls	r3, r3, #2
 8009c98:	4413      	add	r3, r2
 8009c9a:	009b      	lsls	r3, r3, #2
 8009c9c:	440b      	add	r3, r1
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	2b01      	cmp	r3, #1
 8009ca2:	d901      	bls.n	8009ca8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8009ca4:	2301      	movs	r3, #1
 8009ca6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009ca8:	4b11      	ldr	r3, [pc, #68]	@ (8009cf0 <xTaskIncrementTick+0x16c>)
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d007      	beq.n	8009cc0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8009cb0:	2301      	movs	r3, #1
 8009cb2:	617b      	str	r3, [r7, #20]
 8009cb4:	e004      	b.n	8009cc0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009cb6:	4b0f      	ldr	r3, [pc, #60]	@ (8009cf4 <xTaskIncrementTick+0x170>)
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	3301      	adds	r3, #1
 8009cbc:	4a0d      	ldr	r2, [pc, #52]	@ (8009cf4 <xTaskIncrementTick+0x170>)
 8009cbe:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009cc0:	697b      	ldr	r3, [r7, #20]
}
 8009cc2:	4618      	mov	r0, r3
 8009cc4:	3718      	adds	r7, #24
 8009cc6:	46bd      	mov	sp, r7
 8009cc8:	bd80      	pop	{r7, pc}
 8009cca:	bf00      	nop
 8009ccc:	200004cc 	.word	0x200004cc
 8009cd0:	200004b0 	.word	0x200004b0
 8009cd4:	2000047c 	.word	0x2000047c
 8009cd8:	20000480 	.word	0x20000480
 8009cdc:	200004c4 	.word	0x200004c4
 8009ce0:	200004c8 	.word	0x200004c8
 8009ce4:	200004b4 	.word	0x200004b4
 8009ce8:	200003f0 	.word	0x200003f0
 8009cec:	200003ec 	.word	0x200003ec
 8009cf0:	200004c0 	.word	0x200004c0
 8009cf4:	200004bc 	.word	0x200004bc

08009cf8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009cf8:	b580      	push	{r7, lr}
 8009cfa:	b088      	sub	sp, #32
 8009cfc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009cfe:	4b3a      	ldr	r3, [pc, #232]	@ (8009de8 <vTaskSwitchContext+0xf0>)
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d003      	beq.n	8009d0e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009d06:	4b39      	ldr	r3, [pc, #228]	@ (8009dec <vTaskSwitchContext+0xf4>)
 8009d08:	2201      	movs	r2, #1
 8009d0a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009d0c:	e067      	b.n	8009dde <vTaskSwitchContext+0xe6>
		xYieldPending = pdFALSE;
 8009d0e:	4b37      	ldr	r3, [pc, #220]	@ (8009dec <vTaskSwitchContext+0xf4>)
 8009d10:	2200      	movs	r2, #0
 8009d12:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8009d14:	4b36      	ldr	r3, [pc, #216]	@ (8009df0 <vTaskSwitchContext+0xf8>)
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d1a:	61fb      	str	r3, [r7, #28]
 8009d1c:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8009d20:	61bb      	str	r3, [r7, #24]
 8009d22:	69fb      	ldr	r3, [r7, #28]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	69ba      	ldr	r2, [r7, #24]
 8009d28:	429a      	cmp	r2, r3
 8009d2a:	d111      	bne.n	8009d50 <vTaskSwitchContext+0x58>
 8009d2c:	69fb      	ldr	r3, [r7, #28]
 8009d2e:	3304      	adds	r3, #4
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	69ba      	ldr	r2, [r7, #24]
 8009d34:	429a      	cmp	r2, r3
 8009d36:	d10b      	bne.n	8009d50 <vTaskSwitchContext+0x58>
 8009d38:	69fb      	ldr	r3, [r7, #28]
 8009d3a:	3308      	adds	r3, #8
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	69ba      	ldr	r2, [r7, #24]
 8009d40:	429a      	cmp	r2, r3
 8009d42:	d105      	bne.n	8009d50 <vTaskSwitchContext+0x58>
 8009d44:	69fb      	ldr	r3, [r7, #28]
 8009d46:	330c      	adds	r3, #12
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	69ba      	ldr	r2, [r7, #24]
 8009d4c:	429a      	cmp	r2, r3
 8009d4e:	d008      	beq.n	8009d62 <vTaskSwitchContext+0x6a>
 8009d50:	4b27      	ldr	r3, [pc, #156]	@ (8009df0 <vTaskSwitchContext+0xf8>)
 8009d52:	681a      	ldr	r2, [r3, #0]
 8009d54:	4b26      	ldr	r3, [pc, #152]	@ (8009df0 <vTaskSwitchContext+0xf8>)
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	3334      	adds	r3, #52	@ 0x34
 8009d5a:	4619      	mov	r1, r3
 8009d5c:	4610      	mov	r0, r2
 8009d5e:	f7f6 fc0f 	bl	8000580 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d62:	4b24      	ldr	r3, [pc, #144]	@ (8009df4 <vTaskSwitchContext+0xfc>)
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	fab3 f383 	clz	r3, r3
 8009d6e:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8009d70:	7afb      	ldrb	r3, [r7, #11]
 8009d72:	f1c3 031f 	rsb	r3, r3, #31
 8009d76:	617b      	str	r3, [r7, #20]
 8009d78:	491f      	ldr	r1, [pc, #124]	@ (8009df8 <vTaskSwitchContext+0x100>)
 8009d7a:	697a      	ldr	r2, [r7, #20]
 8009d7c:	4613      	mov	r3, r2
 8009d7e:	009b      	lsls	r3, r3, #2
 8009d80:	4413      	add	r3, r2
 8009d82:	009b      	lsls	r3, r3, #2
 8009d84:	440b      	add	r3, r1
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d10b      	bne.n	8009da4 <vTaskSwitchContext+0xac>
	__asm volatile
 8009d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d90:	f383 8811 	msr	BASEPRI, r3
 8009d94:	f3bf 8f6f 	isb	sy
 8009d98:	f3bf 8f4f 	dsb	sy
 8009d9c:	607b      	str	r3, [r7, #4]
}
 8009d9e:	bf00      	nop
 8009da0:	bf00      	nop
 8009da2:	e7fd      	b.n	8009da0 <vTaskSwitchContext+0xa8>
 8009da4:	697a      	ldr	r2, [r7, #20]
 8009da6:	4613      	mov	r3, r2
 8009da8:	009b      	lsls	r3, r3, #2
 8009daa:	4413      	add	r3, r2
 8009dac:	009b      	lsls	r3, r3, #2
 8009dae:	4a12      	ldr	r2, [pc, #72]	@ (8009df8 <vTaskSwitchContext+0x100>)
 8009db0:	4413      	add	r3, r2
 8009db2:	613b      	str	r3, [r7, #16]
 8009db4:	693b      	ldr	r3, [r7, #16]
 8009db6:	685b      	ldr	r3, [r3, #4]
 8009db8:	685a      	ldr	r2, [r3, #4]
 8009dba:	693b      	ldr	r3, [r7, #16]
 8009dbc:	605a      	str	r2, [r3, #4]
 8009dbe:	693b      	ldr	r3, [r7, #16]
 8009dc0:	685a      	ldr	r2, [r3, #4]
 8009dc2:	693b      	ldr	r3, [r7, #16]
 8009dc4:	3308      	adds	r3, #8
 8009dc6:	429a      	cmp	r2, r3
 8009dc8:	d104      	bne.n	8009dd4 <vTaskSwitchContext+0xdc>
 8009dca:	693b      	ldr	r3, [r7, #16]
 8009dcc:	685b      	ldr	r3, [r3, #4]
 8009dce:	685a      	ldr	r2, [r3, #4]
 8009dd0:	693b      	ldr	r3, [r7, #16]
 8009dd2:	605a      	str	r2, [r3, #4]
 8009dd4:	693b      	ldr	r3, [r7, #16]
 8009dd6:	685b      	ldr	r3, [r3, #4]
 8009dd8:	68db      	ldr	r3, [r3, #12]
 8009dda:	4a05      	ldr	r2, [pc, #20]	@ (8009df0 <vTaskSwitchContext+0xf8>)
 8009ddc:	6013      	str	r3, [r2, #0]
}
 8009dde:	bf00      	nop
 8009de0:	3720      	adds	r7, #32
 8009de2:	46bd      	mov	sp, r7
 8009de4:	bd80      	pop	{r7, pc}
 8009de6:	bf00      	nop
 8009de8:	200004cc 	.word	0x200004cc
 8009dec:	200004c0 	.word	0x200004c0
 8009df0:	200003ec 	.word	0x200003ec
 8009df4:	200004b4 	.word	0x200004b4
 8009df8:	200003f0 	.word	0x200003f0

08009dfc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009dfc:	b580      	push	{r7, lr}
 8009dfe:	b084      	sub	sp, #16
 8009e00:	af00      	add	r7, sp, #0
 8009e02:	6078      	str	r0, [r7, #4]
 8009e04:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d10b      	bne.n	8009e24 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009e0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e10:	f383 8811 	msr	BASEPRI, r3
 8009e14:	f3bf 8f6f 	isb	sy
 8009e18:	f3bf 8f4f 	dsb	sy
 8009e1c:	60fb      	str	r3, [r7, #12]
}
 8009e1e:	bf00      	nop
 8009e20:	bf00      	nop
 8009e22:	e7fd      	b.n	8009e20 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009e24:	4b07      	ldr	r3, [pc, #28]	@ (8009e44 <vTaskPlaceOnEventList+0x48>)
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	3318      	adds	r3, #24
 8009e2a:	4619      	mov	r1, r3
 8009e2c:	6878      	ldr	r0, [r7, #4]
 8009e2e:	f7ff fb25 	bl	800947c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009e32:	2101      	movs	r1, #1
 8009e34:	6838      	ldr	r0, [r7, #0]
 8009e36:	f000 f9b7 	bl	800a1a8 <prvAddCurrentTaskToDelayedList>
}
 8009e3a:	bf00      	nop
 8009e3c:	3710      	adds	r7, #16
 8009e3e:	46bd      	mov	sp, r7
 8009e40:	bd80      	pop	{r7, pc}
 8009e42:	bf00      	nop
 8009e44:	200003ec 	.word	0x200003ec

08009e48 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009e48:	b580      	push	{r7, lr}
 8009e4a:	b086      	sub	sp, #24
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	68db      	ldr	r3, [r3, #12]
 8009e54:	68db      	ldr	r3, [r3, #12]
 8009e56:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009e58:	693b      	ldr	r3, [r7, #16]
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d10b      	bne.n	8009e76 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009e5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e62:	f383 8811 	msr	BASEPRI, r3
 8009e66:	f3bf 8f6f 	isb	sy
 8009e6a:	f3bf 8f4f 	dsb	sy
 8009e6e:	60fb      	str	r3, [r7, #12]
}
 8009e70:	bf00      	nop
 8009e72:	bf00      	nop
 8009e74:	e7fd      	b.n	8009e72 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009e76:	693b      	ldr	r3, [r7, #16]
 8009e78:	3318      	adds	r3, #24
 8009e7a:	4618      	mov	r0, r3
 8009e7c:	f7ff fb37 	bl	80094ee <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009e80:	4b1d      	ldr	r3, [pc, #116]	@ (8009ef8 <xTaskRemoveFromEventList+0xb0>)
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d11c      	bne.n	8009ec2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009e88:	693b      	ldr	r3, [r7, #16]
 8009e8a:	3304      	adds	r3, #4
 8009e8c:	4618      	mov	r0, r3
 8009e8e:	f7ff fb2e 	bl	80094ee <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009e92:	693b      	ldr	r3, [r7, #16]
 8009e94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e96:	2201      	movs	r2, #1
 8009e98:	409a      	lsls	r2, r3
 8009e9a:	4b18      	ldr	r3, [pc, #96]	@ (8009efc <xTaskRemoveFromEventList+0xb4>)
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	4313      	orrs	r3, r2
 8009ea0:	4a16      	ldr	r2, [pc, #88]	@ (8009efc <xTaskRemoveFromEventList+0xb4>)
 8009ea2:	6013      	str	r3, [r2, #0]
 8009ea4:	693b      	ldr	r3, [r7, #16]
 8009ea6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ea8:	4613      	mov	r3, r2
 8009eaa:	009b      	lsls	r3, r3, #2
 8009eac:	4413      	add	r3, r2
 8009eae:	009b      	lsls	r3, r3, #2
 8009eb0:	4a13      	ldr	r2, [pc, #76]	@ (8009f00 <xTaskRemoveFromEventList+0xb8>)
 8009eb2:	441a      	add	r2, r3
 8009eb4:	693b      	ldr	r3, [r7, #16]
 8009eb6:	3304      	adds	r3, #4
 8009eb8:	4619      	mov	r1, r3
 8009eba:	4610      	mov	r0, r2
 8009ebc:	f7ff faba 	bl	8009434 <vListInsertEnd>
 8009ec0:	e005      	b.n	8009ece <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009ec2:	693b      	ldr	r3, [r7, #16]
 8009ec4:	3318      	adds	r3, #24
 8009ec6:	4619      	mov	r1, r3
 8009ec8:	480e      	ldr	r0, [pc, #56]	@ (8009f04 <xTaskRemoveFromEventList+0xbc>)
 8009eca:	f7ff fab3 	bl	8009434 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009ece:	693b      	ldr	r3, [r7, #16]
 8009ed0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ed2:	4b0d      	ldr	r3, [pc, #52]	@ (8009f08 <xTaskRemoveFromEventList+0xc0>)
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ed8:	429a      	cmp	r2, r3
 8009eda:	d905      	bls.n	8009ee8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009edc:	2301      	movs	r3, #1
 8009ede:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009ee0:	4b0a      	ldr	r3, [pc, #40]	@ (8009f0c <xTaskRemoveFromEventList+0xc4>)
 8009ee2:	2201      	movs	r2, #1
 8009ee4:	601a      	str	r2, [r3, #0]
 8009ee6:	e001      	b.n	8009eec <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8009ee8:	2300      	movs	r3, #0
 8009eea:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009eec:	697b      	ldr	r3, [r7, #20]
}
 8009eee:	4618      	mov	r0, r3
 8009ef0:	3718      	adds	r7, #24
 8009ef2:	46bd      	mov	sp, r7
 8009ef4:	bd80      	pop	{r7, pc}
 8009ef6:	bf00      	nop
 8009ef8:	200004cc 	.word	0x200004cc
 8009efc:	200004b4 	.word	0x200004b4
 8009f00:	200003f0 	.word	0x200003f0
 8009f04:	20000484 	.word	0x20000484
 8009f08:	200003ec 	.word	0x200003ec
 8009f0c:	200004c0 	.word	0x200004c0

08009f10 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009f10:	b480      	push	{r7}
 8009f12:	b083      	sub	sp, #12
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009f18:	4b06      	ldr	r3, [pc, #24]	@ (8009f34 <vTaskInternalSetTimeOutState+0x24>)
 8009f1a:	681a      	ldr	r2, [r3, #0]
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009f20:	4b05      	ldr	r3, [pc, #20]	@ (8009f38 <vTaskInternalSetTimeOutState+0x28>)
 8009f22:	681a      	ldr	r2, [r3, #0]
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	605a      	str	r2, [r3, #4]
}
 8009f28:	bf00      	nop
 8009f2a:	370c      	adds	r7, #12
 8009f2c:	46bd      	mov	sp, r7
 8009f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f32:	4770      	bx	lr
 8009f34:	200004c4 	.word	0x200004c4
 8009f38:	200004b0 	.word	0x200004b0

08009f3c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009f3c:	b580      	push	{r7, lr}
 8009f3e:	b088      	sub	sp, #32
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	6078      	str	r0, [r7, #4]
 8009f44:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d10b      	bne.n	8009f64 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009f4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f50:	f383 8811 	msr	BASEPRI, r3
 8009f54:	f3bf 8f6f 	isb	sy
 8009f58:	f3bf 8f4f 	dsb	sy
 8009f5c:	613b      	str	r3, [r7, #16]
}
 8009f5e:	bf00      	nop
 8009f60:	bf00      	nop
 8009f62:	e7fd      	b.n	8009f60 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009f64:	683b      	ldr	r3, [r7, #0]
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d10b      	bne.n	8009f82 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009f6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f6e:	f383 8811 	msr	BASEPRI, r3
 8009f72:	f3bf 8f6f 	isb	sy
 8009f76:	f3bf 8f4f 	dsb	sy
 8009f7a:	60fb      	str	r3, [r7, #12]
}
 8009f7c:	bf00      	nop
 8009f7e:	bf00      	nop
 8009f80:	e7fd      	b.n	8009f7e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009f82:	f000 f991 	bl	800a2a8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009f86:	4b1d      	ldr	r3, [pc, #116]	@ (8009ffc <xTaskCheckForTimeOut+0xc0>)
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	685b      	ldr	r3, [r3, #4]
 8009f90:	69ba      	ldr	r2, [r7, #24]
 8009f92:	1ad3      	subs	r3, r2, r3
 8009f94:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009f96:	683b      	ldr	r3, [r7, #0]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f9e:	d102      	bne.n	8009fa6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009fa0:	2300      	movs	r3, #0
 8009fa2:	61fb      	str	r3, [r7, #28]
 8009fa4:	e023      	b.n	8009fee <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681a      	ldr	r2, [r3, #0]
 8009faa:	4b15      	ldr	r3, [pc, #84]	@ (800a000 <xTaskCheckForTimeOut+0xc4>)
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	429a      	cmp	r2, r3
 8009fb0:	d007      	beq.n	8009fc2 <xTaskCheckForTimeOut+0x86>
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	685b      	ldr	r3, [r3, #4]
 8009fb6:	69ba      	ldr	r2, [r7, #24]
 8009fb8:	429a      	cmp	r2, r3
 8009fba:	d302      	bcc.n	8009fc2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009fbc:	2301      	movs	r3, #1
 8009fbe:	61fb      	str	r3, [r7, #28]
 8009fc0:	e015      	b.n	8009fee <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009fc2:	683b      	ldr	r3, [r7, #0]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	697a      	ldr	r2, [r7, #20]
 8009fc8:	429a      	cmp	r2, r3
 8009fca:	d20b      	bcs.n	8009fe4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009fcc:	683b      	ldr	r3, [r7, #0]
 8009fce:	681a      	ldr	r2, [r3, #0]
 8009fd0:	697b      	ldr	r3, [r7, #20]
 8009fd2:	1ad2      	subs	r2, r2, r3
 8009fd4:	683b      	ldr	r3, [r7, #0]
 8009fd6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009fd8:	6878      	ldr	r0, [r7, #4]
 8009fda:	f7ff ff99 	bl	8009f10 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009fde:	2300      	movs	r3, #0
 8009fe0:	61fb      	str	r3, [r7, #28]
 8009fe2:	e004      	b.n	8009fee <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009fe4:	683b      	ldr	r3, [r7, #0]
 8009fe6:	2200      	movs	r2, #0
 8009fe8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009fea:	2301      	movs	r3, #1
 8009fec:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009fee:	f000 f98d 	bl	800a30c <vPortExitCritical>

	return xReturn;
 8009ff2:	69fb      	ldr	r3, [r7, #28]
}
 8009ff4:	4618      	mov	r0, r3
 8009ff6:	3720      	adds	r7, #32
 8009ff8:	46bd      	mov	sp, r7
 8009ffa:	bd80      	pop	{r7, pc}
 8009ffc:	200004b0 	.word	0x200004b0
 800a000:	200004c4 	.word	0x200004c4

0800a004 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a004:	b480      	push	{r7}
 800a006:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a008:	4b03      	ldr	r3, [pc, #12]	@ (800a018 <vTaskMissedYield+0x14>)
 800a00a:	2201      	movs	r2, #1
 800a00c:	601a      	str	r2, [r3, #0]
}
 800a00e:	bf00      	nop
 800a010:	46bd      	mov	sp, r7
 800a012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a016:	4770      	bx	lr
 800a018:	200004c0 	.word	0x200004c0

0800a01c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a01c:	b480      	push	{r7}
 800a01e:	b083      	sub	sp, #12
 800a020:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a022:	4b0c      	ldr	r3, [pc, #48]	@ (800a054 <prvResetNextTaskUnblockTime+0x38>)
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d104      	bne.n	800a036 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a02c:	4b0a      	ldr	r3, [pc, #40]	@ (800a058 <prvResetNextTaskUnblockTime+0x3c>)
 800a02e:	f04f 32ff 	mov.w	r2, #4294967295
 800a032:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a034:	e008      	b.n	800a048 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a036:	4b07      	ldr	r3, [pc, #28]	@ (800a054 <prvResetNextTaskUnblockTime+0x38>)
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	68db      	ldr	r3, [r3, #12]
 800a03c:	68db      	ldr	r3, [r3, #12]
 800a03e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	685b      	ldr	r3, [r3, #4]
 800a044:	4a04      	ldr	r2, [pc, #16]	@ (800a058 <prvResetNextTaskUnblockTime+0x3c>)
 800a046:	6013      	str	r3, [r2, #0]
}
 800a048:	bf00      	nop
 800a04a:	370c      	adds	r7, #12
 800a04c:	46bd      	mov	sp, r7
 800a04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a052:	4770      	bx	lr
 800a054:	2000047c 	.word	0x2000047c
 800a058:	200004c8 	.word	0x200004c8

0800a05c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a05c:	b480      	push	{r7}
 800a05e:	b083      	sub	sp, #12
 800a060:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a062:	4b0b      	ldr	r3, [pc, #44]	@ (800a090 <xTaskGetSchedulerState+0x34>)
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	2b00      	cmp	r3, #0
 800a068:	d102      	bne.n	800a070 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a06a:	2301      	movs	r3, #1
 800a06c:	607b      	str	r3, [r7, #4]
 800a06e:	e008      	b.n	800a082 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a070:	4b08      	ldr	r3, [pc, #32]	@ (800a094 <xTaskGetSchedulerState+0x38>)
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	2b00      	cmp	r3, #0
 800a076:	d102      	bne.n	800a07e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a078:	2302      	movs	r3, #2
 800a07a:	607b      	str	r3, [r7, #4]
 800a07c:	e001      	b.n	800a082 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a07e:	2300      	movs	r3, #0
 800a080:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a082:	687b      	ldr	r3, [r7, #4]
	}
 800a084:	4618      	mov	r0, r3
 800a086:	370c      	adds	r7, #12
 800a088:	46bd      	mov	sp, r7
 800a08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a08e:	4770      	bx	lr
 800a090:	200004b8 	.word	0x200004b8
 800a094:	200004cc 	.word	0x200004cc

0800a098 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a098:	b580      	push	{r7, lr}
 800a09a:	b086      	sub	sp, #24
 800a09c:	af00      	add	r7, sp, #0
 800a09e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d070      	beq.n	800a190 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a0ae:	4b3b      	ldr	r3, [pc, #236]	@ (800a19c <xTaskPriorityDisinherit+0x104>)
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	693a      	ldr	r2, [r7, #16]
 800a0b4:	429a      	cmp	r2, r3
 800a0b6:	d00b      	beq.n	800a0d0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a0b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0bc:	f383 8811 	msr	BASEPRI, r3
 800a0c0:	f3bf 8f6f 	isb	sy
 800a0c4:	f3bf 8f4f 	dsb	sy
 800a0c8:	60fb      	str	r3, [r7, #12]
}
 800a0ca:	bf00      	nop
 800a0cc:	bf00      	nop
 800a0ce:	e7fd      	b.n	800a0cc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a0d0:	693b      	ldr	r3, [r7, #16]
 800a0d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d10b      	bne.n	800a0f0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a0d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0dc:	f383 8811 	msr	BASEPRI, r3
 800a0e0:	f3bf 8f6f 	isb	sy
 800a0e4:	f3bf 8f4f 	dsb	sy
 800a0e8:	60bb      	str	r3, [r7, #8]
}
 800a0ea:	bf00      	nop
 800a0ec:	bf00      	nop
 800a0ee:	e7fd      	b.n	800a0ec <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a0f0:	693b      	ldr	r3, [r7, #16]
 800a0f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a0f4:	1e5a      	subs	r2, r3, #1
 800a0f6:	693b      	ldr	r3, [r7, #16]
 800a0f8:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a0fa:	693b      	ldr	r3, [r7, #16]
 800a0fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0fe:	693b      	ldr	r3, [r7, #16]
 800a100:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a102:	429a      	cmp	r2, r3
 800a104:	d044      	beq.n	800a190 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a106:	693b      	ldr	r3, [r7, #16]
 800a108:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d140      	bne.n	800a190 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a10e:	693b      	ldr	r3, [r7, #16]
 800a110:	3304      	adds	r3, #4
 800a112:	4618      	mov	r0, r3
 800a114:	f7ff f9eb 	bl	80094ee <uxListRemove>
 800a118:	4603      	mov	r3, r0
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d115      	bne.n	800a14a <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a11e:	693b      	ldr	r3, [r7, #16]
 800a120:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a122:	491f      	ldr	r1, [pc, #124]	@ (800a1a0 <xTaskPriorityDisinherit+0x108>)
 800a124:	4613      	mov	r3, r2
 800a126:	009b      	lsls	r3, r3, #2
 800a128:	4413      	add	r3, r2
 800a12a:	009b      	lsls	r3, r3, #2
 800a12c:	440b      	add	r3, r1
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	2b00      	cmp	r3, #0
 800a132:	d10a      	bne.n	800a14a <xTaskPriorityDisinherit+0xb2>
 800a134:	693b      	ldr	r3, [r7, #16]
 800a136:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a138:	2201      	movs	r2, #1
 800a13a:	fa02 f303 	lsl.w	r3, r2, r3
 800a13e:	43da      	mvns	r2, r3
 800a140:	4b18      	ldr	r3, [pc, #96]	@ (800a1a4 <xTaskPriorityDisinherit+0x10c>)
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	4013      	ands	r3, r2
 800a146:	4a17      	ldr	r2, [pc, #92]	@ (800a1a4 <xTaskPriorityDisinherit+0x10c>)
 800a148:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a14a:	693b      	ldr	r3, [r7, #16]
 800a14c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a14e:	693b      	ldr	r3, [r7, #16]
 800a150:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a152:	693b      	ldr	r3, [r7, #16]
 800a154:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a156:	f1c3 0207 	rsb	r2, r3, #7
 800a15a:	693b      	ldr	r3, [r7, #16]
 800a15c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a15e:	693b      	ldr	r3, [r7, #16]
 800a160:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a162:	2201      	movs	r2, #1
 800a164:	409a      	lsls	r2, r3
 800a166:	4b0f      	ldr	r3, [pc, #60]	@ (800a1a4 <xTaskPriorityDisinherit+0x10c>)
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	4313      	orrs	r3, r2
 800a16c:	4a0d      	ldr	r2, [pc, #52]	@ (800a1a4 <xTaskPriorityDisinherit+0x10c>)
 800a16e:	6013      	str	r3, [r2, #0]
 800a170:	693b      	ldr	r3, [r7, #16]
 800a172:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a174:	4613      	mov	r3, r2
 800a176:	009b      	lsls	r3, r3, #2
 800a178:	4413      	add	r3, r2
 800a17a:	009b      	lsls	r3, r3, #2
 800a17c:	4a08      	ldr	r2, [pc, #32]	@ (800a1a0 <xTaskPriorityDisinherit+0x108>)
 800a17e:	441a      	add	r2, r3
 800a180:	693b      	ldr	r3, [r7, #16]
 800a182:	3304      	adds	r3, #4
 800a184:	4619      	mov	r1, r3
 800a186:	4610      	mov	r0, r2
 800a188:	f7ff f954 	bl	8009434 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a18c:	2301      	movs	r3, #1
 800a18e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a190:	697b      	ldr	r3, [r7, #20]
	}
 800a192:	4618      	mov	r0, r3
 800a194:	3718      	adds	r7, #24
 800a196:	46bd      	mov	sp, r7
 800a198:	bd80      	pop	{r7, pc}
 800a19a:	bf00      	nop
 800a19c:	200003ec 	.word	0x200003ec
 800a1a0:	200003f0 	.word	0x200003f0
 800a1a4:	200004b4 	.word	0x200004b4

0800a1a8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a1a8:	b580      	push	{r7, lr}
 800a1aa:	b084      	sub	sp, #16
 800a1ac:	af00      	add	r7, sp, #0
 800a1ae:	6078      	str	r0, [r7, #4]
 800a1b0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a1b2:	4b29      	ldr	r3, [pc, #164]	@ (800a258 <prvAddCurrentTaskToDelayedList+0xb0>)
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a1b8:	4b28      	ldr	r3, [pc, #160]	@ (800a25c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	3304      	adds	r3, #4
 800a1be:	4618      	mov	r0, r3
 800a1c0:	f7ff f995 	bl	80094ee <uxListRemove>
 800a1c4:	4603      	mov	r3, r0
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d10b      	bne.n	800a1e2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800a1ca:	4b24      	ldr	r3, [pc, #144]	@ (800a25c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1d0:	2201      	movs	r2, #1
 800a1d2:	fa02 f303 	lsl.w	r3, r2, r3
 800a1d6:	43da      	mvns	r2, r3
 800a1d8:	4b21      	ldr	r3, [pc, #132]	@ (800a260 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	4013      	ands	r3, r2
 800a1de:	4a20      	ldr	r2, [pc, #128]	@ (800a260 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a1e0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1e8:	d10a      	bne.n	800a200 <prvAddCurrentTaskToDelayedList+0x58>
 800a1ea:	683b      	ldr	r3, [r7, #0]
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d007      	beq.n	800a200 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a1f0:	4b1a      	ldr	r3, [pc, #104]	@ (800a25c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	3304      	adds	r3, #4
 800a1f6:	4619      	mov	r1, r3
 800a1f8:	481a      	ldr	r0, [pc, #104]	@ (800a264 <prvAddCurrentTaskToDelayedList+0xbc>)
 800a1fa:	f7ff f91b 	bl	8009434 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a1fe:	e026      	b.n	800a24e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a200:	68fa      	ldr	r2, [r7, #12]
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	4413      	add	r3, r2
 800a206:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a208:	4b14      	ldr	r3, [pc, #80]	@ (800a25c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	68ba      	ldr	r2, [r7, #8]
 800a20e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a210:	68ba      	ldr	r2, [r7, #8]
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	429a      	cmp	r2, r3
 800a216:	d209      	bcs.n	800a22c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a218:	4b13      	ldr	r3, [pc, #76]	@ (800a268 <prvAddCurrentTaskToDelayedList+0xc0>)
 800a21a:	681a      	ldr	r2, [r3, #0]
 800a21c:	4b0f      	ldr	r3, [pc, #60]	@ (800a25c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	3304      	adds	r3, #4
 800a222:	4619      	mov	r1, r3
 800a224:	4610      	mov	r0, r2
 800a226:	f7ff f929 	bl	800947c <vListInsert>
}
 800a22a:	e010      	b.n	800a24e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a22c:	4b0f      	ldr	r3, [pc, #60]	@ (800a26c <prvAddCurrentTaskToDelayedList+0xc4>)
 800a22e:	681a      	ldr	r2, [r3, #0]
 800a230:	4b0a      	ldr	r3, [pc, #40]	@ (800a25c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	3304      	adds	r3, #4
 800a236:	4619      	mov	r1, r3
 800a238:	4610      	mov	r0, r2
 800a23a:	f7ff f91f 	bl	800947c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a23e:	4b0c      	ldr	r3, [pc, #48]	@ (800a270 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	68ba      	ldr	r2, [r7, #8]
 800a244:	429a      	cmp	r2, r3
 800a246:	d202      	bcs.n	800a24e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a248:	4a09      	ldr	r2, [pc, #36]	@ (800a270 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a24a:	68bb      	ldr	r3, [r7, #8]
 800a24c:	6013      	str	r3, [r2, #0]
}
 800a24e:	bf00      	nop
 800a250:	3710      	adds	r7, #16
 800a252:	46bd      	mov	sp, r7
 800a254:	bd80      	pop	{r7, pc}
 800a256:	bf00      	nop
 800a258:	200004b0 	.word	0x200004b0
 800a25c:	200003ec 	.word	0x200003ec
 800a260:	200004b4 	.word	0x200004b4
 800a264:	20000498 	.word	0x20000498
 800a268:	20000480 	.word	0x20000480
 800a26c:	2000047c 	.word	0x2000047c
 800a270:	200004c8 	.word	0x200004c8
	...

0800a280 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a280:	4b07      	ldr	r3, [pc, #28]	@ (800a2a0 <pxCurrentTCBConst2>)
 800a282:	6819      	ldr	r1, [r3, #0]
 800a284:	6808      	ldr	r0, [r1, #0]
 800a286:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a28a:	f380 8809 	msr	PSP, r0
 800a28e:	f3bf 8f6f 	isb	sy
 800a292:	f04f 0000 	mov.w	r0, #0
 800a296:	f380 8811 	msr	BASEPRI, r0
 800a29a:	4770      	bx	lr
 800a29c:	f3af 8000 	nop.w

0800a2a0 <pxCurrentTCBConst2>:
 800a2a0:	200003ec 	.word	0x200003ec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a2a4:	bf00      	nop
 800a2a6:	bf00      	nop

0800a2a8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a2a8:	b480      	push	{r7}
 800a2aa:	b083      	sub	sp, #12
 800a2ac:	af00      	add	r7, sp, #0
	__asm volatile
 800a2ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2b2:	f383 8811 	msr	BASEPRI, r3
 800a2b6:	f3bf 8f6f 	isb	sy
 800a2ba:	f3bf 8f4f 	dsb	sy
 800a2be:	607b      	str	r3, [r7, #4]
}
 800a2c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a2c2:	4b10      	ldr	r3, [pc, #64]	@ (800a304 <vPortEnterCritical+0x5c>)
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	3301      	adds	r3, #1
 800a2c8:	4a0e      	ldr	r2, [pc, #56]	@ (800a304 <vPortEnterCritical+0x5c>)
 800a2ca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a2cc:	4b0d      	ldr	r3, [pc, #52]	@ (800a304 <vPortEnterCritical+0x5c>)
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	2b01      	cmp	r3, #1
 800a2d2:	d110      	bne.n	800a2f6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a2d4:	4b0c      	ldr	r3, [pc, #48]	@ (800a308 <vPortEnterCritical+0x60>)
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	b2db      	uxtb	r3, r3
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d00b      	beq.n	800a2f6 <vPortEnterCritical+0x4e>
	__asm volatile
 800a2de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2e2:	f383 8811 	msr	BASEPRI, r3
 800a2e6:	f3bf 8f6f 	isb	sy
 800a2ea:	f3bf 8f4f 	dsb	sy
 800a2ee:	603b      	str	r3, [r7, #0]
}
 800a2f0:	bf00      	nop
 800a2f2:	bf00      	nop
 800a2f4:	e7fd      	b.n	800a2f2 <vPortEnterCritical+0x4a>
	}
}
 800a2f6:	bf00      	nop
 800a2f8:	370c      	adds	r7, #12
 800a2fa:	46bd      	mov	sp, r7
 800a2fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a300:	4770      	bx	lr
 800a302:	bf00      	nop
 800a304:	2000000c 	.word	0x2000000c
 800a308:	e000ed04 	.word	0xe000ed04

0800a30c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a30c:	b480      	push	{r7}
 800a30e:	b083      	sub	sp, #12
 800a310:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a312:	4b12      	ldr	r3, [pc, #72]	@ (800a35c <vPortExitCritical+0x50>)
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	2b00      	cmp	r3, #0
 800a318:	d10b      	bne.n	800a332 <vPortExitCritical+0x26>
	__asm volatile
 800a31a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a31e:	f383 8811 	msr	BASEPRI, r3
 800a322:	f3bf 8f6f 	isb	sy
 800a326:	f3bf 8f4f 	dsb	sy
 800a32a:	607b      	str	r3, [r7, #4]
}
 800a32c:	bf00      	nop
 800a32e:	bf00      	nop
 800a330:	e7fd      	b.n	800a32e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a332:	4b0a      	ldr	r3, [pc, #40]	@ (800a35c <vPortExitCritical+0x50>)
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	3b01      	subs	r3, #1
 800a338:	4a08      	ldr	r2, [pc, #32]	@ (800a35c <vPortExitCritical+0x50>)
 800a33a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a33c:	4b07      	ldr	r3, [pc, #28]	@ (800a35c <vPortExitCritical+0x50>)
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	2b00      	cmp	r3, #0
 800a342:	d105      	bne.n	800a350 <vPortExitCritical+0x44>
 800a344:	2300      	movs	r3, #0
 800a346:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a348:	683b      	ldr	r3, [r7, #0]
 800a34a:	f383 8811 	msr	BASEPRI, r3
}
 800a34e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a350:	bf00      	nop
 800a352:	370c      	adds	r7, #12
 800a354:	46bd      	mov	sp, r7
 800a356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a35a:	4770      	bx	lr
 800a35c:	2000000c 	.word	0x2000000c

0800a360 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a360:	f3ef 8009 	mrs	r0, PSP
 800a364:	f3bf 8f6f 	isb	sy
 800a368:	4b15      	ldr	r3, [pc, #84]	@ (800a3c0 <pxCurrentTCBConst>)
 800a36a:	681a      	ldr	r2, [r3, #0]
 800a36c:	f01e 0f10 	tst.w	lr, #16
 800a370:	bf08      	it	eq
 800a372:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a376:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a37a:	6010      	str	r0, [r2, #0]
 800a37c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a380:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a384:	f380 8811 	msr	BASEPRI, r0
 800a388:	f3bf 8f4f 	dsb	sy
 800a38c:	f3bf 8f6f 	isb	sy
 800a390:	f7ff fcb2 	bl	8009cf8 <vTaskSwitchContext>
 800a394:	f04f 0000 	mov.w	r0, #0
 800a398:	f380 8811 	msr	BASEPRI, r0
 800a39c:	bc09      	pop	{r0, r3}
 800a39e:	6819      	ldr	r1, [r3, #0]
 800a3a0:	6808      	ldr	r0, [r1, #0]
 800a3a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3a6:	f01e 0f10 	tst.w	lr, #16
 800a3aa:	bf08      	it	eq
 800a3ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a3b0:	f380 8809 	msr	PSP, r0
 800a3b4:	f3bf 8f6f 	isb	sy
 800a3b8:	4770      	bx	lr
 800a3ba:	bf00      	nop
 800a3bc:	f3af 8000 	nop.w

0800a3c0 <pxCurrentTCBConst>:
 800a3c0:	200003ec 	.word	0x200003ec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a3c4:	bf00      	nop
 800a3c6:	bf00      	nop

0800a3c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a3c8:	b580      	push	{r7, lr}
 800a3ca:	b082      	sub	sp, #8
 800a3cc:	af00      	add	r7, sp, #0
	__asm volatile
 800a3ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3d2:	f383 8811 	msr	BASEPRI, r3
 800a3d6:	f3bf 8f6f 	isb	sy
 800a3da:	f3bf 8f4f 	dsb	sy
 800a3de:	607b      	str	r3, [r7, #4]
}
 800a3e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a3e2:	f7ff fbcf 	bl	8009b84 <xTaskIncrementTick>
 800a3e6:	4603      	mov	r3, r0
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d003      	beq.n	800a3f4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a3ec:	4b06      	ldr	r3, [pc, #24]	@ (800a408 <SysTick_Handler+0x40>)
 800a3ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a3f2:	601a      	str	r2, [r3, #0]
 800a3f4:	2300      	movs	r3, #0
 800a3f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a3f8:	683b      	ldr	r3, [r7, #0]
 800a3fa:	f383 8811 	msr	BASEPRI, r3
}
 800a3fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a400:	bf00      	nop
 800a402:	3708      	adds	r7, #8
 800a404:	46bd      	mov	sp, r7
 800a406:	bd80      	pop	{r7, pc}
 800a408:	e000ed04 	.word	0xe000ed04

0800a40c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a40c:	b480      	push	{r7}
 800a40e:	b085      	sub	sp, #20
 800a410:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a412:	f3ef 8305 	mrs	r3, IPSR
 800a416:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	2b0f      	cmp	r3, #15
 800a41c:	d915      	bls.n	800a44a <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a41e:	4a18      	ldr	r2, [pc, #96]	@ (800a480 <vPortValidateInterruptPriority+0x74>)
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	4413      	add	r3, r2
 800a424:	781b      	ldrb	r3, [r3, #0]
 800a426:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a428:	4b16      	ldr	r3, [pc, #88]	@ (800a484 <vPortValidateInterruptPriority+0x78>)
 800a42a:	781b      	ldrb	r3, [r3, #0]
 800a42c:	7afa      	ldrb	r2, [r7, #11]
 800a42e:	429a      	cmp	r2, r3
 800a430:	d20b      	bcs.n	800a44a <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a432:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a436:	f383 8811 	msr	BASEPRI, r3
 800a43a:	f3bf 8f6f 	isb	sy
 800a43e:	f3bf 8f4f 	dsb	sy
 800a442:	607b      	str	r3, [r7, #4]
}
 800a444:	bf00      	nop
 800a446:	bf00      	nop
 800a448:	e7fd      	b.n	800a446 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a44a:	4b0f      	ldr	r3, [pc, #60]	@ (800a488 <vPortValidateInterruptPriority+0x7c>)
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a452:	4b0e      	ldr	r3, [pc, #56]	@ (800a48c <vPortValidateInterruptPriority+0x80>)
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	429a      	cmp	r2, r3
 800a458:	d90b      	bls.n	800a472 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a45a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a45e:	f383 8811 	msr	BASEPRI, r3
 800a462:	f3bf 8f6f 	isb	sy
 800a466:	f3bf 8f4f 	dsb	sy
 800a46a:	603b      	str	r3, [r7, #0]
}
 800a46c:	bf00      	nop
 800a46e:	bf00      	nop
 800a470:	e7fd      	b.n	800a46e <vPortValidateInterruptPriority+0x62>
	}
 800a472:	bf00      	nop
 800a474:	3714      	adds	r7, #20
 800a476:	46bd      	mov	sp, r7
 800a478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a47c:	4770      	bx	lr
 800a47e:	bf00      	nop
 800a480:	e000e3f0 	.word	0xe000e3f0
 800a484:	200004d0 	.word	0x200004d0
 800a488:	e000ed0c 	.word	0xe000ed0c
 800a48c:	200004d4 	.word	0x200004d4

0800a490 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800a490:	b580      	push	{r7, lr}
 800a492:	b082      	sub	sp, #8
 800a494:	af00      	add	r7, sp, #0
 800a496:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a49e:	4618      	mov	r0, r3
 800a4a0:	f7fe fe9a 	bl	80091d8 <USBH_LL_IncTimer>
}
 800a4a4:	bf00      	nop
 800a4a6:	3708      	adds	r7, #8
 800a4a8:	46bd      	mov	sp, r7
 800a4aa:	bd80      	pop	{r7, pc}

0800a4ac <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a4ac:	b580      	push	{r7, lr}
 800a4ae:	b082      	sub	sp, #8
 800a4b0:	af00      	add	r7, sp, #0
 800a4b2:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a4ba:	4618      	mov	r0, r3
 800a4bc:	f7fe fede 	bl	800927c <USBH_LL_Connect>
}
 800a4c0:	bf00      	nop
 800a4c2:	3708      	adds	r7, #8
 800a4c4:	46bd      	mov	sp, r7
 800a4c6:	bd80      	pop	{r7, pc}

0800a4c8 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a4c8:	b580      	push	{r7, lr}
 800a4ca:	b082      	sub	sp, #8
 800a4cc:	af00      	add	r7, sp, #0
 800a4ce:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a4d6:	4618      	mov	r0, r3
 800a4d8:	f7fe fef3 	bl	80092c2 <USBH_LL_Disconnect>
}
 800a4dc:	bf00      	nop
 800a4de:	3708      	adds	r7, #8
 800a4e0:	46bd      	mov	sp, r7
 800a4e2:	bd80      	pop	{r7, pc}

0800a4e4 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800a4e4:	b580      	push	{r7, lr}
 800a4e6:	b082      	sub	sp, #8
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]
 800a4ec:	460b      	mov	r3, r1
 800a4ee:	70fb      	strb	r3, [r7, #3]
 800a4f0:	4613      	mov	r3, r2
 800a4f2:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a4fa:	4618      	mov	r0, r3
 800a4fc:	f7fe ff13 	bl	8009326 <USBH_LL_NotifyURBChange>
#endif
}
 800a500:	bf00      	nop
 800a502:	3708      	adds	r7, #8
 800a504:	46bd      	mov	sp, r7
 800a506:	bd80      	pop	{r7, pc}

0800a508 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a508:	b580      	push	{r7, lr}
 800a50a:	b082      	sub	sp, #8
 800a50c:	af00      	add	r7, sp, #0
 800a50e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a516:	4618      	mov	r0, r3
 800a518:	f7fe fe88 	bl	800922c <USBH_LL_PortEnabled>
}
 800a51c:	bf00      	nop
 800a51e:	3708      	adds	r7, #8
 800a520:	46bd      	mov	sp, r7
 800a522:	bd80      	pop	{r7, pc}

0800a524 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a524:	b580      	push	{r7, lr}
 800a526:	b082      	sub	sp, #8
 800a528:	af00      	add	r7, sp, #0
 800a52a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a532:	4618      	mov	r0, r3
 800a534:	f7fe fe94 	bl	8009260 <USBH_LL_PortDisabled>
}
 800a538:	bf00      	nop
 800a53a:	3708      	adds	r7, #8
 800a53c:	46bd      	mov	sp, r7
 800a53e:	bd80      	pop	{r7, pc}

0800a540 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800a540:	b580      	push	{r7, lr}
 800a542:	b084      	sub	sp, #16
 800a544:	af00      	add	r7, sp, #0
 800a546:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a548:	2300      	movs	r3, #0
 800a54a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a54c:	2300      	movs	r3, #0
 800a54e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a556:	4618      	mov	r0, r3
 800a558:	f7f8 fc97 	bl	8002e8a <HAL_HCD_Stop>
 800a55c:	4603      	mov	r3, r0
 800a55e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a560:	7bfb      	ldrb	r3, [r7, #15]
 800a562:	4618      	mov	r0, r3
 800a564:	f000 f808 	bl	800a578 <USBH_Get_USB_Status>
 800a568:	4603      	mov	r3, r0
 800a56a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a56c:	7bbb      	ldrb	r3, [r7, #14]
}
 800a56e:	4618      	mov	r0, r3
 800a570:	3710      	adds	r7, #16
 800a572:	46bd      	mov	sp, r7
 800a574:	bd80      	pop	{r7, pc}
	...

0800a578 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a578:	b480      	push	{r7}
 800a57a:	b085      	sub	sp, #20
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	4603      	mov	r3, r0
 800a580:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a582:	2300      	movs	r3, #0
 800a584:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a586:	79fb      	ldrb	r3, [r7, #7]
 800a588:	2b03      	cmp	r3, #3
 800a58a:	d817      	bhi.n	800a5bc <USBH_Get_USB_Status+0x44>
 800a58c:	a201      	add	r2, pc, #4	@ (adr r2, 800a594 <USBH_Get_USB_Status+0x1c>)
 800a58e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a592:	bf00      	nop
 800a594:	0800a5a5 	.word	0x0800a5a5
 800a598:	0800a5ab 	.word	0x0800a5ab
 800a59c:	0800a5b1 	.word	0x0800a5b1
 800a5a0:	0800a5b7 	.word	0x0800a5b7
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800a5a4:	2300      	movs	r3, #0
 800a5a6:	73fb      	strb	r3, [r7, #15]
    break;
 800a5a8:	e00b      	b.n	800a5c2 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800a5aa:	2302      	movs	r3, #2
 800a5ac:	73fb      	strb	r3, [r7, #15]
    break;
 800a5ae:	e008      	b.n	800a5c2 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800a5b0:	2301      	movs	r3, #1
 800a5b2:	73fb      	strb	r3, [r7, #15]
    break;
 800a5b4:	e005      	b.n	800a5c2 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800a5b6:	2302      	movs	r3, #2
 800a5b8:	73fb      	strb	r3, [r7, #15]
    break;
 800a5ba:	e002      	b.n	800a5c2 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800a5bc:	2302      	movs	r3, #2
 800a5be:	73fb      	strb	r3, [r7, #15]
    break;
 800a5c0:	bf00      	nop
  }
  return usb_status;
 800a5c2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5c4:	4618      	mov	r0, r3
 800a5c6:	3714      	adds	r7, #20
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ce:	4770      	bx	lr

0800a5d0 <sbrk_aligned>:
 800a5d0:	b570      	push	{r4, r5, r6, lr}
 800a5d2:	4e0f      	ldr	r6, [pc, #60]	@ (800a610 <sbrk_aligned+0x40>)
 800a5d4:	460c      	mov	r4, r1
 800a5d6:	6831      	ldr	r1, [r6, #0]
 800a5d8:	4605      	mov	r5, r0
 800a5da:	b911      	cbnz	r1, 800a5e2 <sbrk_aligned+0x12>
 800a5dc:	f000 fbac 	bl	800ad38 <_sbrk_r>
 800a5e0:	6030      	str	r0, [r6, #0]
 800a5e2:	4621      	mov	r1, r4
 800a5e4:	4628      	mov	r0, r5
 800a5e6:	f000 fba7 	bl	800ad38 <_sbrk_r>
 800a5ea:	1c43      	adds	r3, r0, #1
 800a5ec:	d103      	bne.n	800a5f6 <sbrk_aligned+0x26>
 800a5ee:	f04f 34ff 	mov.w	r4, #4294967295
 800a5f2:	4620      	mov	r0, r4
 800a5f4:	bd70      	pop	{r4, r5, r6, pc}
 800a5f6:	1cc4      	adds	r4, r0, #3
 800a5f8:	f024 0403 	bic.w	r4, r4, #3
 800a5fc:	42a0      	cmp	r0, r4
 800a5fe:	d0f8      	beq.n	800a5f2 <sbrk_aligned+0x22>
 800a600:	1a21      	subs	r1, r4, r0
 800a602:	4628      	mov	r0, r5
 800a604:	f000 fb98 	bl	800ad38 <_sbrk_r>
 800a608:	3001      	adds	r0, #1
 800a60a:	d1f2      	bne.n	800a5f2 <sbrk_aligned+0x22>
 800a60c:	e7ef      	b.n	800a5ee <sbrk_aligned+0x1e>
 800a60e:	bf00      	nop
 800a610:	200008b8 	.word	0x200008b8

0800a614 <_malloc_r>:
 800a614:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a618:	1ccd      	adds	r5, r1, #3
 800a61a:	f025 0503 	bic.w	r5, r5, #3
 800a61e:	3508      	adds	r5, #8
 800a620:	2d0c      	cmp	r5, #12
 800a622:	bf38      	it	cc
 800a624:	250c      	movcc	r5, #12
 800a626:	2d00      	cmp	r5, #0
 800a628:	4606      	mov	r6, r0
 800a62a:	db01      	blt.n	800a630 <_malloc_r+0x1c>
 800a62c:	42a9      	cmp	r1, r5
 800a62e:	d904      	bls.n	800a63a <_malloc_r+0x26>
 800a630:	230c      	movs	r3, #12
 800a632:	6033      	str	r3, [r6, #0]
 800a634:	2000      	movs	r0, #0
 800a636:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a63a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a710 <_malloc_r+0xfc>
 800a63e:	f000 f869 	bl	800a714 <__malloc_lock>
 800a642:	f8d8 3000 	ldr.w	r3, [r8]
 800a646:	461c      	mov	r4, r3
 800a648:	bb44      	cbnz	r4, 800a69c <_malloc_r+0x88>
 800a64a:	4629      	mov	r1, r5
 800a64c:	4630      	mov	r0, r6
 800a64e:	f7ff ffbf 	bl	800a5d0 <sbrk_aligned>
 800a652:	1c43      	adds	r3, r0, #1
 800a654:	4604      	mov	r4, r0
 800a656:	d158      	bne.n	800a70a <_malloc_r+0xf6>
 800a658:	f8d8 4000 	ldr.w	r4, [r8]
 800a65c:	4627      	mov	r7, r4
 800a65e:	2f00      	cmp	r7, #0
 800a660:	d143      	bne.n	800a6ea <_malloc_r+0xd6>
 800a662:	2c00      	cmp	r4, #0
 800a664:	d04b      	beq.n	800a6fe <_malloc_r+0xea>
 800a666:	6823      	ldr	r3, [r4, #0]
 800a668:	4639      	mov	r1, r7
 800a66a:	4630      	mov	r0, r6
 800a66c:	eb04 0903 	add.w	r9, r4, r3
 800a670:	f000 fb62 	bl	800ad38 <_sbrk_r>
 800a674:	4581      	cmp	r9, r0
 800a676:	d142      	bne.n	800a6fe <_malloc_r+0xea>
 800a678:	6821      	ldr	r1, [r4, #0]
 800a67a:	1a6d      	subs	r5, r5, r1
 800a67c:	4629      	mov	r1, r5
 800a67e:	4630      	mov	r0, r6
 800a680:	f7ff ffa6 	bl	800a5d0 <sbrk_aligned>
 800a684:	3001      	adds	r0, #1
 800a686:	d03a      	beq.n	800a6fe <_malloc_r+0xea>
 800a688:	6823      	ldr	r3, [r4, #0]
 800a68a:	442b      	add	r3, r5
 800a68c:	6023      	str	r3, [r4, #0]
 800a68e:	f8d8 3000 	ldr.w	r3, [r8]
 800a692:	685a      	ldr	r2, [r3, #4]
 800a694:	bb62      	cbnz	r2, 800a6f0 <_malloc_r+0xdc>
 800a696:	f8c8 7000 	str.w	r7, [r8]
 800a69a:	e00f      	b.n	800a6bc <_malloc_r+0xa8>
 800a69c:	6822      	ldr	r2, [r4, #0]
 800a69e:	1b52      	subs	r2, r2, r5
 800a6a0:	d420      	bmi.n	800a6e4 <_malloc_r+0xd0>
 800a6a2:	2a0b      	cmp	r2, #11
 800a6a4:	d917      	bls.n	800a6d6 <_malloc_r+0xc2>
 800a6a6:	1961      	adds	r1, r4, r5
 800a6a8:	42a3      	cmp	r3, r4
 800a6aa:	6025      	str	r5, [r4, #0]
 800a6ac:	bf18      	it	ne
 800a6ae:	6059      	strne	r1, [r3, #4]
 800a6b0:	6863      	ldr	r3, [r4, #4]
 800a6b2:	bf08      	it	eq
 800a6b4:	f8c8 1000 	streq.w	r1, [r8]
 800a6b8:	5162      	str	r2, [r4, r5]
 800a6ba:	604b      	str	r3, [r1, #4]
 800a6bc:	4630      	mov	r0, r6
 800a6be:	f000 f82f 	bl	800a720 <__malloc_unlock>
 800a6c2:	f104 000b 	add.w	r0, r4, #11
 800a6c6:	1d23      	adds	r3, r4, #4
 800a6c8:	f020 0007 	bic.w	r0, r0, #7
 800a6cc:	1ac2      	subs	r2, r0, r3
 800a6ce:	bf1c      	itt	ne
 800a6d0:	1a1b      	subne	r3, r3, r0
 800a6d2:	50a3      	strne	r3, [r4, r2]
 800a6d4:	e7af      	b.n	800a636 <_malloc_r+0x22>
 800a6d6:	6862      	ldr	r2, [r4, #4]
 800a6d8:	42a3      	cmp	r3, r4
 800a6da:	bf0c      	ite	eq
 800a6dc:	f8c8 2000 	streq.w	r2, [r8]
 800a6e0:	605a      	strne	r2, [r3, #4]
 800a6e2:	e7eb      	b.n	800a6bc <_malloc_r+0xa8>
 800a6e4:	4623      	mov	r3, r4
 800a6e6:	6864      	ldr	r4, [r4, #4]
 800a6e8:	e7ae      	b.n	800a648 <_malloc_r+0x34>
 800a6ea:	463c      	mov	r4, r7
 800a6ec:	687f      	ldr	r7, [r7, #4]
 800a6ee:	e7b6      	b.n	800a65e <_malloc_r+0x4a>
 800a6f0:	461a      	mov	r2, r3
 800a6f2:	685b      	ldr	r3, [r3, #4]
 800a6f4:	42a3      	cmp	r3, r4
 800a6f6:	d1fb      	bne.n	800a6f0 <_malloc_r+0xdc>
 800a6f8:	2300      	movs	r3, #0
 800a6fa:	6053      	str	r3, [r2, #4]
 800a6fc:	e7de      	b.n	800a6bc <_malloc_r+0xa8>
 800a6fe:	230c      	movs	r3, #12
 800a700:	6033      	str	r3, [r6, #0]
 800a702:	4630      	mov	r0, r6
 800a704:	f000 f80c 	bl	800a720 <__malloc_unlock>
 800a708:	e794      	b.n	800a634 <_malloc_r+0x20>
 800a70a:	6005      	str	r5, [r0, #0]
 800a70c:	e7d6      	b.n	800a6bc <_malloc_r+0xa8>
 800a70e:	bf00      	nop
 800a710:	200008bc 	.word	0x200008bc

0800a714 <__malloc_lock>:
 800a714:	4801      	ldr	r0, [pc, #4]	@ (800a71c <__malloc_lock+0x8>)
 800a716:	f000 bb5c 	b.w	800add2 <__retarget_lock_acquire_recursive>
 800a71a:	bf00      	nop
 800a71c:	20000a00 	.word	0x20000a00

0800a720 <__malloc_unlock>:
 800a720:	4801      	ldr	r0, [pc, #4]	@ (800a728 <__malloc_unlock+0x8>)
 800a722:	f000 bb57 	b.w	800add4 <__retarget_lock_release_recursive>
 800a726:	bf00      	nop
 800a728:	20000a00 	.word	0x20000a00

0800a72c <__sflush_r>:
 800a72c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a730:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a734:	0716      	lsls	r6, r2, #28
 800a736:	4605      	mov	r5, r0
 800a738:	460c      	mov	r4, r1
 800a73a:	d454      	bmi.n	800a7e6 <__sflush_r+0xba>
 800a73c:	684b      	ldr	r3, [r1, #4]
 800a73e:	2b00      	cmp	r3, #0
 800a740:	dc02      	bgt.n	800a748 <__sflush_r+0x1c>
 800a742:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a744:	2b00      	cmp	r3, #0
 800a746:	dd48      	ble.n	800a7da <__sflush_r+0xae>
 800a748:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a74a:	2e00      	cmp	r6, #0
 800a74c:	d045      	beq.n	800a7da <__sflush_r+0xae>
 800a74e:	2300      	movs	r3, #0
 800a750:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a754:	682f      	ldr	r7, [r5, #0]
 800a756:	6a21      	ldr	r1, [r4, #32]
 800a758:	602b      	str	r3, [r5, #0]
 800a75a:	d030      	beq.n	800a7be <__sflush_r+0x92>
 800a75c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a75e:	89a3      	ldrh	r3, [r4, #12]
 800a760:	0759      	lsls	r1, r3, #29
 800a762:	d505      	bpl.n	800a770 <__sflush_r+0x44>
 800a764:	6863      	ldr	r3, [r4, #4]
 800a766:	1ad2      	subs	r2, r2, r3
 800a768:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a76a:	b10b      	cbz	r3, 800a770 <__sflush_r+0x44>
 800a76c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a76e:	1ad2      	subs	r2, r2, r3
 800a770:	2300      	movs	r3, #0
 800a772:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a774:	6a21      	ldr	r1, [r4, #32]
 800a776:	4628      	mov	r0, r5
 800a778:	47b0      	blx	r6
 800a77a:	1c43      	adds	r3, r0, #1
 800a77c:	89a3      	ldrh	r3, [r4, #12]
 800a77e:	d106      	bne.n	800a78e <__sflush_r+0x62>
 800a780:	6829      	ldr	r1, [r5, #0]
 800a782:	291d      	cmp	r1, #29
 800a784:	d82b      	bhi.n	800a7de <__sflush_r+0xb2>
 800a786:	4a2a      	ldr	r2, [pc, #168]	@ (800a830 <__sflush_r+0x104>)
 800a788:	410a      	asrs	r2, r1
 800a78a:	07d6      	lsls	r6, r2, #31
 800a78c:	d427      	bmi.n	800a7de <__sflush_r+0xb2>
 800a78e:	2200      	movs	r2, #0
 800a790:	6062      	str	r2, [r4, #4]
 800a792:	04d9      	lsls	r1, r3, #19
 800a794:	6922      	ldr	r2, [r4, #16]
 800a796:	6022      	str	r2, [r4, #0]
 800a798:	d504      	bpl.n	800a7a4 <__sflush_r+0x78>
 800a79a:	1c42      	adds	r2, r0, #1
 800a79c:	d101      	bne.n	800a7a2 <__sflush_r+0x76>
 800a79e:	682b      	ldr	r3, [r5, #0]
 800a7a0:	b903      	cbnz	r3, 800a7a4 <__sflush_r+0x78>
 800a7a2:	6560      	str	r0, [r4, #84]	@ 0x54
 800a7a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a7a6:	602f      	str	r7, [r5, #0]
 800a7a8:	b1b9      	cbz	r1, 800a7da <__sflush_r+0xae>
 800a7aa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a7ae:	4299      	cmp	r1, r3
 800a7b0:	d002      	beq.n	800a7b8 <__sflush_r+0x8c>
 800a7b2:	4628      	mov	r0, r5
 800a7b4:	f000 fb1e 	bl	800adf4 <_free_r>
 800a7b8:	2300      	movs	r3, #0
 800a7ba:	6363      	str	r3, [r4, #52]	@ 0x34
 800a7bc:	e00d      	b.n	800a7da <__sflush_r+0xae>
 800a7be:	2301      	movs	r3, #1
 800a7c0:	4628      	mov	r0, r5
 800a7c2:	47b0      	blx	r6
 800a7c4:	4602      	mov	r2, r0
 800a7c6:	1c50      	adds	r0, r2, #1
 800a7c8:	d1c9      	bne.n	800a75e <__sflush_r+0x32>
 800a7ca:	682b      	ldr	r3, [r5, #0]
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d0c6      	beq.n	800a75e <__sflush_r+0x32>
 800a7d0:	2b1d      	cmp	r3, #29
 800a7d2:	d001      	beq.n	800a7d8 <__sflush_r+0xac>
 800a7d4:	2b16      	cmp	r3, #22
 800a7d6:	d11e      	bne.n	800a816 <__sflush_r+0xea>
 800a7d8:	602f      	str	r7, [r5, #0]
 800a7da:	2000      	movs	r0, #0
 800a7dc:	e022      	b.n	800a824 <__sflush_r+0xf8>
 800a7de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a7e2:	b21b      	sxth	r3, r3
 800a7e4:	e01b      	b.n	800a81e <__sflush_r+0xf2>
 800a7e6:	690f      	ldr	r7, [r1, #16]
 800a7e8:	2f00      	cmp	r7, #0
 800a7ea:	d0f6      	beq.n	800a7da <__sflush_r+0xae>
 800a7ec:	0793      	lsls	r3, r2, #30
 800a7ee:	680e      	ldr	r6, [r1, #0]
 800a7f0:	bf08      	it	eq
 800a7f2:	694b      	ldreq	r3, [r1, #20]
 800a7f4:	600f      	str	r7, [r1, #0]
 800a7f6:	bf18      	it	ne
 800a7f8:	2300      	movne	r3, #0
 800a7fa:	eba6 0807 	sub.w	r8, r6, r7
 800a7fe:	608b      	str	r3, [r1, #8]
 800a800:	f1b8 0f00 	cmp.w	r8, #0
 800a804:	dde9      	ble.n	800a7da <__sflush_r+0xae>
 800a806:	6a21      	ldr	r1, [r4, #32]
 800a808:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a80a:	4643      	mov	r3, r8
 800a80c:	463a      	mov	r2, r7
 800a80e:	4628      	mov	r0, r5
 800a810:	47b0      	blx	r6
 800a812:	2800      	cmp	r0, #0
 800a814:	dc08      	bgt.n	800a828 <__sflush_r+0xfc>
 800a816:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a81a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a81e:	81a3      	strh	r3, [r4, #12]
 800a820:	f04f 30ff 	mov.w	r0, #4294967295
 800a824:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a828:	4407      	add	r7, r0
 800a82a:	eba8 0800 	sub.w	r8, r8, r0
 800a82e:	e7e7      	b.n	800a800 <__sflush_r+0xd4>
 800a830:	dfbffffe 	.word	0xdfbffffe

0800a834 <_fflush_r>:
 800a834:	b538      	push	{r3, r4, r5, lr}
 800a836:	690b      	ldr	r3, [r1, #16]
 800a838:	4605      	mov	r5, r0
 800a83a:	460c      	mov	r4, r1
 800a83c:	b913      	cbnz	r3, 800a844 <_fflush_r+0x10>
 800a83e:	2500      	movs	r5, #0
 800a840:	4628      	mov	r0, r5
 800a842:	bd38      	pop	{r3, r4, r5, pc}
 800a844:	b118      	cbz	r0, 800a84e <_fflush_r+0x1a>
 800a846:	6a03      	ldr	r3, [r0, #32]
 800a848:	b90b      	cbnz	r3, 800a84e <_fflush_r+0x1a>
 800a84a:	f000 f8bb 	bl	800a9c4 <__sinit>
 800a84e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a852:	2b00      	cmp	r3, #0
 800a854:	d0f3      	beq.n	800a83e <_fflush_r+0xa>
 800a856:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a858:	07d0      	lsls	r0, r2, #31
 800a85a:	d404      	bmi.n	800a866 <_fflush_r+0x32>
 800a85c:	0599      	lsls	r1, r3, #22
 800a85e:	d402      	bmi.n	800a866 <_fflush_r+0x32>
 800a860:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a862:	f000 fab6 	bl	800add2 <__retarget_lock_acquire_recursive>
 800a866:	4628      	mov	r0, r5
 800a868:	4621      	mov	r1, r4
 800a86a:	f7ff ff5f 	bl	800a72c <__sflush_r>
 800a86e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a870:	07da      	lsls	r2, r3, #31
 800a872:	4605      	mov	r5, r0
 800a874:	d4e4      	bmi.n	800a840 <_fflush_r+0xc>
 800a876:	89a3      	ldrh	r3, [r4, #12]
 800a878:	059b      	lsls	r3, r3, #22
 800a87a:	d4e1      	bmi.n	800a840 <_fflush_r+0xc>
 800a87c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a87e:	f000 faa9 	bl	800add4 <__retarget_lock_release_recursive>
 800a882:	e7dd      	b.n	800a840 <_fflush_r+0xc>

0800a884 <fflush>:
 800a884:	4601      	mov	r1, r0
 800a886:	b920      	cbnz	r0, 800a892 <fflush+0xe>
 800a888:	4a04      	ldr	r2, [pc, #16]	@ (800a89c <fflush+0x18>)
 800a88a:	4905      	ldr	r1, [pc, #20]	@ (800a8a0 <fflush+0x1c>)
 800a88c:	4805      	ldr	r0, [pc, #20]	@ (800a8a4 <fflush+0x20>)
 800a88e:	f000 b8b1 	b.w	800a9f4 <_fwalk_sglue>
 800a892:	4b05      	ldr	r3, [pc, #20]	@ (800a8a8 <fflush+0x24>)
 800a894:	6818      	ldr	r0, [r3, #0]
 800a896:	f7ff bfcd 	b.w	800a834 <_fflush_r>
 800a89a:	bf00      	nop
 800a89c:	20000010 	.word	0x20000010
 800a8a0:	0800a835 	.word	0x0800a835
 800a8a4:	20000020 	.word	0x20000020
 800a8a8:	2000001c 	.word	0x2000001c

0800a8ac <std>:
 800a8ac:	2300      	movs	r3, #0
 800a8ae:	b510      	push	{r4, lr}
 800a8b0:	4604      	mov	r4, r0
 800a8b2:	e9c0 3300 	strd	r3, r3, [r0]
 800a8b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a8ba:	6083      	str	r3, [r0, #8]
 800a8bc:	8181      	strh	r1, [r0, #12]
 800a8be:	6643      	str	r3, [r0, #100]	@ 0x64
 800a8c0:	81c2      	strh	r2, [r0, #14]
 800a8c2:	6183      	str	r3, [r0, #24]
 800a8c4:	4619      	mov	r1, r3
 800a8c6:	2208      	movs	r2, #8
 800a8c8:	305c      	adds	r0, #92	@ 0x5c
 800a8ca:	f000 f9f9 	bl	800acc0 <memset>
 800a8ce:	4b0d      	ldr	r3, [pc, #52]	@ (800a904 <std+0x58>)
 800a8d0:	6263      	str	r3, [r4, #36]	@ 0x24
 800a8d2:	4b0d      	ldr	r3, [pc, #52]	@ (800a908 <std+0x5c>)
 800a8d4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a8d6:	4b0d      	ldr	r3, [pc, #52]	@ (800a90c <std+0x60>)
 800a8d8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a8da:	4b0d      	ldr	r3, [pc, #52]	@ (800a910 <std+0x64>)
 800a8dc:	6323      	str	r3, [r4, #48]	@ 0x30
 800a8de:	4b0d      	ldr	r3, [pc, #52]	@ (800a914 <std+0x68>)
 800a8e0:	6224      	str	r4, [r4, #32]
 800a8e2:	429c      	cmp	r4, r3
 800a8e4:	d006      	beq.n	800a8f4 <std+0x48>
 800a8e6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a8ea:	4294      	cmp	r4, r2
 800a8ec:	d002      	beq.n	800a8f4 <std+0x48>
 800a8ee:	33d0      	adds	r3, #208	@ 0xd0
 800a8f0:	429c      	cmp	r4, r3
 800a8f2:	d105      	bne.n	800a900 <std+0x54>
 800a8f4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a8f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a8fc:	f000 ba68 	b.w	800add0 <__retarget_lock_init_recursive>
 800a900:	bd10      	pop	{r4, pc}
 800a902:	bf00      	nop
 800a904:	0800ab11 	.word	0x0800ab11
 800a908:	0800ab33 	.word	0x0800ab33
 800a90c:	0800ab6b 	.word	0x0800ab6b
 800a910:	0800ab8f 	.word	0x0800ab8f
 800a914:	200008c0 	.word	0x200008c0

0800a918 <stdio_exit_handler>:
 800a918:	4a02      	ldr	r2, [pc, #8]	@ (800a924 <stdio_exit_handler+0xc>)
 800a91a:	4903      	ldr	r1, [pc, #12]	@ (800a928 <stdio_exit_handler+0x10>)
 800a91c:	4803      	ldr	r0, [pc, #12]	@ (800a92c <stdio_exit_handler+0x14>)
 800a91e:	f000 b869 	b.w	800a9f4 <_fwalk_sglue>
 800a922:	bf00      	nop
 800a924:	20000010 	.word	0x20000010
 800a928:	0800a835 	.word	0x0800a835
 800a92c:	20000020 	.word	0x20000020

0800a930 <cleanup_stdio>:
 800a930:	6841      	ldr	r1, [r0, #4]
 800a932:	4b0c      	ldr	r3, [pc, #48]	@ (800a964 <cleanup_stdio+0x34>)
 800a934:	4299      	cmp	r1, r3
 800a936:	b510      	push	{r4, lr}
 800a938:	4604      	mov	r4, r0
 800a93a:	d001      	beq.n	800a940 <cleanup_stdio+0x10>
 800a93c:	f7ff ff7a 	bl	800a834 <_fflush_r>
 800a940:	68a1      	ldr	r1, [r4, #8]
 800a942:	4b09      	ldr	r3, [pc, #36]	@ (800a968 <cleanup_stdio+0x38>)
 800a944:	4299      	cmp	r1, r3
 800a946:	d002      	beq.n	800a94e <cleanup_stdio+0x1e>
 800a948:	4620      	mov	r0, r4
 800a94a:	f7ff ff73 	bl	800a834 <_fflush_r>
 800a94e:	68e1      	ldr	r1, [r4, #12]
 800a950:	4b06      	ldr	r3, [pc, #24]	@ (800a96c <cleanup_stdio+0x3c>)
 800a952:	4299      	cmp	r1, r3
 800a954:	d004      	beq.n	800a960 <cleanup_stdio+0x30>
 800a956:	4620      	mov	r0, r4
 800a958:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a95c:	f7ff bf6a 	b.w	800a834 <_fflush_r>
 800a960:	bd10      	pop	{r4, pc}
 800a962:	bf00      	nop
 800a964:	200008c0 	.word	0x200008c0
 800a968:	20000928 	.word	0x20000928
 800a96c:	20000990 	.word	0x20000990

0800a970 <global_stdio_init.part.0>:
 800a970:	b510      	push	{r4, lr}
 800a972:	4b0b      	ldr	r3, [pc, #44]	@ (800a9a0 <global_stdio_init.part.0+0x30>)
 800a974:	4c0b      	ldr	r4, [pc, #44]	@ (800a9a4 <global_stdio_init.part.0+0x34>)
 800a976:	4a0c      	ldr	r2, [pc, #48]	@ (800a9a8 <global_stdio_init.part.0+0x38>)
 800a978:	601a      	str	r2, [r3, #0]
 800a97a:	4620      	mov	r0, r4
 800a97c:	2200      	movs	r2, #0
 800a97e:	2104      	movs	r1, #4
 800a980:	f7ff ff94 	bl	800a8ac <std>
 800a984:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a988:	2201      	movs	r2, #1
 800a98a:	2109      	movs	r1, #9
 800a98c:	f7ff ff8e 	bl	800a8ac <std>
 800a990:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a994:	2202      	movs	r2, #2
 800a996:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a99a:	2112      	movs	r1, #18
 800a99c:	f7ff bf86 	b.w	800a8ac <std>
 800a9a0:	200009f8 	.word	0x200009f8
 800a9a4:	200008c0 	.word	0x200008c0
 800a9a8:	0800a919 	.word	0x0800a919

0800a9ac <__sfp_lock_acquire>:
 800a9ac:	4801      	ldr	r0, [pc, #4]	@ (800a9b4 <__sfp_lock_acquire+0x8>)
 800a9ae:	f000 ba10 	b.w	800add2 <__retarget_lock_acquire_recursive>
 800a9b2:	bf00      	nop
 800a9b4:	20000a01 	.word	0x20000a01

0800a9b8 <__sfp_lock_release>:
 800a9b8:	4801      	ldr	r0, [pc, #4]	@ (800a9c0 <__sfp_lock_release+0x8>)
 800a9ba:	f000 ba0b 	b.w	800add4 <__retarget_lock_release_recursive>
 800a9be:	bf00      	nop
 800a9c0:	20000a01 	.word	0x20000a01

0800a9c4 <__sinit>:
 800a9c4:	b510      	push	{r4, lr}
 800a9c6:	4604      	mov	r4, r0
 800a9c8:	f7ff fff0 	bl	800a9ac <__sfp_lock_acquire>
 800a9cc:	6a23      	ldr	r3, [r4, #32]
 800a9ce:	b11b      	cbz	r3, 800a9d8 <__sinit+0x14>
 800a9d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a9d4:	f7ff bff0 	b.w	800a9b8 <__sfp_lock_release>
 800a9d8:	4b04      	ldr	r3, [pc, #16]	@ (800a9ec <__sinit+0x28>)
 800a9da:	6223      	str	r3, [r4, #32]
 800a9dc:	4b04      	ldr	r3, [pc, #16]	@ (800a9f0 <__sinit+0x2c>)
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d1f5      	bne.n	800a9d0 <__sinit+0xc>
 800a9e4:	f7ff ffc4 	bl	800a970 <global_stdio_init.part.0>
 800a9e8:	e7f2      	b.n	800a9d0 <__sinit+0xc>
 800a9ea:	bf00      	nop
 800a9ec:	0800a931 	.word	0x0800a931
 800a9f0:	200009f8 	.word	0x200009f8

0800a9f4 <_fwalk_sglue>:
 800a9f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a9f8:	4607      	mov	r7, r0
 800a9fa:	4688      	mov	r8, r1
 800a9fc:	4614      	mov	r4, r2
 800a9fe:	2600      	movs	r6, #0
 800aa00:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800aa04:	f1b9 0901 	subs.w	r9, r9, #1
 800aa08:	d505      	bpl.n	800aa16 <_fwalk_sglue+0x22>
 800aa0a:	6824      	ldr	r4, [r4, #0]
 800aa0c:	2c00      	cmp	r4, #0
 800aa0e:	d1f7      	bne.n	800aa00 <_fwalk_sglue+0xc>
 800aa10:	4630      	mov	r0, r6
 800aa12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa16:	89ab      	ldrh	r3, [r5, #12]
 800aa18:	2b01      	cmp	r3, #1
 800aa1a:	d907      	bls.n	800aa2c <_fwalk_sglue+0x38>
 800aa1c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800aa20:	3301      	adds	r3, #1
 800aa22:	d003      	beq.n	800aa2c <_fwalk_sglue+0x38>
 800aa24:	4629      	mov	r1, r5
 800aa26:	4638      	mov	r0, r7
 800aa28:	47c0      	blx	r8
 800aa2a:	4306      	orrs	r6, r0
 800aa2c:	3568      	adds	r5, #104	@ 0x68
 800aa2e:	e7e9      	b.n	800aa04 <_fwalk_sglue+0x10>

0800aa30 <iprintf>:
 800aa30:	b40f      	push	{r0, r1, r2, r3}
 800aa32:	b507      	push	{r0, r1, r2, lr}
 800aa34:	4906      	ldr	r1, [pc, #24]	@ (800aa50 <iprintf+0x20>)
 800aa36:	ab04      	add	r3, sp, #16
 800aa38:	6808      	ldr	r0, [r1, #0]
 800aa3a:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa3e:	6881      	ldr	r1, [r0, #8]
 800aa40:	9301      	str	r3, [sp, #4]
 800aa42:	f000 fa4b 	bl	800aedc <_vfiprintf_r>
 800aa46:	b003      	add	sp, #12
 800aa48:	f85d eb04 	ldr.w	lr, [sp], #4
 800aa4c:	b004      	add	sp, #16
 800aa4e:	4770      	bx	lr
 800aa50:	2000001c 	.word	0x2000001c

0800aa54 <_puts_r>:
 800aa54:	6a03      	ldr	r3, [r0, #32]
 800aa56:	b570      	push	{r4, r5, r6, lr}
 800aa58:	6884      	ldr	r4, [r0, #8]
 800aa5a:	4605      	mov	r5, r0
 800aa5c:	460e      	mov	r6, r1
 800aa5e:	b90b      	cbnz	r3, 800aa64 <_puts_r+0x10>
 800aa60:	f7ff ffb0 	bl	800a9c4 <__sinit>
 800aa64:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aa66:	07db      	lsls	r3, r3, #31
 800aa68:	d405      	bmi.n	800aa76 <_puts_r+0x22>
 800aa6a:	89a3      	ldrh	r3, [r4, #12]
 800aa6c:	0598      	lsls	r0, r3, #22
 800aa6e:	d402      	bmi.n	800aa76 <_puts_r+0x22>
 800aa70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aa72:	f000 f9ae 	bl	800add2 <__retarget_lock_acquire_recursive>
 800aa76:	89a3      	ldrh	r3, [r4, #12]
 800aa78:	0719      	lsls	r1, r3, #28
 800aa7a:	d502      	bpl.n	800aa82 <_puts_r+0x2e>
 800aa7c:	6923      	ldr	r3, [r4, #16]
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d135      	bne.n	800aaee <_puts_r+0x9a>
 800aa82:	4621      	mov	r1, r4
 800aa84:	4628      	mov	r0, r5
 800aa86:	f000 f8c5 	bl	800ac14 <__swsetup_r>
 800aa8a:	b380      	cbz	r0, 800aaee <_puts_r+0x9a>
 800aa8c:	f04f 35ff 	mov.w	r5, #4294967295
 800aa90:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aa92:	07da      	lsls	r2, r3, #31
 800aa94:	d405      	bmi.n	800aaa2 <_puts_r+0x4e>
 800aa96:	89a3      	ldrh	r3, [r4, #12]
 800aa98:	059b      	lsls	r3, r3, #22
 800aa9a:	d402      	bmi.n	800aaa2 <_puts_r+0x4e>
 800aa9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aa9e:	f000 f999 	bl	800add4 <__retarget_lock_release_recursive>
 800aaa2:	4628      	mov	r0, r5
 800aaa4:	bd70      	pop	{r4, r5, r6, pc}
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	da04      	bge.n	800aab4 <_puts_r+0x60>
 800aaaa:	69a2      	ldr	r2, [r4, #24]
 800aaac:	429a      	cmp	r2, r3
 800aaae:	dc17      	bgt.n	800aae0 <_puts_r+0x8c>
 800aab0:	290a      	cmp	r1, #10
 800aab2:	d015      	beq.n	800aae0 <_puts_r+0x8c>
 800aab4:	6823      	ldr	r3, [r4, #0]
 800aab6:	1c5a      	adds	r2, r3, #1
 800aab8:	6022      	str	r2, [r4, #0]
 800aaba:	7019      	strb	r1, [r3, #0]
 800aabc:	68a3      	ldr	r3, [r4, #8]
 800aabe:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800aac2:	3b01      	subs	r3, #1
 800aac4:	60a3      	str	r3, [r4, #8]
 800aac6:	2900      	cmp	r1, #0
 800aac8:	d1ed      	bne.n	800aaa6 <_puts_r+0x52>
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	da11      	bge.n	800aaf2 <_puts_r+0x9e>
 800aace:	4622      	mov	r2, r4
 800aad0:	210a      	movs	r1, #10
 800aad2:	4628      	mov	r0, r5
 800aad4:	f000 f85f 	bl	800ab96 <__swbuf_r>
 800aad8:	3001      	adds	r0, #1
 800aada:	d0d7      	beq.n	800aa8c <_puts_r+0x38>
 800aadc:	250a      	movs	r5, #10
 800aade:	e7d7      	b.n	800aa90 <_puts_r+0x3c>
 800aae0:	4622      	mov	r2, r4
 800aae2:	4628      	mov	r0, r5
 800aae4:	f000 f857 	bl	800ab96 <__swbuf_r>
 800aae8:	3001      	adds	r0, #1
 800aaea:	d1e7      	bne.n	800aabc <_puts_r+0x68>
 800aaec:	e7ce      	b.n	800aa8c <_puts_r+0x38>
 800aaee:	3e01      	subs	r6, #1
 800aaf0:	e7e4      	b.n	800aabc <_puts_r+0x68>
 800aaf2:	6823      	ldr	r3, [r4, #0]
 800aaf4:	1c5a      	adds	r2, r3, #1
 800aaf6:	6022      	str	r2, [r4, #0]
 800aaf8:	220a      	movs	r2, #10
 800aafa:	701a      	strb	r2, [r3, #0]
 800aafc:	e7ee      	b.n	800aadc <_puts_r+0x88>
	...

0800ab00 <puts>:
 800ab00:	4b02      	ldr	r3, [pc, #8]	@ (800ab0c <puts+0xc>)
 800ab02:	4601      	mov	r1, r0
 800ab04:	6818      	ldr	r0, [r3, #0]
 800ab06:	f7ff bfa5 	b.w	800aa54 <_puts_r>
 800ab0a:	bf00      	nop
 800ab0c:	2000001c 	.word	0x2000001c

0800ab10 <__sread>:
 800ab10:	b510      	push	{r4, lr}
 800ab12:	460c      	mov	r4, r1
 800ab14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab18:	f000 f8fc 	bl	800ad14 <_read_r>
 800ab1c:	2800      	cmp	r0, #0
 800ab1e:	bfab      	itete	ge
 800ab20:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ab22:	89a3      	ldrhlt	r3, [r4, #12]
 800ab24:	181b      	addge	r3, r3, r0
 800ab26:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ab2a:	bfac      	ite	ge
 800ab2c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ab2e:	81a3      	strhlt	r3, [r4, #12]
 800ab30:	bd10      	pop	{r4, pc}

0800ab32 <__swrite>:
 800ab32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab36:	461f      	mov	r7, r3
 800ab38:	898b      	ldrh	r3, [r1, #12]
 800ab3a:	05db      	lsls	r3, r3, #23
 800ab3c:	4605      	mov	r5, r0
 800ab3e:	460c      	mov	r4, r1
 800ab40:	4616      	mov	r6, r2
 800ab42:	d505      	bpl.n	800ab50 <__swrite+0x1e>
 800ab44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab48:	2302      	movs	r3, #2
 800ab4a:	2200      	movs	r2, #0
 800ab4c:	f000 f8d0 	bl	800acf0 <_lseek_r>
 800ab50:	89a3      	ldrh	r3, [r4, #12]
 800ab52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ab56:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ab5a:	81a3      	strh	r3, [r4, #12]
 800ab5c:	4632      	mov	r2, r6
 800ab5e:	463b      	mov	r3, r7
 800ab60:	4628      	mov	r0, r5
 800ab62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ab66:	f000 b8f7 	b.w	800ad58 <_write_r>

0800ab6a <__sseek>:
 800ab6a:	b510      	push	{r4, lr}
 800ab6c:	460c      	mov	r4, r1
 800ab6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab72:	f000 f8bd 	bl	800acf0 <_lseek_r>
 800ab76:	1c43      	adds	r3, r0, #1
 800ab78:	89a3      	ldrh	r3, [r4, #12]
 800ab7a:	bf15      	itete	ne
 800ab7c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ab7e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ab82:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ab86:	81a3      	strheq	r3, [r4, #12]
 800ab88:	bf18      	it	ne
 800ab8a:	81a3      	strhne	r3, [r4, #12]
 800ab8c:	bd10      	pop	{r4, pc}

0800ab8e <__sclose>:
 800ab8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab92:	f000 b89d 	b.w	800acd0 <_close_r>

0800ab96 <__swbuf_r>:
 800ab96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab98:	460e      	mov	r6, r1
 800ab9a:	4614      	mov	r4, r2
 800ab9c:	4605      	mov	r5, r0
 800ab9e:	b118      	cbz	r0, 800aba8 <__swbuf_r+0x12>
 800aba0:	6a03      	ldr	r3, [r0, #32]
 800aba2:	b90b      	cbnz	r3, 800aba8 <__swbuf_r+0x12>
 800aba4:	f7ff ff0e 	bl	800a9c4 <__sinit>
 800aba8:	69a3      	ldr	r3, [r4, #24]
 800abaa:	60a3      	str	r3, [r4, #8]
 800abac:	89a3      	ldrh	r3, [r4, #12]
 800abae:	071a      	lsls	r2, r3, #28
 800abb0:	d501      	bpl.n	800abb6 <__swbuf_r+0x20>
 800abb2:	6923      	ldr	r3, [r4, #16]
 800abb4:	b943      	cbnz	r3, 800abc8 <__swbuf_r+0x32>
 800abb6:	4621      	mov	r1, r4
 800abb8:	4628      	mov	r0, r5
 800abba:	f000 f82b 	bl	800ac14 <__swsetup_r>
 800abbe:	b118      	cbz	r0, 800abc8 <__swbuf_r+0x32>
 800abc0:	f04f 37ff 	mov.w	r7, #4294967295
 800abc4:	4638      	mov	r0, r7
 800abc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800abc8:	6823      	ldr	r3, [r4, #0]
 800abca:	6922      	ldr	r2, [r4, #16]
 800abcc:	1a98      	subs	r0, r3, r2
 800abce:	6963      	ldr	r3, [r4, #20]
 800abd0:	b2f6      	uxtb	r6, r6
 800abd2:	4283      	cmp	r3, r0
 800abd4:	4637      	mov	r7, r6
 800abd6:	dc05      	bgt.n	800abe4 <__swbuf_r+0x4e>
 800abd8:	4621      	mov	r1, r4
 800abda:	4628      	mov	r0, r5
 800abdc:	f7ff fe2a 	bl	800a834 <_fflush_r>
 800abe0:	2800      	cmp	r0, #0
 800abe2:	d1ed      	bne.n	800abc0 <__swbuf_r+0x2a>
 800abe4:	68a3      	ldr	r3, [r4, #8]
 800abe6:	3b01      	subs	r3, #1
 800abe8:	60a3      	str	r3, [r4, #8]
 800abea:	6823      	ldr	r3, [r4, #0]
 800abec:	1c5a      	adds	r2, r3, #1
 800abee:	6022      	str	r2, [r4, #0]
 800abf0:	701e      	strb	r6, [r3, #0]
 800abf2:	6962      	ldr	r2, [r4, #20]
 800abf4:	1c43      	adds	r3, r0, #1
 800abf6:	429a      	cmp	r2, r3
 800abf8:	d004      	beq.n	800ac04 <__swbuf_r+0x6e>
 800abfa:	89a3      	ldrh	r3, [r4, #12]
 800abfc:	07db      	lsls	r3, r3, #31
 800abfe:	d5e1      	bpl.n	800abc4 <__swbuf_r+0x2e>
 800ac00:	2e0a      	cmp	r6, #10
 800ac02:	d1df      	bne.n	800abc4 <__swbuf_r+0x2e>
 800ac04:	4621      	mov	r1, r4
 800ac06:	4628      	mov	r0, r5
 800ac08:	f7ff fe14 	bl	800a834 <_fflush_r>
 800ac0c:	2800      	cmp	r0, #0
 800ac0e:	d0d9      	beq.n	800abc4 <__swbuf_r+0x2e>
 800ac10:	e7d6      	b.n	800abc0 <__swbuf_r+0x2a>
	...

0800ac14 <__swsetup_r>:
 800ac14:	b538      	push	{r3, r4, r5, lr}
 800ac16:	4b29      	ldr	r3, [pc, #164]	@ (800acbc <__swsetup_r+0xa8>)
 800ac18:	4605      	mov	r5, r0
 800ac1a:	6818      	ldr	r0, [r3, #0]
 800ac1c:	460c      	mov	r4, r1
 800ac1e:	b118      	cbz	r0, 800ac28 <__swsetup_r+0x14>
 800ac20:	6a03      	ldr	r3, [r0, #32]
 800ac22:	b90b      	cbnz	r3, 800ac28 <__swsetup_r+0x14>
 800ac24:	f7ff fece 	bl	800a9c4 <__sinit>
 800ac28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac2c:	0719      	lsls	r1, r3, #28
 800ac2e:	d422      	bmi.n	800ac76 <__swsetup_r+0x62>
 800ac30:	06da      	lsls	r2, r3, #27
 800ac32:	d407      	bmi.n	800ac44 <__swsetup_r+0x30>
 800ac34:	2209      	movs	r2, #9
 800ac36:	602a      	str	r2, [r5, #0]
 800ac38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ac3c:	81a3      	strh	r3, [r4, #12]
 800ac3e:	f04f 30ff 	mov.w	r0, #4294967295
 800ac42:	e033      	b.n	800acac <__swsetup_r+0x98>
 800ac44:	0758      	lsls	r0, r3, #29
 800ac46:	d512      	bpl.n	800ac6e <__swsetup_r+0x5a>
 800ac48:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ac4a:	b141      	cbz	r1, 800ac5e <__swsetup_r+0x4a>
 800ac4c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ac50:	4299      	cmp	r1, r3
 800ac52:	d002      	beq.n	800ac5a <__swsetup_r+0x46>
 800ac54:	4628      	mov	r0, r5
 800ac56:	f000 f8cd 	bl	800adf4 <_free_r>
 800ac5a:	2300      	movs	r3, #0
 800ac5c:	6363      	str	r3, [r4, #52]	@ 0x34
 800ac5e:	89a3      	ldrh	r3, [r4, #12]
 800ac60:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ac64:	81a3      	strh	r3, [r4, #12]
 800ac66:	2300      	movs	r3, #0
 800ac68:	6063      	str	r3, [r4, #4]
 800ac6a:	6923      	ldr	r3, [r4, #16]
 800ac6c:	6023      	str	r3, [r4, #0]
 800ac6e:	89a3      	ldrh	r3, [r4, #12]
 800ac70:	f043 0308 	orr.w	r3, r3, #8
 800ac74:	81a3      	strh	r3, [r4, #12]
 800ac76:	6923      	ldr	r3, [r4, #16]
 800ac78:	b94b      	cbnz	r3, 800ac8e <__swsetup_r+0x7a>
 800ac7a:	89a3      	ldrh	r3, [r4, #12]
 800ac7c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ac80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ac84:	d003      	beq.n	800ac8e <__swsetup_r+0x7a>
 800ac86:	4621      	mov	r1, r4
 800ac88:	4628      	mov	r0, r5
 800ac8a:	f000 fbf3 	bl	800b474 <__smakebuf_r>
 800ac8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac92:	f013 0201 	ands.w	r2, r3, #1
 800ac96:	d00a      	beq.n	800acae <__swsetup_r+0x9a>
 800ac98:	2200      	movs	r2, #0
 800ac9a:	60a2      	str	r2, [r4, #8]
 800ac9c:	6962      	ldr	r2, [r4, #20]
 800ac9e:	4252      	negs	r2, r2
 800aca0:	61a2      	str	r2, [r4, #24]
 800aca2:	6922      	ldr	r2, [r4, #16]
 800aca4:	b942      	cbnz	r2, 800acb8 <__swsetup_r+0xa4>
 800aca6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800acaa:	d1c5      	bne.n	800ac38 <__swsetup_r+0x24>
 800acac:	bd38      	pop	{r3, r4, r5, pc}
 800acae:	0799      	lsls	r1, r3, #30
 800acb0:	bf58      	it	pl
 800acb2:	6962      	ldrpl	r2, [r4, #20]
 800acb4:	60a2      	str	r2, [r4, #8]
 800acb6:	e7f4      	b.n	800aca2 <__swsetup_r+0x8e>
 800acb8:	2000      	movs	r0, #0
 800acba:	e7f7      	b.n	800acac <__swsetup_r+0x98>
 800acbc:	2000001c 	.word	0x2000001c

0800acc0 <memset>:
 800acc0:	4402      	add	r2, r0
 800acc2:	4603      	mov	r3, r0
 800acc4:	4293      	cmp	r3, r2
 800acc6:	d100      	bne.n	800acca <memset+0xa>
 800acc8:	4770      	bx	lr
 800acca:	f803 1b01 	strb.w	r1, [r3], #1
 800acce:	e7f9      	b.n	800acc4 <memset+0x4>

0800acd0 <_close_r>:
 800acd0:	b538      	push	{r3, r4, r5, lr}
 800acd2:	4d06      	ldr	r5, [pc, #24]	@ (800acec <_close_r+0x1c>)
 800acd4:	2300      	movs	r3, #0
 800acd6:	4604      	mov	r4, r0
 800acd8:	4608      	mov	r0, r1
 800acda:	602b      	str	r3, [r5, #0]
 800acdc:	f7f6 ff97 	bl	8001c0e <_close>
 800ace0:	1c43      	adds	r3, r0, #1
 800ace2:	d102      	bne.n	800acea <_close_r+0x1a>
 800ace4:	682b      	ldr	r3, [r5, #0]
 800ace6:	b103      	cbz	r3, 800acea <_close_r+0x1a>
 800ace8:	6023      	str	r3, [r4, #0]
 800acea:	bd38      	pop	{r3, r4, r5, pc}
 800acec:	200009fc 	.word	0x200009fc

0800acf0 <_lseek_r>:
 800acf0:	b538      	push	{r3, r4, r5, lr}
 800acf2:	4d07      	ldr	r5, [pc, #28]	@ (800ad10 <_lseek_r+0x20>)
 800acf4:	4604      	mov	r4, r0
 800acf6:	4608      	mov	r0, r1
 800acf8:	4611      	mov	r1, r2
 800acfa:	2200      	movs	r2, #0
 800acfc:	602a      	str	r2, [r5, #0]
 800acfe:	461a      	mov	r2, r3
 800ad00:	f7f6 ffac 	bl	8001c5c <_lseek>
 800ad04:	1c43      	adds	r3, r0, #1
 800ad06:	d102      	bne.n	800ad0e <_lseek_r+0x1e>
 800ad08:	682b      	ldr	r3, [r5, #0]
 800ad0a:	b103      	cbz	r3, 800ad0e <_lseek_r+0x1e>
 800ad0c:	6023      	str	r3, [r4, #0]
 800ad0e:	bd38      	pop	{r3, r4, r5, pc}
 800ad10:	200009fc 	.word	0x200009fc

0800ad14 <_read_r>:
 800ad14:	b538      	push	{r3, r4, r5, lr}
 800ad16:	4d07      	ldr	r5, [pc, #28]	@ (800ad34 <_read_r+0x20>)
 800ad18:	4604      	mov	r4, r0
 800ad1a:	4608      	mov	r0, r1
 800ad1c:	4611      	mov	r1, r2
 800ad1e:	2200      	movs	r2, #0
 800ad20:	602a      	str	r2, [r5, #0]
 800ad22:	461a      	mov	r2, r3
 800ad24:	f7f6 ff56 	bl	8001bd4 <_read>
 800ad28:	1c43      	adds	r3, r0, #1
 800ad2a:	d102      	bne.n	800ad32 <_read_r+0x1e>
 800ad2c:	682b      	ldr	r3, [r5, #0]
 800ad2e:	b103      	cbz	r3, 800ad32 <_read_r+0x1e>
 800ad30:	6023      	str	r3, [r4, #0]
 800ad32:	bd38      	pop	{r3, r4, r5, pc}
 800ad34:	200009fc 	.word	0x200009fc

0800ad38 <_sbrk_r>:
 800ad38:	b538      	push	{r3, r4, r5, lr}
 800ad3a:	4d06      	ldr	r5, [pc, #24]	@ (800ad54 <_sbrk_r+0x1c>)
 800ad3c:	2300      	movs	r3, #0
 800ad3e:	4604      	mov	r4, r0
 800ad40:	4608      	mov	r0, r1
 800ad42:	602b      	str	r3, [r5, #0]
 800ad44:	f7f6 ff98 	bl	8001c78 <_sbrk>
 800ad48:	1c43      	adds	r3, r0, #1
 800ad4a:	d102      	bne.n	800ad52 <_sbrk_r+0x1a>
 800ad4c:	682b      	ldr	r3, [r5, #0]
 800ad4e:	b103      	cbz	r3, 800ad52 <_sbrk_r+0x1a>
 800ad50:	6023      	str	r3, [r4, #0]
 800ad52:	bd38      	pop	{r3, r4, r5, pc}
 800ad54:	200009fc 	.word	0x200009fc

0800ad58 <_write_r>:
 800ad58:	b538      	push	{r3, r4, r5, lr}
 800ad5a:	4d07      	ldr	r5, [pc, #28]	@ (800ad78 <_write_r+0x20>)
 800ad5c:	4604      	mov	r4, r0
 800ad5e:	4608      	mov	r0, r1
 800ad60:	4611      	mov	r1, r2
 800ad62:	2200      	movs	r2, #0
 800ad64:	602a      	str	r2, [r5, #0]
 800ad66:	461a      	mov	r2, r3
 800ad68:	f7f5 fcc0 	bl	80006ec <_write>
 800ad6c:	1c43      	adds	r3, r0, #1
 800ad6e:	d102      	bne.n	800ad76 <_write_r+0x1e>
 800ad70:	682b      	ldr	r3, [r5, #0]
 800ad72:	b103      	cbz	r3, 800ad76 <_write_r+0x1e>
 800ad74:	6023      	str	r3, [r4, #0]
 800ad76:	bd38      	pop	{r3, r4, r5, pc}
 800ad78:	200009fc 	.word	0x200009fc

0800ad7c <__errno>:
 800ad7c:	4b01      	ldr	r3, [pc, #4]	@ (800ad84 <__errno+0x8>)
 800ad7e:	6818      	ldr	r0, [r3, #0]
 800ad80:	4770      	bx	lr
 800ad82:	bf00      	nop
 800ad84:	2000001c 	.word	0x2000001c

0800ad88 <__libc_init_array>:
 800ad88:	b570      	push	{r4, r5, r6, lr}
 800ad8a:	4d0d      	ldr	r5, [pc, #52]	@ (800adc0 <__libc_init_array+0x38>)
 800ad8c:	4c0d      	ldr	r4, [pc, #52]	@ (800adc4 <__libc_init_array+0x3c>)
 800ad8e:	1b64      	subs	r4, r4, r5
 800ad90:	10a4      	asrs	r4, r4, #2
 800ad92:	2600      	movs	r6, #0
 800ad94:	42a6      	cmp	r6, r4
 800ad96:	d109      	bne.n	800adac <__libc_init_array+0x24>
 800ad98:	4d0b      	ldr	r5, [pc, #44]	@ (800adc8 <__libc_init_array+0x40>)
 800ad9a:	4c0c      	ldr	r4, [pc, #48]	@ (800adcc <__libc_init_array+0x44>)
 800ad9c:	f000 fbc8 	bl	800b530 <_init>
 800ada0:	1b64      	subs	r4, r4, r5
 800ada2:	10a4      	asrs	r4, r4, #2
 800ada4:	2600      	movs	r6, #0
 800ada6:	42a6      	cmp	r6, r4
 800ada8:	d105      	bne.n	800adb6 <__libc_init_array+0x2e>
 800adaa:	bd70      	pop	{r4, r5, r6, pc}
 800adac:	f855 3b04 	ldr.w	r3, [r5], #4
 800adb0:	4798      	blx	r3
 800adb2:	3601      	adds	r6, #1
 800adb4:	e7ee      	b.n	800ad94 <__libc_init_array+0xc>
 800adb6:	f855 3b04 	ldr.w	r3, [r5], #4
 800adba:	4798      	blx	r3
 800adbc:	3601      	adds	r6, #1
 800adbe:	e7f2      	b.n	800ada6 <__libc_init_array+0x1e>
 800adc0:	0800b7c8 	.word	0x0800b7c8
 800adc4:	0800b7c8 	.word	0x0800b7c8
 800adc8:	0800b7c8 	.word	0x0800b7c8
 800adcc:	0800b7cc 	.word	0x0800b7cc

0800add0 <__retarget_lock_init_recursive>:
 800add0:	4770      	bx	lr

0800add2 <__retarget_lock_acquire_recursive>:
 800add2:	4770      	bx	lr

0800add4 <__retarget_lock_release_recursive>:
 800add4:	4770      	bx	lr

0800add6 <memcpy>:
 800add6:	440a      	add	r2, r1
 800add8:	4291      	cmp	r1, r2
 800adda:	f100 33ff 	add.w	r3, r0, #4294967295
 800adde:	d100      	bne.n	800ade2 <memcpy+0xc>
 800ade0:	4770      	bx	lr
 800ade2:	b510      	push	{r4, lr}
 800ade4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ade8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800adec:	4291      	cmp	r1, r2
 800adee:	d1f9      	bne.n	800ade4 <memcpy+0xe>
 800adf0:	bd10      	pop	{r4, pc}
	...

0800adf4 <_free_r>:
 800adf4:	b538      	push	{r3, r4, r5, lr}
 800adf6:	4605      	mov	r5, r0
 800adf8:	2900      	cmp	r1, #0
 800adfa:	d041      	beq.n	800ae80 <_free_r+0x8c>
 800adfc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae00:	1f0c      	subs	r4, r1, #4
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	bfb8      	it	lt
 800ae06:	18e4      	addlt	r4, r4, r3
 800ae08:	f7ff fc84 	bl	800a714 <__malloc_lock>
 800ae0c:	4a1d      	ldr	r2, [pc, #116]	@ (800ae84 <_free_r+0x90>)
 800ae0e:	6813      	ldr	r3, [r2, #0]
 800ae10:	b933      	cbnz	r3, 800ae20 <_free_r+0x2c>
 800ae12:	6063      	str	r3, [r4, #4]
 800ae14:	6014      	str	r4, [r2, #0]
 800ae16:	4628      	mov	r0, r5
 800ae18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ae1c:	f7ff bc80 	b.w	800a720 <__malloc_unlock>
 800ae20:	42a3      	cmp	r3, r4
 800ae22:	d908      	bls.n	800ae36 <_free_r+0x42>
 800ae24:	6820      	ldr	r0, [r4, #0]
 800ae26:	1821      	adds	r1, r4, r0
 800ae28:	428b      	cmp	r3, r1
 800ae2a:	bf01      	itttt	eq
 800ae2c:	6819      	ldreq	r1, [r3, #0]
 800ae2e:	685b      	ldreq	r3, [r3, #4]
 800ae30:	1809      	addeq	r1, r1, r0
 800ae32:	6021      	streq	r1, [r4, #0]
 800ae34:	e7ed      	b.n	800ae12 <_free_r+0x1e>
 800ae36:	461a      	mov	r2, r3
 800ae38:	685b      	ldr	r3, [r3, #4]
 800ae3a:	b10b      	cbz	r3, 800ae40 <_free_r+0x4c>
 800ae3c:	42a3      	cmp	r3, r4
 800ae3e:	d9fa      	bls.n	800ae36 <_free_r+0x42>
 800ae40:	6811      	ldr	r1, [r2, #0]
 800ae42:	1850      	adds	r0, r2, r1
 800ae44:	42a0      	cmp	r0, r4
 800ae46:	d10b      	bne.n	800ae60 <_free_r+0x6c>
 800ae48:	6820      	ldr	r0, [r4, #0]
 800ae4a:	4401      	add	r1, r0
 800ae4c:	1850      	adds	r0, r2, r1
 800ae4e:	4283      	cmp	r3, r0
 800ae50:	6011      	str	r1, [r2, #0]
 800ae52:	d1e0      	bne.n	800ae16 <_free_r+0x22>
 800ae54:	6818      	ldr	r0, [r3, #0]
 800ae56:	685b      	ldr	r3, [r3, #4]
 800ae58:	6053      	str	r3, [r2, #4]
 800ae5a:	4408      	add	r0, r1
 800ae5c:	6010      	str	r0, [r2, #0]
 800ae5e:	e7da      	b.n	800ae16 <_free_r+0x22>
 800ae60:	d902      	bls.n	800ae68 <_free_r+0x74>
 800ae62:	230c      	movs	r3, #12
 800ae64:	602b      	str	r3, [r5, #0]
 800ae66:	e7d6      	b.n	800ae16 <_free_r+0x22>
 800ae68:	6820      	ldr	r0, [r4, #0]
 800ae6a:	1821      	adds	r1, r4, r0
 800ae6c:	428b      	cmp	r3, r1
 800ae6e:	bf04      	itt	eq
 800ae70:	6819      	ldreq	r1, [r3, #0]
 800ae72:	685b      	ldreq	r3, [r3, #4]
 800ae74:	6063      	str	r3, [r4, #4]
 800ae76:	bf04      	itt	eq
 800ae78:	1809      	addeq	r1, r1, r0
 800ae7a:	6021      	streq	r1, [r4, #0]
 800ae7c:	6054      	str	r4, [r2, #4]
 800ae7e:	e7ca      	b.n	800ae16 <_free_r+0x22>
 800ae80:	bd38      	pop	{r3, r4, r5, pc}
 800ae82:	bf00      	nop
 800ae84:	200008bc 	.word	0x200008bc

0800ae88 <__sfputc_r>:
 800ae88:	6893      	ldr	r3, [r2, #8]
 800ae8a:	3b01      	subs	r3, #1
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	b410      	push	{r4}
 800ae90:	6093      	str	r3, [r2, #8]
 800ae92:	da08      	bge.n	800aea6 <__sfputc_r+0x1e>
 800ae94:	6994      	ldr	r4, [r2, #24]
 800ae96:	42a3      	cmp	r3, r4
 800ae98:	db01      	blt.n	800ae9e <__sfputc_r+0x16>
 800ae9a:	290a      	cmp	r1, #10
 800ae9c:	d103      	bne.n	800aea6 <__sfputc_r+0x1e>
 800ae9e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aea2:	f7ff be78 	b.w	800ab96 <__swbuf_r>
 800aea6:	6813      	ldr	r3, [r2, #0]
 800aea8:	1c58      	adds	r0, r3, #1
 800aeaa:	6010      	str	r0, [r2, #0]
 800aeac:	7019      	strb	r1, [r3, #0]
 800aeae:	4608      	mov	r0, r1
 800aeb0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aeb4:	4770      	bx	lr

0800aeb6 <__sfputs_r>:
 800aeb6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aeb8:	4606      	mov	r6, r0
 800aeba:	460f      	mov	r7, r1
 800aebc:	4614      	mov	r4, r2
 800aebe:	18d5      	adds	r5, r2, r3
 800aec0:	42ac      	cmp	r4, r5
 800aec2:	d101      	bne.n	800aec8 <__sfputs_r+0x12>
 800aec4:	2000      	movs	r0, #0
 800aec6:	e007      	b.n	800aed8 <__sfputs_r+0x22>
 800aec8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aecc:	463a      	mov	r2, r7
 800aece:	4630      	mov	r0, r6
 800aed0:	f7ff ffda 	bl	800ae88 <__sfputc_r>
 800aed4:	1c43      	adds	r3, r0, #1
 800aed6:	d1f3      	bne.n	800aec0 <__sfputs_r+0xa>
 800aed8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800aedc <_vfiprintf_r>:
 800aedc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aee0:	460d      	mov	r5, r1
 800aee2:	b09d      	sub	sp, #116	@ 0x74
 800aee4:	4614      	mov	r4, r2
 800aee6:	4698      	mov	r8, r3
 800aee8:	4606      	mov	r6, r0
 800aeea:	b118      	cbz	r0, 800aef4 <_vfiprintf_r+0x18>
 800aeec:	6a03      	ldr	r3, [r0, #32]
 800aeee:	b90b      	cbnz	r3, 800aef4 <_vfiprintf_r+0x18>
 800aef0:	f7ff fd68 	bl	800a9c4 <__sinit>
 800aef4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aef6:	07d9      	lsls	r1, r3, #31
 800aef8:	d405      	bmi.n	800af06 <_vfiprintf_r+0x2a>
 800aefa:	89ab      	ldrh	r3, [r5, #12]
 800aefc:	059a      	lsls	r2, r3, #22
 800aefe:	d402      	bmi.n	800af06 <_vfiprintf_r+0x2a>
 800af00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800af02:	f7ff ff66 	bl	800add2 <__retarget_lock_acquire_recursive>
 800af06:	89ab      	ldrh	r3, [r5, #12]
 800af08:	071b      	lsls	r3, r3, #28
 800af0a:	d501      	bpl.n	800af10 <_vfiprintf_r+0x34>
 800af0c:	692b      	ldr	r3, [r5, #16]
 800af0e:	b99b      	cbnz	r3, 800af38 <_vfiprintf_r+0x5c>
 800af10:	4629      	mov	r1, r5
 800af12:	4630      	mov	r0, r6
 800af14:	f7ff fe7e 	bl	800ac14 <__swsetup_r>
 800af18:	b170      	cbz	r0, 800af38 <_vfiprintf_r+0x5c>
 800af1a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800af1c:	07dc      	lsls	r4, r3, #31
 800af1e:	d504      	bpl.n	800af2a <_vfiprintf_r+0x4e>
 800af20:	f04f 30ff 	mov.w	r0, #4294967295
 800af24:	b01d      	add	sp, #116	@ 0x74
 800af26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af2a:	89ab      	ldrh	r3, [r5, #12]
 800af2c:	0598      	lsls	r0, r3, #22
 800af2e:	d4f7      	bmi.n	800af20 <_vfiprintf_r+0x44>
 800af30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800af32:	f7ff ff4f 	bl	800add4 <__retarget_lock_release_recursive>
 800af36:	e7f3      	b.n	800af20 <_vfiprintf_r+0x44>
 800af38:	2300      	movs	r3, #0
 800af3a:	9309      	str	r3, [sp, #36]	@ 0x24
 800af3c:	2320      	movs	r3, #32
 800af3e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800af42:	f8cd 800c 	str.w	r8, [sp, #12]
 800af46:	2330      	movs	r3, #48	@ 0x30
 800af48:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b0f8 <_vfiprintf_r+0x21c>
 800af4c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800af50:	f04f 0901 	mov.w	r9, #1
 800af54:	4623      	mov	r3, r4
 800af56:	469a      	mov	sl, r3
 800af58:	f813 2b01 	ldrb.w	r2, [r3], #1
 800af5c:	b10a      	cbz	r2, 800af62 <_vfiprintf_r+0x86>
 800af5e:	2a25      	cmp	r2, #37	@ 0x25
 800af60:	d1f9      	bne.n	800af56 <_vfiprintf_r+0x7a>
 800af62:	ebba 0b04 	subs.w	fp, sl, r4
 800af66:	d00b      	beq.n	800af80 <_vfiprintf_r+0xa4>
 800af68:	465b      	mov	r3, fp
 800af6a:	4622      	mov	r2, r4
 800af6c:	4629      	mov	r1, r5
 800af6e:	4630      	mov	r0, r6
 800af70:	f7ff ffa1 	bl	800aeb6 <__sfputs_r>
 800af74:	3001      	adds	r0, #1
 800af76:	f000 80a7 	beq.w	800b0c8 <_vfiprintf_r+0x1ec>
 800af7a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800af7c:	445a      	add	r2, fp
 800af7e:	9209      	str	r2, [sp, #36]	@ 0x24
 800af80:	f89a 3000 	ldrb.w	r3, [sl]
 800af84:	2b00      	cmp	r3, #0
 800af86:	f000 809f 	beq.w	800b0c8 <_vfiprintf_r+0x1ec>
 800af8a:	2300      	movs	r3, #0
 800af8c:	f04f 32ff 	mov.w	r2, #4294967295
 800af90:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800af94:	f10a 0a01 	add.w	sl, sl, #1
 800af98:	9304      	str	r3, [sp, #16]
 800af9a:	9307      	str	r3, [sp, #28]
 800af9c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800afa0:	931a      	str	r3, [sp, #104]	@ 0x68
 800afa2:	4654      	mov	r4, sl
 800afa4:	2205      	movs	r2, #5
 800afa6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800afaa:	4853      	ldr	r0, [pc, #332]	@ (800b0f8 <_vfiprintf_r+0x21c>)
 800afac:	f7f5 f920 	bl	80001f0 <memchr>
 800afb0:	9a04      	ldr	r2, [sp, #16]
 800afb2:	b9d8      	cbnz	r0, 800afec <_vfiprintf_r+0x110>
 800afb4:	06d1      	lsls	r1, r2, #27
 800afb6:	bf44      	itt	mi
 800afb8:	2320      	movmi	r3, #32
 800afba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800afbe:	0713      	lsls	r3, r2, #28
 800afc0:	bf44      	itt	mi
 800afc2:	232b      	movmi	r3, #43	@ 0x2b
 800afc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800afc8:	f89a 3000 	ldrb.w	r3, [sl]
 800afcc:	2b2a      	cmp	r3, #42	@ 0x2a
 800afce:	d015      	beq.n	800affc <_vfiprintf_r+0x120>
 800afd0:	9a07      	ldr	r2, [sp, #28]
 800afd2:	4654      	mov	r4, sl
 800afd4:	2000      	movs	r0, #0
 800afd6:	f04f 0c0a 	mov.w	ip, #10
 800afda:	4621      	mov	r1, r4
 800afdc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800afe0:	3b30      	subs	r3, #48	@ 0x30
 800afe2:	2b09      	cmp	r3, #9
 800afe4:	d94b      	bls.n	800b07e <_vfiprintf_r+0x1a2>
 800afe6:	b1b0      	cbz	r0, 800b016 <_vfiprintf_r+0x13a>
 800afe8:	9207      	str	r2, [sp, #28]
 800afea:	e014      	b.n	800b016 <_vfiprintf_r+0x13a>
 800afec:	eba0 0308 	sub.w	r3, r0, r8
 800aff0:	fa09 f303 	lsl.w	r3, r9, r3
 800aff4:	4313      	orrs	r3, r2
 800aff6:	9304      	str	r3, [sp, #16]
 800aff8:	46a2      	mov	sl, r4
 800affa:	e7d2      	b.n	800afa2 <_vfiprintf_r+0xc6>
 800affc:	9b03      	ldr	r3, [sp, #12]
 800affe:	1d19      	adds	r1, r3, #4
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	9103      	str	r1, [sp, #12]
 800b004:	2b00      	cmp	r3, #0
 800b006:	bfbb      	ittet	lt
 800b008:	425b      	neglt	r3, r3
 800b00a:	f042 0202 	orrlt.w	r2, r2, #2
 800b00e:	9307      	strge	r3, [sp, #28]
 800b010:	9307      	strlt	r3, [sp, #28]
 800b012:	bfb8      	it	lt
 800b014:	9204      	strlt	r2, [sp, #16]
 800b016:	7823      	ldrb	r3, [r4, #0]
 800b018:	2b2e      	cmp	r3, #46	@ 0x2e
 800b01a:	d10a      	bne.n	800b032 <_vfiprintf_r+0x156>
 800b01c:	7863      	ldrb	r3, [r4, #1]
 800b01e:	2b2a      	cmp	r3, #42	@ 0x2a
 800b020:	d132      	bne.n	800b088 <_vfiprintf_r+0x1ac>
 800b022:	9b03      	ldr	r3, [sp, #12]
 800b024:	1d1a      	adds	r2, r3, #4
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	9203      	str	r2, [sp, #12]
 800b02a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b02e:	3402      	adds	r4, #2
 800b030:	9305      	str	r3, [sp, #20]
 800b032:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b108 <_vfiprintf_r+0x22c>
 800b036:	7821      	ldrb	r1, [r4, #0]
 800b038:	2203      	movs	r2, #3
 800b03a:	4650      	mov	r0, sl
 800b03c:	f7f5 f8d8 	bl	80001f0 <memchr>
 800b040:	b138      	cbz	r0, 800b052 <_vfiprintf_r+0x176>
 800b042:	9b04      	ldr	r3, [sp, #16]
 800b044:	eba0 000a 	sub.w	r0, r0, sl
 800b048:	2240      	movs	r2, #64	@ 0x40
 800b04a:	4082      	lsls	r2, r0
 800b04c:	4313      	orrs	r3, r2
 800b04e:	3401      	adds	r4, #1
 800b050:	9304      	str	r3, [sp, #16]
 800b052:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b056:	4829      	ldr	r0, [pc, #164]	@ (800b0fc <_vfiprintf_r+0x220>)
 800b058:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b05c:	2206      	movs	r2, #6
 800b05e:	f7f5 f8c7 	bl	80001f0 <memchr>
 800b062:	2800      	cmp	r0, #0
 800b064:	d03f      	beq.n	800b0e6 <_vfiprintf_r+0x20a>
 800b066:	4b26      	ldr	r3, [pc, #152]	@ (800b100 <_vfiprintf_r+0x224>)
 800b068:	bb1b      	cbnz	r3, 800b0b2 <_vfiprintf_r+0x1d6>
 800b06a:	9b03      	ldr	r3, [sp, #12]
 800b06c:	3307      	adds	r3, #7
 800b06e:	f023 0307 	bic.w	r3, r3, #7
 800b072:	3308      	adds	r3, #8
 800b074:	9303      	str	r3, [sp, #12]
 800b076:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b078:	443b      	add	r3, r7
 800b07a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b07c:	e76a      	b.n	800af54 <_vfiprintf_r+0x78>
 800b07e:	fb0c 3202 	mla	r2, ip, r2, r3
 800b082:	460c      	mov	r4, r1
 800b084:	2001      	movs	r0, #1
 800b086:	e7a8      	b.n	800afda <_vfiprintf_r+0xfe>
 800b088:	2300      	movs	r3, #0
 800b08a:	3401      	adds	r4, #1
 800b08c:	9305      	str	r3, [sp, #20]
 800b08e:	4619      	mov	r1, r3
 800b090:	f04f 0c0a 	mov.w	ip, #10
 800b094:	4620      	mov	r0, r4
 800b096:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b09a:	3a30      	subs	r2, #48	@ 0x30
 800b09c:	2a09      	cmp	r2, #9
 800b09e:	d903      	bls.n	800b0a8 <_vfiprintf_r+0x1cc>
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d0c6      	beq.n	800b032 <_vfiprintf_r+0x156>
 800b0a4:	9105      	str	r1, [sp, #20]
 800b0a6:	e7c4      	b.n	800b032 <_vfiprintf_r+0x156>
 800b0a8:	fb0c 2101 	mla	r1, ip, r1, r2
 800b0ac:	4604      	mov	r4, r0
 800b0ae:	2301      	movs	r3, #1
 800b0b0:	e7f0      	b.n	800b094 <_vfiprintf_r+0x1b8>
 800b0b2:	ab03      	add	r3, sp, #12
 800b0b4:	9300      	str	r3, [sp, #0]
 800b0b6:	462a      	mov	r2, r5
 800b0b8:	4b12      	ldr	r3, [pc, #72]	@ (800b104 <_vfiprintf_r+0x228>)
 800b0ba:	a904      	add	r1, sp, #16
 800b0bc:	4630      	mov	r0, r6
 800b0be:	f3af 8000 	nop.w
 800b0c2:	4607      	mov	r7, r0
 800b0c4:	1c78      	adds	r0, r7, #1
 800b0c6:	d1d6      	bne.n	800b076 <_vfiprintf_r+0x19a>
 800b0c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b0ca:	07d9      	lsls	r1, r3, #31
 800b0cc:	d405      	bmi.n	800b0da <_vfiprintf_r+0x1fe>
 800b0ce:	89ab      	ldrh	r3, [r5, #12]
 800b0d0:	059a      	lsls	r2, r3, #22
 800b0d2:	d402      	bmi.n	800b0da <_vfiprintf_r+0x1fe>
 800b0d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b0d6:	f7ff fe7d 	bl	800add4 <__retarget_lock_release_recursive>
 800b0da:	89ab      	ldrh	r3, [r5, #12]
 800b0dc:	065b      	lsls	r3, r3, #25
 800b0de:	f53f af1f 	bmi.w	800af20 <_vfiprintf_r+0x44>
 800b0e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b0e4:	e71e      	b.n	800af24 <_vfiprintf_r+0x48>
 800b0e6:	ab03      	add	r3, sp, #12
 800b0e8:	9300      	str	r3, [sp, #0]
 800b0ea:	462a      	mov	r2, r5
 800b0ec:	4b05      	ldr	r3, [pc, #20]	@ (800b104 <_vfiprintf_r+0x228>)
 800b0ee:	a904      	add	r1, sp, #16
 800b0f0:	4630      	mov	r0, r6
 800b0f2:	f000 f879 	bl	800b1e8 <_printf_i>
 800b0f6:	e7e4      	b.n	800b0c2 <_vfiprintf_r+0x1e6>
 800b0f8:	0800b78c 	.word	0x0800b78c
 800b0fc:	0800b796 	.word	0x0800b796
 800b100:	00000000 	.word	0x00000000
 800b104:	0800aeb7 	.word	0x0800aeb7
 800b108:	0800b792 	.word	0x0800b792

0800b10c <_printf_common>:
 800b10c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b110:	4616      	mov	r6, r2
 800b112:	4698      	mov	r8, r3
 800b114:	688a      	ldr	r2, [r1, #8]
 800b116:	690b      	ldr	r3, [r1, #16]
 800b118:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b11c:	4293      	cmp	r3, r2
 800b11e:	bfb8      	it	lt
 800b120:	4613      	movlt	r3, r2
 800b122:	6033      	str	r3, [r6, #0]
 800b124:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b128:	4607      	mov	r7, r0
 800b12a:	460c      	mov	r4, r1
 800b12c:	b10a      	cbz	r2, 800b132 <_printf_common+0x26>
 800b12e:	3301      	adds	r3, #1
 800b130:	6033      	str	r3, [r6, #0]
 800b132:	6823      	ldr	r3, [r4, #0]
 800b134:	0699      	lsls	r1, r3, #26
 800b136:	bf42      	ittt	mi
 800b138:	6833      	ldrmi	r3, [r6, #0]
 800b13a:	3302      	addmi	r3, #2
 800b13c:	6033      	strmi	r3, [r6, #0]
 800b13e:	6825      	ldr	r5, [r4, #0]
 800b140:	f015 0506 	ands.w	r5, r5, #6
 800b144:	d106      	bne.n	800b154 <_printf_common+0x48>
 800b146:	f104 0a19 	add.w	sl, r4, #25
 800b14a:	68e3      	ldr	r3, [r4, #12]
 800b14c:	6832      	ldr	r2, [r6, #0]
 800b14e:	1a9b      	subs	r3, r3, r2
 800b150:	42ab      	cmp	r3, r5
 800b152:	dc26      	bgt.n	800b1a2 <_printf_common+0x96>
 800b154:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b158:	6822      	ldr	r2, [r4, #0]
 800b15a:	3b00      	subs	r3, #0
 800b15c:	bf18      	it	ne
 800b15e:	2301      	movne	r3, #1
 800b160:	0692      	lsls	r2, r2, #26
 800b162:	d42b      	bmi.n	800b1bc <_printf_common+0xb0>
 800b164:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b168:	4641      	mov	r1, r8
 800b16a:	4638      	mov	r0, r7
 800b16c:	47c8      	blx	r9
 800b16e:	3001      	adds	r0, #1
 800b170:	d01e      	beq.n	800b1b0 <_printf_common+0xa4>
 800b172:	6823      	ldr	r3, [r4, #0]
 800b174:	6922      	ldr	r2, [r4, #16]
 800b176:	f003 0306 	and.w	r3, r3, #6
 800b17a:	2b04      	cmp	r3, #4
 800b17c:	bf02      	ittt	eq
 800b17e:	68e5      	ldreq	r5, [r4, #12]
 800b180:	6833      	ldreq	r3, [r6, #0]
 800b182:	1aed      	subeq	r5, r5, r3
 800b184:	68a3      	ldr	r3, [r4, #8]
 800b186:	bf0c      	ite	eq
 800b188:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b18c:	2500      	movne	r5, #0
 800b18e:	4293      	cmp	r3, r2
 800b190:	bfc4      	itt	gt
 800b192:	1a9b      	subgt	r3, r3, r2
 800b194:	18ed      	addgt	r5, r5, r3
 800b196:	2600      	movs	r6, #0
 800b198:	341a      	adds	r4, #26
 800b19a:	42b5      	cmp	r5, r6
 800b19c:	d11a      	bne.n	800b1d4 <_printf_common+0xc8>
 800b19e:	2000      	movs	r0, #0
 800b1a0:	e008      	b.n	800b1b4 <_printf_common+0xa8>
 800b1a2:	2301      	movs	r3, #1
 800b1a4:	4652      	mov	r2, sl
 800b1a6:	4641      	mov	r1, r8
 800b1a8:	4638      	mov	r0, r7
 800b1aa:	47c8      	blx	r9
 800b1ac:	3001      	adds	r0, #1
 800b1ae:	d103      	bne.n	800b1b8 <_printf_common+0xac>
 800b1b0:	f04f 30ff 	mov.w	r0, #4294967295
 800b1b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b1b8:	3501      	adds	r5, #1
 800b1ba:	e7c6      	b.n	800b14a <_printf_common+0x3e>
 800b1bc:	18e1      	adds	r1, r4, r3
 800b1be:	1c5a      	adds	r2, r3, #1
 800b1c0:	2030      	movs	r0, #48	@ 0x30
 800b1c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b1c6:	4422      	add	r2, r4
 800b1c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b1cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b1d0:	3302      	adds	r3, #2
 800b1d2:	e7c7      	b.n	800b164 <_printf_common+0x58>
 800b1d4:	2301      	movs	r3, #1
 800b1d6:	4622      	mov	r2, r4
 800b1d8:	4641      	mov	r1, r8
 800b1da:	4638      	mov	r0, r7
 800b1dc:	47c8      	blx	r9
 800b1de:	3001      	adds	r0, #1
 800b1e0:	d0e6      	beq.n	800b1b0 <_printf_common+0xa4>
 800b1e2:	3601      	adds	r6, #1
 800b1e4:	e7d9      	b.n	800b19a <_printf_common+0x8e>
	...

0800b1e8 <_printf_i>:
 800b1e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b1ec:	7e0f      	ldrb	r7, [r1, #24]
 800b1ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b1f0:	2f78      	cmp	r7, #120	@ 0x78
 800b1f2:	4691      	mov	r9, r2
 800b1f4:	4680      	mov	r8, r0
 800b1f6:	460c      	mov	r4, r1
 800b1f8:	469a      	mov	sl, r3
 800b1fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b1fe:	d807      	bhi.n	800b210 <_printf_i+0x28>
 800b200:	2f62      	cmp	r7, #98	@ 0x62
 800b202:	d80a      	bhi.n	800b21a <_printf_i+0x32>
 800b204:	2f00      	cmp	r7, #0
 800b206:	f000 80d2 	beq.w	800b3ae <_printf_i+0x1c6>
 800b20a:	2f58      	cmp	r7, #88	@ 0x58
 800b20c:	f000 80b9 	beq.w	800b382 <_printf_i+0x19a>
 800b210:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b214:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b218:	e03a      	b.n	800b290 <_printf_i+0xa8>
 800b21a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b21e:	2b15      	cmp	r3, #21
 800b220:	d8f6      	bhi.n	800b210 <_printf_i+0x28>
 800b222:	a101      	add	r1, pc, #4	@ (adr r1, 800b228 <_printf_i+0x40>)
 800b224:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b228:	0800b281 	.word	0x0800b281
 800b22c:	0800b295 	.word	0x0800b295
 800b230:	0800b211 	.word	0x0800b211
 800b234:	0800b211 	.word	0x0800b211
 800b238:	0800b211 	.word	0x0800b211
 800b23c:	0800b211 	.word	0x0800b211
 800b240:	0800b295 	.word	0x0800b295
 800b244:	0800b211 	.word	0x0800b211
 800b248:	0800b211 	.word	0x0800b211
 800b24c:	0800b211 	.word	0x0800b211
 800b250:	0800b211 	.word	0x0800b211
 800b254:	0800b395 	.word	0x0800b395
 800b258:	0800b2bf 	.word	0x0800b2bf
 800b25c:	0800b34f 	.word	0x0800b34f
 800b260:	0800b211 	.word	0x0800b211
 800b264:	0800b211 	.word	0x0800b211
 800b268:	0800b3b7 	.word	0x0800b3b7
 800b26c:	0800b211 	.word	0x0800b211
 800b270:	0800b2bf 	.word	0x0800b2bf
 800b274:	0800b211 	.word	0x0800b211
 800b278:	0800b211 	.word	0x0800b211
 800b27c:	0800b357 	.word	0x0800b357
 800b280:	6833      	ldr	r3, [r6, #0]
 800b282:	1d1a      	adds	r2, r3, #4
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	6032      	str	r2, [r6, #0]
 800b288:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b28c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b290:	2301      	movs	r3, #1
 800b292:	e09d      	b.n	800b3d0 <_printf_i+0x1e8>
 800b294:	6833      	ldr	r3, [r6, #0]
 800b296:	6820      	ldr	r0, [r4, #0]
 800b298:	1d19      	adds	r1, r3, #4
 800b29a:	6031      	str	r1, [r6, #0]
 800b29c:	0606      	lsls	r6, r0, #24
 800b29e:	d501      	bpl.n	800b2a4 <_printf_i+0xbc>
 800b2a0:	681d      	ldr	r5, [r3, #0]
 800b2a2:	e003      	b.n	800b2ac <_printf_i+0xc4>
 800b2a4:	0645      	lsls	r5, r0, #25
 800b2a6:	d5fb      	bpl.n	800b2a0 <_printf_i+0xb8>
 800b2a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b2ac:	2d00      	cmp	r5, #0
 800b2ae:	da03      	bge.n	800b2b8 <_printf_i+0xd0>
 800b2b0:	232d      	movs	r3, #45	@ 0x2d
 800b2b2:	426d      	negs	r5, r5
 800b2b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b2b8:	4859      	ldr	r0, [pc, #356]	@ (800b420 <_printf_i+0x238>)
 800b2ba:	230a      	movs	r3, #10
 800b2bc:	e011      	b.n	800b2e2 <_printf_i+0xfa>
 800b2be:	6821      	ldr	r1, [r4, #0]
 800b2c0:	6833      	ldr	r3, [r6, #0]
 800b2c2:	0608      	lsls	r0, r1, #24
 800b2c4:	f853 5b04 	ldr.w	r5, [r3], #4
 800b2c8:	d402      	bmi.n	800b2d0 <_printf_i+0xe8>
 800b2ca:	0649      	lsls	r1, r1, #25
 800b2cc:	bf48      	it	mi
 800b2ce:	b2ad      	uxthmi	r5, r5
 800b2d0:	2f6f      	cmp	r7, #111	@ 0x6f
 800b2d2:	4853      	ldr	r0, [pc, #332]	@ (800b420 <_printf_i+0x238>)
 800b2d4:	6033      	str	r3, [r6, #0]
 800b2d6:	bf14      	ite	ne
 800b2d8:	230a      	movne	r3, #10
 800b2da:	2308      	moveq	r3, #8
 800b2dc:	2100      	movs	r1, #0
 800b2de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b2e2:	6866      	ldr	r6, [r4, #4]
 800b2e4:	60a6      	str	r6, [r4, #8]
 800b2e6:	2e00      	cmp	r6, #0
 800b2e8:	bfa2      	ittt	ge
 800b2ea:	6821      	ldrge	r1, [r4, #0]
 800b2ec:	f021 0104 	bicge.w	r1, r1, #4
 800b2f0:	6021      	strge	r1, [r4, #0]
 800b2f2:	b90d      	cbnz	r5, 800b2f8 <_printf_i+0x110>
 800b2f4:	2e00      	cmp	r6, #0
 800b2f6:	d04b      	beq.n	800b390 <_printf_i+0x1a8>
 800b2f8:	4616      	mov	r6, r2
 800b2fa:	fbb5 f1f3 	udiv	r1, r5, r3
 800b2fe:	fb03 5711 	mls	r7, r3, r1, r5
 800b302:	5dc7      	ldrb	r7, [r0, r7]
 800b304:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b308:	462f      	mov	r7, r5
 800b30a:	42bb      	cmp	r3, r7
 800b30c:	460d      	mov	r5, r1
 800b30e:	d9f4      	bls.n	800b2fa <_printf_i+0x112>
 800b310:	2b08      	cmp	r3, #8
 800b312:	d10b      	bne.n	800b32c <_printf_i+0x144>
 800b314:	6823      	ldr	r3, [r4, #0]
 800b316:	07df      	lsls	r7, r3, #31
 800b318:	d508      	bpl.n	800b32c <_printf_i+0x144>
 800b31a:	6923      	ldr	r3, [r4, #16]
 800b31c:	6861      	ldr	r1, [r4, #4]
 800b31e:	4299      	cmp	r1, r3
 800b320:	bfde      	ittt	le
 800b322:	2330      	movle	r3, #48	@ 0x30
 800b324:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b328:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b32c:	1b92      	subs	r2, r2, r6
 800b32e:	6122      	str	r2, [r4, #16]
 800b330:	f8cd a000 	str.w	sl, [sp]
 800b334:	464b      	mov	r3, r9
 800b336:	aa03      	add	r2, sp, #12
 800b338:	4621      	mov	r1, r4
 800b33a:	4640      	mov	r0, r8
 800b33c:	f7ff fee6 	bl	800b10c <_printf_common>
 800b340:	3001      	adds	r0, #1
 800b342:	d14a      	bne.n	800b3da <_printf_i+0x1f2>
 800b344:	f04f 30ff 	mov.w	r0, #4294967295
 800b348:	b004      	add	sp, #16
 800b34a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b34e:	6823      	ldr	r3, [r4, #0]
 800b350:	f043 0320 	orr.w	r3, r3, #32
 800b354:	6023      	str	r3, [r4, #0]
 800b356:	4833      	ldr	r0, [pc, #204]	@ (800b424 <_printf_i+0x23c>)
 800b358:	2778      	movs	r7, #120	@ 0x78
 800b35a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b35e:	6823      	ldr	r3, [r4, #0]
 800b360:	6831      	ldr	r1, [r6, #0]
 800b362:	061f      	lsls	r7, r3, #24
 800b364:	f851 5b04 	ldr.w	r5, [r1], #4
 800b368:	d402      	bmi.n	800b370 <_printf_i+0x188>
 800b36a:	065f      	lsls	r7, r3, #25
 800b36c:	bf48      	it	mi
 800b36e:	b2ad      	uxthmi	r5, r5
 800b370:	6031      	str	r1, [r6, #0]
 800b372:	07d9      	lsls	r1, r3, #31
 800b374:	bf44      	itt	mi
 800b376:	f043 0320 	orrmi.w	r3, r3, #32
 800b37a:	6023      	strmi	r3, [r4, #0]
 800b37c:	b11d      	cbz	r5, 800b386 <_printf_i+0x19e>
 800b37e:	2310      	movs	r3, #16
 800b380:	e7ac      	b.n	800b2dc <_printf_i+0xf4>
 800b382:	4827      	ldr	r0, [pc, #156]	@ (800b420 <_printf_i+0x238>)
 800b384:	e7e9      	b.n	800b35a <_printf_i+0x172>
 800b386:	6823      	ldr	r3, [r4, #0]
 800b388:	f023 0320 	bic.w	r3, r3, #32
 800b38c:	6023      	str	r3, [r4, #0]
 800b38e:	e7f6      	b.n	800b37e <_printf_i+0x196>
 800b390:	4616      	mov	r6, r2
 800b392:	e7bd      	b.n	800b310 <_printf_i+0x128>
 800b394:	6833      	ldr	r3, [r6, #0]
 800b396:	6825      	ldr	r5, [r4, #0]
 800b398:	6961      	ldr	r1, [r4, #20]
 800b39a:	1d18      	adds	r0, r3, #4
 800b39c:	6030      	str	r0, [r6, #0]
 800b39e:	062e      	lsls	r6, r5, #24
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	d501      	bpl.n	800b3a8 <_printf_i+0x1c0>
 800b3a4:	6019      	str	r1, [r3, #0]
 800b3a6:	e002      	b.n	800b3ae <_printf_i+0x1c6>
 800b3a8:	0668      	lsls	r0, r5, #25
 800b3aa:	d5fb      	bpl.n	800b3a4 <_printf_i+0x1bc>
 800b3ac:	8019      	strh	r1, [r3, #0]
 800b3ae:	2300      	movs	r3, #0
 800b3b0:	6123      	str	r3, [r4, #16]
 800b3b2:	4616      	mov	r6, r2
 800b3b4:	e7bc      	b.n	800b330 <_printf_i+0x148>
 800b3b6:	6833      	ldr	r3, [r6, #0]
 800b3b8:	1d1a      	adds	r2, r3, #4
 800b3ba:	6032      	str	r2, [r6, #0]
 800b3bc:	681e      	ldr	r6, [r3, #0]
 800b3be:	6862      	ldr	r2, [r4, #4]
 800b3c0:	2100      	movs	r1, #0
 800b3c2:	4630      	mov	r0, r6
 800b3c4:	f7f4 ff14 	bl	80001f0 <memchr>
 800b3c8:	b108      	cbz	r0, 800b3ce <_printf_i+0x1e6>
 800b3ca:	1b80      	subs	r0, r0, r6
 800b3cc:	6060      	str	r0, [r4, #4]
 800b3ce:	6863      	ldr	r3, [r4, #4]
 800b3d0:	6123      	str	r3, [r4, #16]
 800b3d2:	2300      	movs	r3, #0
 800b3d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b3d8:	e7aa      	b.n	800b330 <_printf_i+0x148>
 800b3da:	6923      	ldr	r3, [r4, #16]
 800b3dc:	4632      	mov	r2, r6
 800b3de:	4649      	mov	r1, r9
 800b3e0:	4640      	mov	r0, r8
 800b3e2:	47d0      	blx	sl
 800b3e4:	3001      	adds	r0, #1
 800b3e6:	d0ad      	beq.n	800b344 <_printf_i+0x15c>
 800b3e8:	6823      	ldr	r3, [r4, #0]
 800b3ea:	079b      	lsls	r3, r3, #30
 800b3ec:	d413      	bmi.n	800b416 <_printf_i+0x22e>
 800b3ee:	68e0      	ldr	r0, [r4, #12]
 800b3f0:	9b03      	ldr	r3, [sp, #12]
 800b3f2:	4298      	cmp	r0, r3
 800b3f4:	bfb8      	it	lt
 800b3f6:	4618      	movlt	r0, r3
 800b3f8:	e7a6      	b.n	800b348 <_printf_i+0x160>
 800b3fa:	2301      	movs	r3, #1
 800b3fc:	4632      	mov	r2, r6
 800b3fe:	4649      	mov	r1, r9
 800b400:	4640      	mov	r0, r8
 800b402:	47d0      	blx	sl
 800b404:	3001      	adds	r0, #1
 800b406:	d09d      	beq.n	800b344 <_printf_i+0x15c>
 800b408:	3501      	adds	r5, #1
 800b40a:	68e3      	ldr	r3, [r4, #12]
 800b40c:	9903      	ldr	r1, [sp, #12]
 800b40e:	1a5b      	subs	r3, r3, r1
 800b410:	42ab      	cmp	r3, r5
 800b412:	dcf2      	bgt.n	800b3fa <_printf_i+0x212>
 800b414:	e7eb      	b.n	800b3ee <_printf_i+0x206>
 800b416:	2500      	movs	r5, #0
 800b418:	f104 0619 	add.w	r6, r4, #25
 800b41c:	e7f5      	b.n	800b40a <_printf_i+0x222>
 800b41e:	bf00      	nop
 800b420:	0800b79d 	.word	0x0800b79d
 800b424:	0800b7ae 	.word	0x0800b7ae

0800b428 <__swhatbuf_r>:
 800b428:	b570      	push	{r4, r5, r6, lr}
 800b42a:	460c      	mov	r4, r1
 800b42c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b430:	2900      	cmp	r1, #0
 800b432:	b096      	sub	sp, #88	@ 0x58
 800b434:	4615      	mov	r5, r2
 800b436:	461e      	mov	r6, r3
 800b438:	da0d      	bge.n	800b456 <__swhatbuf_r+0x2e>
 800b43a:	89a3      	ldrh	r3, [r4, #12]
 800b43c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b440:	f04f 0100 	mov.w	r1, #0
 800b444:	bf14      	ite	ne
 800b446:	2340      	movne	r3, #64	@ 0x40
 800b448:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b44c:	2000      	movs	r0, #0
 800b44e:	6031      	str	r1, [r6, #0]
 800b450:	602b      	str	r3, [r5, #0]
 800b452:	b016      	add	sp, #88	@ 0x58
 800b454:	bd70      	pop	{r4, r5, r6, pc}
 800b456:	466a      	mov	r2, sp
 800b458:	f000 f848 	bl	800b4ec <_fstat_r>
 800b45c:	2800      	cmp	r0, #0
 800b45e:	dbec      	blt.n	800b43a <__swhatbuf_r+0x12>
 800b460:	9901      	ldr	r1, [sp, #4]
 800b462:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b466:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b46a:	4259      	negs	r1, r3
 800b46c:	4159      	adcs	r1, r3
 800b46e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b472:	e7eb      	b.n	800b44c <__swhatbuf_r+0x24>

0800b474 <__smakebuf_r>:
 800b474:	898b      	ldrh	r3, [r1, #12]
 800b476:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b478:	079d      	lsls	r5, r3, #30
 800b47a:	4606      	mov	r6, r0
 800b47c:	460c      	mov	r4, r1
 800b47e:	d507      	bpl.n	800b490 <__smakebuf_r+0x1c>
 800b480:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b484:	6023      	str	r3, [r4, #0]
 800b486:	6123      	str	r3, [r4, #16]
 800b488:	2301      	movs	r3, #1
 800b48a:	6163      	str	r3, [r4, #20]
 800b48c:	b003      	add	sp, #12
 800b48e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b490:	ab01      	add	r3, sp, #4
 800b492:	466a      	mov	r2, sp
 800b494:	f7ff ffc8 	bl	800b428 <__swhatbuf_r>
 800b498:	9f00      	ldr	r7, [sp, #0]
 800b49a:	4605      	mov	r5, r0
 800b49c:	4639      	mov	r1, r7
 800b49e:	4630      	mov	r0, r6
 800b4a0:	f7ff f8b8 	bl	800a614 <_malloc_r>
 800b4a4:	b948      	cbnz	r0, 800b4ba <__smakebuf_r+0x46>
 800b4a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b4aa:	059a      	lsls	r2, r3, #22
 800b4ac:	d4ee      	bmi.n	800b48c <__smakebuf_r+0x18>
 800b4ae:	f023 0303 	bic.w	r3, r3, #3
 800b4b2:	f043 0302 	orr.w	r3, r3, #2
 800b4b6:	81a3      	strh	r3, [r4, #12]
 800b4b8:	e7e2      	b.n	800b480 <__smakebuf_r+0xc>
 800b4ba:	89a3      	ldrh	r3, [r4, #12]
 800b4bc:	6020      	str	r0, [r4, #0]
 800b4be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b4c2:	81a3      	strh	r3, [r4, #12]
 800b4c4:	9b01      	ldr	r3, [sp, #4]
 800b4c6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b4ca:	b15b      	cbz	r3, 800b4e4 <__smakebuf_r+0x70>
 800b4cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b4d0:	4630      	mov	r0, r6
 800b4d2:	f000 f81d 	bl	800b510 <_isatty_r>
 800b4d6:	b128      	cbz	r0, 800b4e4 <__smakebuf_r+0x70>
 800b4d8:	89a3      	ldrh	r3, [r4, #12]
 800b4da:	f023 0303 	bic.w	r3, r3, #3
 800b4de:	f043 0301 	orr.w	r3, r3, #1
 800b4e2:	81a3      	strh	r3, [r4, #12]
 800b4e4:	89a3      	ldrh	r3, [r4, #12]
 800b4e6:	431d      	orrs	r5, r3
 800b4e8:	81a5      	strh	r5, [r4, #12]
 800b4ea:	e7cf      	b.n	800b48c <__smakebuf_r+0x18>

0800b4ec <_fstat_r>:
 800b4ec:	b538      	push	{r3, r4, r5, lr}
 800b4ee:	4d07      	ldr	r5, [pc, #28]	@ (800b50c <_fstat_r+0x20>)
 800b4f0:	2300      	movs	r3, #0
 800b4f2:	4604      	mov	r4, r0
 800b4f4:	4608      	mov	r0, r1
 800b4f6:	4611      	mov	r1, r2
 800b4f8:	602b      	str	r3, [r5, #0]
 800b4fa:	f7f6 fb94 	bl	8001c26 <_fstat>
 800b4fe:	1c43      	adds	r3, r0, #1
 800b500:	d102      	bne.n	800b508 <_fstat_r+0x1c>
 800b502:	682b      	ldr	r3, [r5, #0]
 800b504:	b103      	cbz	r3, 800b508 <_fstat_r+0x1c>
 800b506:	6023      	str	r3, [r4, #0]
 800b508:	bd38      	pop	{r3, r4, r5, pc}
 800b50a:	bf00      	nop
 800b50c:	200009fc 	.word	0x200009fc

0800b510 <_isatty_r>:
 800b510:	b538      	push	{r3, r4, r5, lr}
 800b512:	4d06      	ldr	r5, [pc, #24]	@ (800b52c <_isatty_r+0x1c>)
 800b514:	2300      	movs	r3, #0
 800b516:	4604      	mov	r4, r0
 800b518:	4608      	mov	r0, r1
 800b51a:	602b      	str	r3, [r5, #0]
 800b51c:	f7f6 fb93 	bl	8001c46 <_isatty>
 800b520:	1c43      	adds	r3, r0, #1
 800b522:	d102      	bne.n	800b52a <_isatty_r+0x1a>
 800b524:	682b      	ldr	r3, [r5, #0]
 800b526:	b103      	cbz	r3, 800b52a <_isatty_r+0x1a>
 800b528:	6023      	str	r3, [r4, #0]
 800b52a:	bd38      	pop	{r3, r4, r5, pc}
 800b52c:	200009fc 	.word	0x200009fc

0800b530 <_init>:
 800b530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b532:	bf00      	nop
 800b534:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b536:	bc08      	pop	{r3}
 800b538:	469e      	mov	lr, r3
 800b53a:	4770      	bx	lr

0800b53c <_fini>:
 800b53c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b53e:	bf00      	nop
 800b540:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b542:	bc08      	pop	{r3}
 800b544:	469e      	mov	lr, r3
 800b546:	4770      	bx	lr
