V 51
K 250961067300 obuft18
Y 0
D 0 0 850 1100
Z 0
i 315
N 311
J 495 895 2
J 235 895 1
S 2 1
L 245 895 10 0 3 0 1 0 I2
N 314
J 655 905 1
J 575 905 2
S 2 1
L 635 905 10 0 3 0 1 0 O
I 310 virtex2p:AND2B2 1 315 905 0 1 '
C 313 2 19 0
C 312 2 18 0
C 315 1 20 0
I 265 virtex2p:FMAP 1 375 635 0 1 '
A 420 645 10 0 3 1 RLOC=X0Y0
C 273 1 2 0
X 5 0
C 270 2 4 0
C 271 1 3 0
C 272 2 1 0
N 273
J 495 705 2
J 520 705 1
S 1 2
L 495 705 10 0 3 0 1 0 O
c 90 805 0
T 745 65 30 0 3 JRG
Q 14 0 0
T 710 50 10 0 9 1
T 700 30 10 0 3 A
T 30 30 10 0 3 Copyright (c) 1993, Xilinx Inc.
T 30 40 10 0 3 drawn by KS
T 640 50 10 0 9 11th December 2003
I 309 virtex2p:XOR2 1 495 875 0 1 '
C 314 2 1 0
C 315 4 2 0
C 311 1 3 0
N 312
J 235 945 1
J 315 945 2
S 1 2
L 245 945 10 0 3 0 1 0 I0
N 313
J 235 925 1
J 315 925 2
S 1 2
L 245 925 10 0 3 0 1 0 I1
N 270
J 350 715 1
J 375 715 2
S 1 2
L 360 715 10 0 3 0 1 0 I0
N 271
J 375 695 2
J 350 695 1
S 2 1
L 360 695 10 0 3 0 1 0 I1
N 272
J 350 675 1
J 375 675 2
S 1 2
L 360 675 10 0 3 0 1 0 I2
N 315
J 395 935 2
J 445 935 3
J 445 915 3
J 495 915 2
S 3 2
S 3 4
S 1 2
L 395 935 10 0 3 0 1 0 INT
I 48 virtex:ASHEETP 1 410 0 0 1 '
T 690 100 10 0 9 VIRTEX Family SOP3B2XOR Macro
T 645 80 10 0 9 SOP3B2XOR Gate
E
