OpenROAD 7f00621cb612fd94e15b35790afe744c89d433a7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Setting signal min routing layer to: Metal2 and clock min routing layer to Metal2. 
[INFO]: Setting signal max routing layer to: Metal4 and clock max routing layer to Metal4. 
-congestion_iterations 50 -verbose
[INFO GRT-0020] Min routing layer: Metal2
[INFO GRT-0021] Max routing layer: Metal4
[INFO GRT-0022] Global adjustment: 30%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer Metal1  Track-Pitch = 0.5600  line-2-Via Pitch: 0.5450
[INFO GRT-0088] Layer Metal2  Track-Pitch = 0.5600  line-2-Via Pitch: 0.5800
[INFO GRT-0088] Layer Metal3  Track-Pitch = 0.5600  line-2-Via Pitch: 0.5800
[INFO GRT-0088] Layer Metal4  Track-Pitch = 0.5600  line-2-Via Pitch: 0.5800
[INFO GRT-0019] Found 6 clock nets.
[WARNING GRT-0036] Pin io_out[23] is outside die area.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 21
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 0

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
Metal1     Horizontal          0             0          0.00%
Metal2     Vertical        17150         11254          34.38%
Metal3     Horizontal      17150         11254          34.38%
Metal4     Vertical        17150         11158          34.94%
---------------------------------------------------------------

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0197] Via related to pin nodes: 2262
[INFO GRT-0198] Via related Steiner nodes: 111
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 2696
[INFO GRT-0112] Final usage 3D: 12153

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
Metal1               0             0            0.00%             0 /  0 /  0
Metal2           11254          1968           17.49%             0 /  0 /  0
Metal3           11254          2083           18.51%             0 /  0 /  0
Metal4           11158            14            0.13%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total            33666          4065           12.07%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 48039 um
[INFO GRT-0014] Routed nets: 401
Setting global connections for newly added cells...
Writing OpenROAD database to /home/htf6ry/gf180-demo/openlane/cntr_example/runs/22_12_01_12_39/tmp/routing/16-global.odb...
Writing layout to /home/htf6ry/gf180-demo/openlane/cntr_example/runs/22_12_01_12_39/tmp/routing/16-global.def...
Writing routing guides to /home/htf6ry/gf180-demo/openlane/cntr_example/runs/22_12_01_12_39/tmp/routing/16-global.guide...
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _536_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.10    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.10    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.27    6.31 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01                           net33 (net)
                  0.18    0.00    6.31 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.44    0.56    6.87 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.03                           _249_ (net)
                  0.44    0.00    6.87 v _461_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.33    0.29    7.17 ^ _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _030_ (net)
                  0.33    0.00    7.17 ^ _536_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.17   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.19    0.09    0.09 ^ wb_clk_i (in)
     2    0.02                           wb_clk_i (net)
                  0.19    0.00    0.09 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.22    0.41    0.49 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.09                           clknet_0_wb_clk_i (net)
                  0.22    0.00    0.50 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.36    0.86 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.04                           clknet_2_0__leaf_wb_clk_i (net)
                  0.15    0.00    0.86 ^ _536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.11   clock uncertainty
                          0.00    1.11   clock reconvergence pessimism
                          0.53    1.64   library removal time
                                  1.64   data required time
-----------------------------------------------------------------------------
                                  1.64   data required time
                                 -7.17   data arrival time
-----------------------------------------------------------------------------
                                  5.53   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _537_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.10    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.10    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.27    6.31 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01                           net33 (net)
                  0.18    0.00    6.31 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.44    0.56    6.87 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.03                           _249_ (net)
                  0.44    0.00    6.87 v _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.32    0.29    7.16 ^ _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _031_ (net)
                  0.32    0.00    7.16 ^ _537_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.16   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.19    0.09    0.09 ^ wb_clk_i (in)
     2    0.02                           wb_clk_i (net)
                  0.19    0.00    0.09 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.22    0.41    0.49 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.09                           clknet_0_wb_clk_i (net)
                  0.22    0.00    0.50 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.14    0.36    0.85 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.04                           clknet_2_1__leaf_wb_clk_i (net)
                  0.14    0.00    0.85 ^ _537_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.10   clock uncertainty
                          0.00    1.10   clock reconvergence pessimism
                          0.53    1.63   library removal time
                                  1.63   data required time
-----------------------------------------------------------------------------
                                  1.63   data required time
                                 -7.16   data arrival time
-----------------------------------------------------------------------------
                                  5.53   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _509_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.10    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.10    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.27    6.31 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01                           net33 (net)
                  0.18    0.00    6.31 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.44    0.56    6.87 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.03                           _249_ (net)
                  0.44    0.00    6.87 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.38    0.56    7.44 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.05                           _250_ (net)
                  0.38    0.00    7.44 v _432_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.28    0.25    7.69 ^ _432_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _003_ (net)
                  0.28    0.00    7.69 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.69   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.19    0.09    0.09 ^ wb_clk_i (in)
     2    0.02                           wb_clk_i (net)
                  0.19    0.00    0.09 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.22    0.41    0.49 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.09                           clknet_0_wb_clk_i (net)
                  0.22    0.00    0.50 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.36    0.86 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.04                           clknet_2_3__leaf_wb_clk_i (net)
                  0.15    0.00    0.86 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.11   clock uncertainty
                          0.00    1.11   clock reconvergence pessimism
                          0.52    1.63   library removal time
                                  1.63   data required time
-----------------------------------------------------------------------------
                                  1.63   data required time
                                 -7.69   data arrival time
-----------------------------------------------------------------------------
                                  6.05   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _526_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.10    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.10    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.27    6.31 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01                           net33 (net)
                  0.18    0.00    6.31 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.44    0.56    6.87 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.03                           _249_ (net)
                  0.44    0.00    6.87 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.38    0.57    7.44 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.05                           _252_ (net)
                  0.38    0.00    7.44 v _451_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.28    0.25    7.69 ^ _451_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _020_ (net)
                  0.28    0.00    7.69 ^ _526_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.69   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.19    0.09    0.09 ^ wb_clk_i (in)
     2    0.02                           wb_clk_i (net)
                  0.19    0.00    0.09 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.22    0.41    0.49 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.09                           clknet_0_wb_clk_i (net)
                  0.22    0.00    0.50 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.36    0.86 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.04                           clknet_2_3__leaf_wb_clk_i (net)
                  0.15    0.00    0.86 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.11   clock uncertainty
                          0.00    1.11   clock reconvergence pessimism
                          0.52    1.63   library removal time
                                  1.63   data required time
-----------------------------------------------------------------------------
                                  1.63   data required time
                                 -7.69   data arrival time
-----------------------------------------------------------------------------
                                  6.05   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _528_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.10    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.10    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.27    6.31 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01                           net33 (net)
                  0.18    0.00    6.31 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.44    0.56    6.87 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.03                           _249_ (net)
                  0.44    0.00    6.87 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.38    0.57    7.44 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.05                           _252_ (net)
                  0.38    0.00    7.44 v _453_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.28    0.25    7.69 ^ _453_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _022_ (net)
                  0.28    0.00    7.69 ^ _528_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.69   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.19    0.09    0.09 ^ wb_clk_i (in)
     2    0.02                           wb_clk_i (net)
                  0.19    0.00    0.09 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.22    0.41    0.49 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.09                           clknet_0_wb_clk_i (net)
                  0.22    0.00    0.50 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.36    0.86 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.04                           clknet_2_3__leaf_wb_clk_i (net)
                  0.15    0.00    0.86 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.11   clock uncertainty
                          0.00    1.11   clock reconvergence pessimism
                          0.52    1.63   library removal time
                                  1.63   data required time
-----------------------------------------------------------------------------
                                  1.63   data required time
                                 -7.69   data arrival time
-----------------------------------------------------------------------------
                                  6.05   slack (MET)


Startpoint: _506_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _506_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.19    0.08    0.08 ^ wb_clk_i (in)
     2    0.02                           wb_clk_i (net)
                  0.19    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.22    0.37    0.45 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.09                           clknet_0_wb_clk_i (net)
                  0.22    0.00    0.45 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.14    0.32    0.77 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.04                           clknet_2_1__leaf_wb_clk_i (net)
                  0.14    0.00    0.77 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.37    1.11    1.89 v _506_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.03                           net64 (net)
                  0.37    0.00    1.89 v _425_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.23    0.21    2.10 ^ _425_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _248_ (net)
                  0.23    0.00    2.10 ^ _426_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.16    0.14    2.24 v _426_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.01                           _032_ (net)
                  0.16    0.00    2.24 v _506_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.24   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.19    0.09    0.09 ^ wb_clk_i (in)
     2    0.02                           wb_clk_i (net)
                  0.19    0.00    0.09 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.22    0.41    0.49 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.09                           clknet_0_wb_clk_i (net)
                  0.22    0.00    0.50 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.14    0.36    0.85 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.04                           clknet_2_1__leaf_wb_clk_i (net)
                  0.14    0.00    0.85 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.10   clock uncertainty
                         -0.08    1.02   clock reconvergence pessimism
                          0.14    1.16   library hold time
                                  1.16   data required time
-----------------------------------------------------------------------------
                                  1.16   data required time
                                 -2.24   data arrival time
-----------------------------------------------------------------------------
                                  1.08   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.19    0.08    0.08 ^ wb_clk_i (in)
     2    0.02                           wb_clk_i (net)
                  0.19    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.22    0.37    0.45 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.09                           clknet_0_wb_clk_i (net)
                  0.22    0.00    0.45 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.33    0.78 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.04                           clknet_2_0__leaf_wb_clk_i (net)
                  0.15    0.00    0.78 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.31    1.07    1.85 v _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.02                           net58 (net)
                  0.31    0.00    1.85 v _274_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.37    0.30    2.14 ^ _274_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _121_ (net)
                  0.37    0.00    2.14 ^ _279_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.19    0.16    2.30 v _279_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.01                           _056_ (net)
                  0.19    0.00    2.30 v _530_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.30   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.19    0.09    0.09 ^ wb_clk_i (in)
     2    0.02                           wb_clk_i (net)
                  0.19    0.00    0.09 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.22    0.41    0.49 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.09                           clknet_0_wb_clk_i (net)
                  0.22    0.00    0.50 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.36    0.86 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.04                           clknet_2_0__leaf_wb_clk_i (net)
                  0.15    0.00    0.86 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.11   clock uncertainty
                         -0.08    1.03   clock reconvergence pessimism
                          0.13    1.16   library hold time
                                  1.16   data required time
-----------------------------------------------------------------------------
                                  1.16   data required time
                                 -2.30   data arrival time
-----------------------------------------------------------------------------
                                  1.15   slack (MET)


Startpoint: _536_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _536_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.19    0.08    0.08 ^ wb_clk_i (in)
     2    0.02                           wb_clk_i (net)
                  0.19    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.22    0.37    0.45 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.09                           clknet_0_wb_clk_i (net)
                  0.22    0.00    0.45 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.33    0.78 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.04                           clknet_2_0__leaf_wb_clk_i (net)
                  0.15    0.00    0.78 ^ _536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.31    1.08    1.85 v _536_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.02                           net62 (net)
                  0.31    0.00    1.85 v _477_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.37    0.30    2.15 ^ _477_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _077_ (net)
                  0.37    0.00    2.15 ^ _483_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.19    0.16    2.31 v _483_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.01                           _062_ (net)
                  0.19    0.00    2.31 v _536_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.31   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.19    0.09    0.09 ^ wb_clk_i (in)
     2    0.02                           wb_clk_i (net)
                  0.19    0.00    0.09 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.22    0.41    0.49 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.09                           clknet_0_wb_clk_i (net)
                  0.22    0.00    0.50 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.36    0.86 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.04                           clknet_2_0__leaf_wb_clk_i (net)
                  0.15    0.00    0.86 ^ _536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.11   clock uncertainty
                         -0.08    1.03   clock reconvergence pessimism
                          0.13    1.16   library hold time
                                  1.16   data required time
-----------------------------------------------------------------------------
                                  1.16   data required time
                                 -2.31   data arrival time
-----------------------------------------------------------------------------
                                  1.15   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.19    0.08    0.08 ^ wb_clk_i (in)
     2    0.02                           wb_clk_i (net)
                  0.19    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.22    0.37    0.45 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.09                           clknet_0_wb_clk_i (net)
                  0.22    0.00    0.45 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.33    0.78 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.04                           clknet_2_0__leaf_wb_clk_i (net)
                  0.15    0.00    0.78 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.38    1.12    1.90 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.03                           net59 (net)
                  0.38    0.00    1.90 v _484_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.33    0.28    2.17 ^ _484_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _083_ (net)
                  0.33    0.00    2.17 ^ _489_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.18    0.15    2.33 v _489_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.00                           _061_ (net)
                  0.18    0.00    2.33 v _535_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.33   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.19    0.09    0.09 ^ wb_clk_i (in)
     2    0.02                           wb_clk_i (net)
                  0.19    0.00    0.09 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.22    0.41    0.49 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.09                           clknet_0_wb_clk_i (net)
                  0.22    0.00    0.50 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.36    0.86 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.04                           clknet_2_0__leaf_wb_clk_i (net)
                  0.15    0.00    0.86 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.11   clock uncertainty
                         -0.08    1.03   clock reconvergence pessimism
                          0.13    1.16   library hold time
                                  1.16   data required time
-----------------------------------------------------------------------------
                                  1.16   data required time
                                 -2.33   data arrival time
-----------------------------------------------------------------------------
                                  1.17   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.19    0.08    0.08 ^ wb_clk_i (in)
     2    0.02                           wb_clk_i (net)
                  0.19    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.22    0.37    0.45 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.09                           clknet_0_wb_clk_i (net)
                  0.22    0.00    0.45 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.33    0.78 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.04                           clknet_2_3__leaf_wb_clk_i (net)
                  0.15    0.00    0.78 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.46    1.17    1.95 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.03                           net60 (net)
                  0.46    0.00    1.95 v _272_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.25    0.23    2.18 ^ _272_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _120_ (net)
                  0.25    0.00    2.18 ^ _273_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.17    0.15    2.33 v _273_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.01                           _057_ (net)
                  0.17    0.00    2.33 v _531_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.33   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.19    0.09    0.09 ^ wb_clk_i (in)
     2    0.02                           wb_clk_i (net)
                  0.19    0.00    0.09 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.22    0.41    0.49 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.09                           clknet_0_wb_clk_i (net)
                  0.22    0.00    0.50 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.36    0.86 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.04                           clknet_2_3__leaf_wb_clk_i (net)
                  0.15    0.00    0.86 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.25    1.11   clock uncertainty
                         -0.08    1.03   clock reconvergence pessimism
                          0.14    1.16   library hold time
                                  1.16   data required time
-----------------------------------------------------------------------------
                                  1.16   data required time
                                 -2.33   data arrival time
-----------------------------------------------------------------------------
                                  1.17   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _525_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.10    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.10    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.30    6.34 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01                           net33 (net)
                  0.18    0.00    6.34 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.44    0.62    6.96 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.03                           _249_ (net)
                  0.44    0.00    6.97 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.39    0.63    7.59 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.06                           _251_ (net)
                  0.39    0.00    7.59 v _449_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.32    0.31    7.90 ^ _449_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _019_ (net)
                  0.32    0.00    7.90 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.90   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.19    0.08   30.08 ^ wb_clk_i (in)
     2    0.02                           wb_clk_i (net)
                  0.19    0.00   30.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.22    0.37   30.45 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.09                           clknet_0_wb_clk_i (net)
                  0.22    0.00   30.45 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.31   30.76 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.03                           clknet_2_2__leaf_wb_clk_i (net)
                  0.13    0.00   30.76 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.51   clock uncertainty
                          0.00   30.51   clock reconvergence pessimism
                          0.35   30.86   library recovery time
                                 30.86   data required time
-----------------------------------------------------------------------------
                                 30.86   data required time
                                 -7.90   data arrival time
-----------------------------------------------------------------------------
                                 22.95   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _532_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.10    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.10    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.30    6.34 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01                           net33 (net)
                  0.18    0.00    6.34 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.44    0.62    6.96 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.03                           _249_ (net)
                  0.44    0.00    6.97 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.38    0.62    7.59 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.05                           _252_ (net)
                  0.38    0.00    7.59 v _457_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.32    0.31    7.90 ^ _457_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _026_ (net)
                  0.32    0.00    7.90 ^ _532_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.90   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.19    0.08   30.08 ^ wb_clk_i (in)
     2    0.02                           wb_clk_i (net)
                  0.19    0.00   30.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.22    0.37   30.45 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.09                           clknet_0_wb_clk_i (net)
                  0.22    0.00   30.45 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.31   30.76 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.03                           clknet_2_2__leaf_wb_clk_i (net)
                  0.13    0.00   30.76 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.51   clock uncertainty
                          0.00   30.51   clock reconvergence pessimism
                          0.35   30.86   library recovery time
                                 30.86   data required time
-----------------------------------------------------------------------------
                                 30.86   data required time
                                 -7.90   data arrival time
-----------------------------------------------------------------------------
                                 22.96   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _510_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.10    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.10    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.30    6.34 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01                           net33 (net)
                  0.18    0.00    6.34 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.44    0.62    6.96 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.03                           _249_ (net)
                  0.44    0.00    6.97 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.38    0.62    7.59 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.05                           _250_ (net)
                  0.38    0.00    7.59 v _433_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.32    0.31    7.90 ^ _433_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _004_ (net)
                  0.32    0.00    7.90 ^ _510_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.90   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.19    0.08   30.08 ^ wb_clk_i (in)
     2    0.02                           wb_clk_i (net)
                  0.19    0.00   30.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.22    0.37   30.45 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.09                           clknet_0_wb_clk_i (net)
                  0.22    0.00   30.45 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.31   30.76 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.03                           clknet_2_2__leaf_wb_clk_i (net)
                  0.13    0.00   30.76 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.51   clock uncertainty
                          0.00   30.51   clock reconvergence pessimism
                          0.35   30.86   library recovery time
                                 30.86   data required time
-----------------------------------------------------------------------------
                                 30.86   data required time
                                 -7.90   data arrival time
-----------------------------------------------------------------------------
                                 22.96   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _515_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.10    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.10    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.30    6.34 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01                           net33 (net)
                  0.18    0.00    6.34 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.44    0.62    6.96 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.03                           _249_ (net)
                  0.44    0.00    6.97 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.38    0.62    7.59 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.05                           _250_ (net)
                  0.38    0.00    7.59 v _438_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.32    0.31    7.90 ^ _438_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _009_ (net)
                  0.32    0.00    7.90 ^ _515_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.90   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.19    0.08   30.08 ^ wb_clk_i (in)
     2    0.02                           wb_clk_i (net)
                  0.19    0.00   30.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.22    0.37   30.45 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.09                           clknet_0_wb_clk_i (net)
                  0.22    0.00   30.45 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.31   30.76 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.03                           clknet_2_2__leaf_wb_clk_i (net)
                  0.13    0.00   30.76 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.51   clock uncertainty
                          0.00   30.51   clock reconvergence pessimism
                          0.35   30.86   library recovery time
                                 30.86   data required time
-----------------------------------------------------------------------------
                                 30.86   data required time
                                 -7.90   data arrival time
-----------------------------------------------------------------------------
                                 22.96   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _534_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.10    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.10    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.30    6.34 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01                           net33 (net)
                  0.18    0.00    6.34 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.44    0.62    6.96 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.03                           _249_ (net)
                  0.44    0.00    6.97 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.38    0.62    7.59 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.05                           _252_ (net)
                  0.38    0.00    7.59 v _459_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.32    0.31    7.90 ^ _459_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _028_ (net)
                  0.32    0.00    7.90 ^ _534_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.90   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.19    0.08   30.08 ^ wb_clk_i (in)
     2    0.02                           wb_clk_i (net)
                  0.19    0.00   30.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.22    0.37   30.45 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.09                           clknet_0_wb_clk_i (net)
                  0.22    0.00   30.45 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.31   30.76 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.03                           clknet_2_2__leaf_wb_clk_i (net)
                  0.13    0.00   30.76 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.51   clock uncertainty
                          0.00   30.51   clock reconvergence pessimism
                          0.35   30.86   library recovery time
                                 30.86   data required time
-----------------------------------------------------------------------------
                                 30.86   data required time
                                 -7.90   data arrival time
-----------------------------------------------------------------------------
                                 22.96   slack (MET)


Startpoint: _507_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[6] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.19    0.09    0.09 ^ wb_clk_i (in)
     2    0.02                           wb_clk_i (net)
                  0.19    0.00    0.09 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.22    0.41    0.49 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.09                           clknet_0_wb_clk_i (net)
                  0.22    0.00    0.50 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.14    0.36    0.85 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.04                           clknet_2_1__leaf_wb_clk_i (net)
                  0.14    0.00    0.85 ^ _507_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.08    1.91    2.76 ^ _507_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.04                           net65 (net)
                  1.08    0.00    2.76 ^ output65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.49    0.77    3.53 ^ output65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[6] (net)
                  0.49    0.00    3.53 ^ io_out[6] (out)
                                  3.53   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -3.53   data arrival time
-----------------------------------------------------------------------------
                                 20.22   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[8] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.19    0.09    0.09 ^ wb_clk_i (in)
     2    0.02                           wb_clk_i (net)
                  0.19    0.00    0.09 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.22    0.41    0.49 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.09                           clknet_0_wb_clk_i (net)
                  0.22    0.00    0.50 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.36    0.86 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.04                           clknet_2_3__leaf_wb_clk_i (net)
                  0.15    0.00    0.86 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.05    1.89    2.75 ^ _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.04                           net67 (net)
                  1.05    0.00    2.75 ^ output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.49    0.77    3.52 ^ output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[8] (net)
                  0.49    0.00    3.52 ^ io_out[8] (out)
                                  3.52   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -3.52   data arrival time
-----------------------------------------------------------------------------
                                 20.23   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[17] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.19    0.09    0.09 ^ wb_clk_i (in)
     2    0.02                           wb_clk_i (net)
                  0.19    0.00    0.09 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.22    0.41    0.49 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.09                           clknet_0_wb_clk_i (net)
                  0.22    0.00    0.50 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.36    0.86 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.04                           clknet_2_3__leaf_wb_clk_i (net)
                  0.15    0.00    0.86 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.04    1.88    2.74 ^ _518_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.04                           net45 (net)
                  1.04    0.00    2.74 ^ output45/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.49    0.76    3.51 ^ output45/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[17] (net)
                  0.49    0.00    3.51 ^ io_out[17] (out)
                                  3.51   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -3.51   data arrival time
-----------------------------------------------------------------------------
                                 20.24   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[12] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.19    0.09    0.09 ^ wb_clk_i (in)
     2    0.02                           wb_clk_i (net)
                  0.19    0.00    0.09 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.22    0.41    0.49 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.09                           clknet_0_wb_clk_i (net)
                  0.22    0.00    0.50 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.14    0.36    0.85 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.04                           clknet_2_1__leaf_wb_clk_i (net)
                  0.14    0.00    0.85 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.05    1.89    2.74 ^ _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.04                           net40 (net)
                  1.05    0.00    2.74 ^ output40/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.49    0.76    3.50 ^ output40/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[12] (net)
                  0.49    0.00    3.50 ^ io_out[12] (out)
                                  3.50   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -3.50   data arrival time
-----------------------------------------------------------------------------
                                 20.25   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[16] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.19    0.09    0.09 ^ wb_clk_i (in)
     2    0.02                           wb_clk_i (net)
                  0.19    0.00    0.09 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.22    0.41    0.49 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.09                           clknet_0_wb_clk_i (net)
                  0.22    0.00    0.50 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.34    0.84 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.03                           clknet_2_2__leaf_wb_clk_i (net)
                  0.13    0.00    0.84 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.03    1.87    2.71 ^ _517_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    12    0.04                           net44 (net)
                  1.03    0.00    2.71 ^ output44/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.49    0.76    3.48 ^ output44/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[16] (net)
                  0.49    0.00    3.48 ^ io_out[16] (out)
                                  3.48   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -3.48   data arrival time
-----------------------------------------------------------------------------
                                 20.27   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _525_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.10    0.04    6.04 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.10    0.00    6.04 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.18    0.30    6.34 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01                           net33 (net)
                  0.18    0.00    6.34 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.44    0.62    6.96 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.03                           _249_ (net)
                  0.44    0.00    6.97 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.39    0.63    7.59 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.06                           _251_ (net)
                  0.39    0.00    7.59 v _449_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.32    0.31    7.90 ^ _449_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _019_ (net)
                  0.32    0.00    7.90 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.90   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.19    0.08   30.08 ^ wb_clk_i (in)
     2    0.02                           wb_clk_i (net)
                  0.19    0.00   30.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.22    0.37   30.45 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.09                           clknet_0_wb_clk_i (net)
                  0.22    0.00   30.45 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.31   30.76 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.03                           clknet_2_2__leaf_wb_clk_i (net)
                  0.13    0.00   30.76 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.51   clock uncertainty
                          0.00   30.51   clock reconvergence pessimism
                          0.35   30.86   library recovery time
                                 30.86   data required time
-----------------------------------------------------------------------------
                                 30.86   data required time
                                 -7.90   data arrival time
-----------------------------------------------------------------------------
                                 22.95   slack (MET)


Startpoint: _507_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[6] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.19    0.09    0.09 ^ wb_clk_i (in)
     2    0.02                           wb_clk_i (net)
                  0.19    0.00    0.09 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.22    0.41    0.49 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.09                           clknet_0_wb_clk_i (net)
                  0.22    0.00    0.50 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.14    0.36    0.85 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.04                           clknet_2_1__leaf_wb_clk_i (net)
                  0.14    0.00    0.85 ^ _507_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.08    1.91    2.76 ^ _507_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    10    0.04                           net65 (net)
                  1.08    0.00    2.76 ^ output65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.49    0.77    3.53 ^ output65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[6] (net)
                  0.49    0.00    3.53 ^ io_out[6] (out)
                                  3.53   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -3.53   data arrival time
-----------------------------------------------------------------------------
                                 20.22   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 20.22

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 1.08
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock wb_clk_i
Latency      CRPR       Skew
_535_/CLK ^
   0.86
_525_/CLK ^
   0.76     -0.05       0.05

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.03e-04   2.70e-05   3.36e-09   3.30e-04  39.5%
Combinational          2.91e-04   2.15e-04   1.25e-07   5.06e-04  60.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.95e-04   2.42e-04   1.29e-07   8.37e-04 100.0%
                          71.1%      28.9%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 13964 u^2 18% utilization.
area_report_end
Setting global connections for newly added cells...
Writing OpenROAD database to /home/htf6ry/gf180-demo/openlane/cntr_example/runs/22_12_01_12_39/tmp/routing/16-global.odb...
Writing layout to /home/htf6ry/gf180-demo/openlane/cntr_example/runs/22_12_01_12_39/tmp/routing/16-global.def...
Writing routing guides to /home/htf6ry/gf180-demo/openlane/cntr_example/runs/22_12_01_12_39/tmp/routing/16-global.guide...
