Analysis & Synthesis report for PAL_Sync_Gen
Wed Apr 13 09:24:57 2005
Version 4.2 Build 178 01/19/2005 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Hierarchy
  5. Analysis & Synthesis Resource Utilization by Entity
  6. Analysis & Synthesis Equations
  7. Analysis & Synthesis Source Files Read
  8. Analysis & Synthesis Resource Usage Summary
  9. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Wed Apr 13 09:24:57 2005        ;
; Quartus II Version          ; 4.2 Build 178 01/19/2005 SP 1 SJ Web Edition ;
; Revision Name               ; PAL_Sync_Gen                                 ;
; Top-level Entity Name       ; Sync_Main                                    ;
; Family                      ; MAX7000S                                     ;
; Total macrocells            ; 65                                           ;
; Total pins                  ; 6                                            ;
+-----------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+----------------------------------------------------------------------+-----------------+---------------+
; Option                                                               ; Setting         ; Default Value ;
+----------------------------------------------------------------------+-----------------+---------------+
; Device                                                               ; EPM7128SLC84-10 ;               ;
; Family name                                                          ; MAX7000S        ; Stratix       ;
; Top-level entity name                                                ; Sync_Main       ; PAL_Sync_Gen  ;
; Use smart compilation                                                ; Normal          ; Normal        ;
; Create Debugging Nodes for IP Cores                                  ; off             ; off           ;
; Preserve fewer node names                                            ; On              ; On            ;
; Disable OpenCore Plus hardware evaluation                            ; Off             ; Off           ;
; Verilog Version                                                      ; Verilog_2001    ; Verilog_2001  ;
; VHDL Version                                                         ; VHDL93          ; VHDL93        ;
; State Machine Processing                                             ; Auto            ; Auto          ;
; Extract Verilog State Machines                                       ; On              ; On            ;
; Extract VHDL State Machines                                          ; On              ; On            ;
; NOT Gate Push-Back                                                   ; On              ; On            ;
; Power-Up Don't Care                                                  ; On              ; On            ;
; Remove Redundant Logic Cells                                         ; Off             ; Off           ;
; Remove Duplicate Registers                                           ; On              ; On            ;
; Ignore CARRY Buffers                                                 ; Off             ; Off           ;
; Ignore CASCADE Buffers                                               ; Off             ; Off           ;
; Ignore GLOBAL Buffers                                                ; Off             ; Off           ;
; Ignore ROW GLOBAL Buffers                                            ; Off             ; Off           ;
; Ignore LCELL Buffers -- MAX 7000B/7000AE/3000A/7000S/7000A           ; Auto            ; Auto          ;
; Ignore SOFT Buffers -- MAX 7000B/7000AE/3000A/7000S/7000A            ; Off             ; Off           ;
; Limit AHDL Integers to 32 Bits                                       ; Off             ; Off           ;
; Optimization Technique -- MAX 7000B/7000AE/3000A/7000S/7000A         ; Speed           ; Speed         ;
; Allow XOR Gate Usage                                                 ; On              ; On            ;
; Auto Logic Cell Insertion                                            ; On              ; On            ;
; Parallel Expander Chain Length -- MAX 7000B/7000AE/3000A/7000S/7000A ; 4               ; 4             ;
; Auto Parallel Expanders                                              ; On              ; On            ;
; Auto Open-Drain Pins                                                 ; On              ; On            ;
; Remove Duplicate Logic                                               ; On              ; On            ;
; Auto Resource Sharing                                                ; Off             ; Off           ;
; Maximum Fan-in Per Macrocell -- MAX 7000B/7000AE/3000A/7000S/7000A   ; 100             ; 100           ;
+----------------------------------------------------------------------+-----------------+---------------+


+-----------+
; Hierarchy ;
+-----------+
Sync_Main
 |-- sync_state:inst
      |-- lpm_add_sub:add_rtl_1
           |-- addcore:adder
           |-- addcore:adder[0]
                |-- a_csnbuffer:cout_node
                |-- a_csnbuffer:oflow_node
                |-- a_csnbuffer:result_node
           |-- addcore:adder[1]
                |-- a_csnbuffer:cout_node
                |-- a_csnbuffer:oflow_node
                |-- a_csnbuffer:result_node
           |-- altshift:carry_ext_latency_ffs
           |-- look_add:look_ahead_unit
           |-- altshift:oflow_ext_latency_ffs
           |-- altshift:result_ext_latency_ffs
 |-- pwm_10bit:inst2
      |-- lpm_counter:count_rtl_0


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                      ;
+---------------------------------+------------+------+----------------------------------------------------+
; Compilation Hierarchy Node      ; Macrocells ; Pins ; Full Hierarchy Name                                ;
+---------------------------------+------------+------+----------------------------------------------------+
; |Sync_Main                      ; 65         ; 6    ; |Sync_Main                                         ;
;    |pwm_10bit:inst2|            ; 41         ; 0    ; |Sync_Main|pwm_10bit:inst2                         ;
;       |lpm_counter:count_rtl_0| ; 13         ; 0    ; |Sync_Main|pwm_10bit:inst2|lpm_counter:count_rtl_0 ;
;    |sync_state:inst|            ; 13         ; 0    ; |Sync_Main|sync_state:inst                         ;
+---------------------------------+------------+------+----------------------------------------------------+


+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in D:/Projecten/HG2005/054021 SYNC generator/054021 PAL_Sync_Gen 7064/PAL_Sync_Gen.map.eqn.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                ;
+----------------------------------+-----------------+----------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Name with Absolute Path                                                     ;
+----------------------------------+-----------------+----------------------------------------------------------------------------------+
; Sync_Main.bdf                    ; yes             ; D:/Projecten/HG2005/054021 SYNC generator/054021 PAL_Sync_Gen 7064/Sync_Main.bdf ;
; sync_state.v                     ; yes             ; D:/Projecten/HG2005/054021 SYNC generator/054021 PAL_Sync_Gen 7064/sync_state.v  ;
; pwm_10bit.v                      ; yes             ; D:/Projecten/HG2005/054021 SYNC generator/054021 PAL_Sync_Gen 7064/pwm_10bit.v   ;
; lpm_counter.tdf                  ; yes             ; c:/altera/quartus42sp1/libraries/megafunctions/lpm_counter.tdf                   ;
; lpm_constant.inc                 ; yes             ; c:/altera/quartus42sp1/libraries/megafunctions/lpm_constant.inc                  ;
; lpm_decode.inc                   ; yes             ; c:/altera/quartus42sp1/libraries/megafunctions/lpm_decode.inc                    ;
; lpm_add_sub.inc                  ; yes             ; c:/altera/quartus42sp1/libraries/megafunctions/lpm_add_sub.inc                   ;
; cmpconst.inc                     ; yes             ; c:/altera/quartus42sp1/libraries/megafunctions/cmpconst.inc                      ;
; lpm_compare.inc                  ; yes             ; c:/altera/quartus42sp1/libraries/megafunctions/lpm_compare.inc                   ;
; lpm_counter.inc                  ; yes             ; c:/altera/quartus42sp1/libraries/megafunctions/lpm_counter.inc                   ;
; dffeea.inc                       ; yes             ; c:/altera/quartus42sp1/libraries/megafunctions/dffeea.inc                        ;
; alt_synch_counter.inc            ; yes             ; c:/altera/quartus42sp1/libraries/megafunctions/alt_synch_counter.inc             ;
; alt_synch_counter_f.inc          ; yes             ; c:/altera/quartus42sp1/libraries/megafunctions/alt_synch_counter_f.inc           ;
; alt_counter_f10ke.inc            ; yes             ; c:/altera/quartus42sp1/libraries/megafunctions/alt_counter_f10ke.inc             ;
; alt_counter_stratix.inc          ; yes             ; c:/altera/quartus42sp1/libraries/megafunctions/alt_counter_stratix.inc           ;
; aglobal42.inc                    ; yes             ; c:/altera/quartus42sp1/libraries/megafunctions/aglobal42.inc                     ;
; lpm_add_sub.tdf                  ; yes             ; c:/altera/quartus42sp1/libraries/megafunctions/lpm_add_sub.tdf                   ;
; addcore.inc                      ; yes             ; c:/altera/quartus42sp1/libraries/megafunctions/addcore.inc                       ;
; look_add.inc                     ; yes             ; c:/altera/quartus42sp1/libraries/megafunctions/look_add.inc                      ;
; bypassff.inc                     ; yes             ; c:/altera/quartus42sp1/libraries/megafunctions/bypassff.inc                      ;
; altshift.inc                     ; yes             ; c:/altera/quartus42sp1/libraries/megafunctions/altshift.inc                      ;
; alt_stratix_add_sub.inc          ; yes             ; c:/altera/quartus42sp1/libraries/megafunctions/alt_stratix_add_sub.inc           ;
; alt_mercury_add_sub.inc          ; yes             ; c:/altera/quartus42sp1/libraries/megafunctions/alt_mercury_add_sub.inc           ;
; addcore.tdf                      ; yes             ; c:/altera/quartus42sp1/libraries/megafunctions/addcore.tdf                       ;
; a_csnbuffer.inc                  ; yes             ; c:/altera/quartus42sp1/libraries/megafunctions/a_csnbuffer.inc                   ;
; a_csnbuffer.tdf                  ; yes             ; c:/altera/quartus42sp1/libraries/megafunctions/a_csnbuffer.tdf                   ;
; look_add.tdf                     ; yes             ; c:/altera/quartus42sp1/libraries/megafunctions/look_add.tdf                      ;
; altshift.tdf                     ; yes             ; c:/altera/quartus42sp1/libraries/megafunctions/altshift.tdf                      ;
+----------------------------------+-----------------+----------------------------------------------------------------------------------+


+--------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary      ;
+----------------------+---------------------------+
; Resource             ; Usage                     ;
+----------------------+---------------------------+
; Logic cells          ; 65                        ;
; Total registers      ; 22                        ;
; I/O pins             ; 6                         ;
; Parallel expanders   ; 27                        ;
; Maximum fan-out node ; sync_state:inst|count[10] ;
; Maximum fan-out      ; 39                        ;
; Total fan-out        ; 629                       ;
; Average fan-out      ; 8.86                      ;
+----------------------+---------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 4.2 Build 178 01/19/2005 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Apr 13 09:24:51 2005
Info: Command: quartus_map --import_settings_files=on --export_settings_files=off PAL_SyncGen -c PAL_Sync_Gen
Info: Found 1 design units, including 1 entities, in source file Sync_Main.bdf
    Info: Found entity 1: Sync_Main
Info: Found 1 design units, including 1 entities, in source file sync_state.v
    Info: Found entity 1: sync_state
Info: Found 1 design units, including 1 entities, in source file pwm_10bit.v
    Info: Found entity 1: pwm_10bit
Warning: Verilog HDL assignment warning at pwm_10bit.v(60): truncated value with size 11 to match size of target (10)
Info: Inferred 1 megafunctions from design logic
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=10) from the following logic: "pwm_10bit:inst2|count[0]~30"
Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42sp1/libraries/megafunctions/lpm_counter.tdf
    Info: Found entity 1: lpm_counter
Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42sp1/libraries/megafunctions/lpm_add_sub.tdf
    Info: Found entity 1: lpm_add_sub
Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42sp1/libraries/megafunctions/addcore.tdf
    Info: Found entity 1: addcore
Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42sp1/libraries/megafunctions/a_csnbuffer.tdf
    Info: Found entity 1: a_csnbuffer
Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42sp1/libraries/megafunctions/look_add.tdf
    Info: Found entity 1: look_add
Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42sp1/libraries/megafunctions/altshift.tdf
    Info: Found entity 1: altshift
Info: Ignored 11 buffer(s)
    Info: Ignored 11 SOFT buffer(s)
Warning: Reduced register "pwm_10bit:inst2|lpm_counter:count_rtl_0|dffs[9]" with stuck data_in port to stuck value GND
Info: Promoted pin-driven signal(s) to global signal
    Info: Promoted clock signal driven by pin "clk" to global clock signal
Info: Implemented 71 device resources after synthesis - the final resource count might be different
    Info: Implemented 3 input pins
    Info: Implemented 3 output pins
    Info: Implemented 65 macrocells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Processing ended: Wed Apr 13 09:24:57 2005
    Info: Elapsed time: 00:00:06


