
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version R-2020.09 for linux64 - Aug 26, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#======================================================
#
# Synopsys Synthesis Scripts (Design Vision dctcl mode)
#
#======================================================
#======================================================
#  Set Libraries
#======================================================
set search_path {./../01_RTL                    ./../04_MEM                    ~iclabta01/umc018/Synthesis/                    /usr/synthesis/libraries/syn/ }
./../01_RTL                    ./../04_MEM                    ~iclabta01/umc018/Synthesis/                    /usr/synthesis/libraries/syn/ 
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library {* dw_foundation.sldb standard.sldb slow.db RA1SH.db}
* dw_foundation.sldb standard.sldb slow.db RA1SH.db
set target_library {slow.db}
slow.db
#report_lib slow
#======================================================
#  Global Parameters
#======================================================
set DESIGN "QS"
QS
set CYCLE 5.0
5.0
#set IN_DLY [expr 0.5*$CLK_period]
#set OUT_DLY [expr 0.5*$CLK_period]
#======================================================
#  Read RTL Code
#======================================================
#set hdlin_auto_save_templates TRUE
read_sverilog {$DESIGN\.v}
Loading db file '/usr/synthesis/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/synthesis/libraries/syn/standard.sldb'
Loading db file '/RAID2/COURSE/iclab/iclabta01/umc018/Synthesis/slow.db'
Loading db file '/RAID2/COURSE/iclab/iclab105/Desktop/Lab05/Practice/04_MEM/RA1SH.db'
Loading db file '/RAID2/EDA/synopsys/synthesis/2020.09/libraries/syn/gtech.db'
Loading db file '/RAID2/EDA/synopsys/synthesis/2020.09/libraries/syn/standard.sldb'
  Loading link library 'slow'
  Loading link library 'USERLIB'
  Loading link library 'gtech'
Loading sverilog file '/RAID2/COURSE/iclab/iclab105/Desktop/Lab05/Practice/01_RTL/QS.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /RAID2/COURSE/iclab/iclab105/Desktop/Lab05/Practice/01_RTL/QS.v

Statistics for case statements in always block at line 44 in file
	'/RAID2/COURSE/iclab/iclab105/Desktop/Lab05/Practice/01_RTL/QS.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            45            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 54 in file
	'/RAID2/COURSE/iclab/iclab105/Desktop/Lab05/Practice/01_RTL/QS.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            57            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 89 in file
	'/RAID2/COURSE/iclab/iclab105/Desktop/Lab05/Practice/01_RTL/QS.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            90            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine QS line 39 in file
		'/RAID2/COURSE/iclab/iclab105/Desktop/Lab05/Practice/01_RTL/QS.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cs_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine QS line 54 in file
		'/RAID2/COURSE/iclab/iclab105/Desktop/Lab05/Practice/01_RTL/QS.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine QS line 69 in file
		'/RAID2/COURSE/iclab/iclab105/Desktop/Lab05/Practice/01_RTL/QS.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       len_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine QS line 74 in file
		'/RAID2/COURSE/iclab/iclab105/Desktop/Lab05/Practice/01_RTL/QS.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       act_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine QS line 81 in file
		'/RAID2/COURSE/iclab/iclab105/Desktop/Lab05/Practice/01_RTL/QS.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    in_buffer_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine QS line 118 in file
		'/RAID2/COURSE/iclab/iclab105/Desktop/Lab05/Practice/01_RTL/QS.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    out_data_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    out_valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/RAID2/COURSE/iclab/iclab105/Desktop/Lab05/Practice/01_RTL/QS.db:QS'
Loaded 1 design.
Current design is 'QS'.
QS
current_design $DESIGN
Current design is 'QS'.
{QS}
#======================================================
#  Global Setting
#======================================================
#======================================================
#  Set Design Constraints
#======================================================
create_clock -name "clk" -period $CYCLE clk
1
set_input_delay  [ expr $CYCLE*0.5 ] -clock clk [all_inputs]
1
set_output_delay [ expr $CYCLE*0.5 ] -clock clk [all_outputs]
1
set_input_delay 0 -clock clk clk
1
set_input_delay 0 -clock clk rst_n
1
set_load 0.05 [all_outputs]
1
set_dont_use slow/JKFF*
1
#set hdlin_ff_always_sync_set_reset true
#report_clock -skew clk
#======================================================
#  Optimization
#======================================================
check_design > Report/$DESIGN\.check
set_fix_multiple_port_nets -all -buffer_constants
1
#set_fix_hold [all_clocks]
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.0 |     *     |
| Licensed DW Building Blocks        | Q-2019.12-DWBB_201912.0 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 14 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'QS'

Loaded alib file './alib-52/slow.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'QS'
Information: Added key list 'DesignWare' to design 'QS'. (DDB-72)
 Implement Synthetic for 'QS'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1' in the library 'slow' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: There is no timing violation in design QS. Delay-based auto_ungroup will not be performed. (OPT-780)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02   27565.8      0.00       0.0       0.0                           534206.0000
    0:00:02   27565.8      0.00       0.0       0.0                           534206.0000

  Beginning Constant Register Removal
  -----------------------------------
    0:00:02   27565.8      0.00       0.0       0.0                           534206.0000
    0:00:02   27565.8      0.00       0.0       0.0                           534206.0000

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:02   26524.7      0.00       0.0       0.0                           272276.1875
    0:00:02   26524.7      0.00       0.0       0.0                           272276.1875
    0:00:02   26524.7      0.00       0.0       0.0                           272276.1875
    0:00:03   26498.0      0.00       0.0       0.0                           271158.8750
    0:00:03   26498.0      0.00       0.0       0.0                           271158.8750
    0:00:03   26498.0      0.00       0.0       0.0                           271158.8750

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03   26498.0      0.00       0.0       0.0                           266257.8750
    0:00:03   26498.0      0.00       0.0       0.0                           266257.8750
    0:00:03   26498.0      0.00       0.0       0.0                           266257.8750
    0:00:03   26498.0      0.00       0.0       0.0                           266257.8750
    0:00:03   26498.0      0.00       0.0       0.0                           266257.8750
    0:00:03   26498.0      0.00       0.0       0.0                           266257.8750
    0:00:03   26498.0      0.00       0.0       0.0                           266257.8750
    0:00:03   26498.0      0.00       0.0       0.0                           266257.8750
    0:00:03   26498.0      0.00       0.0       0.0                           266257.8750
    0:00:03   26498.0      0.00       0.0       0.0                           266257.8750
    0:00:03   26498.0      0.00       0.0       0.0                           266257.8750
    0:00:03   26498.0      0.00       0.0       0.0                           266257.8750
    0:00:03   26498.0      0.00       0.0       0.0                           266257.8750
    0:00:03   26498.0      0.00       0.0       0.0                           266257.8750
    0:00:03   26498.0      0.00       0.0       0.0                           266257.8750
    0:00:03   26498.0      0.00       0.0       0.0                           266257.8750
    0:00:03   26498.0      0.00       0.0       0.0                           266257.8750
    0:00:03   26498.0      0.00       0.0       0.0                           266257.8750
    0:00:03   26498.0      0.00       0.0       0.0                           266257.8750
    0:00:03   26498.0      0.00       0.0       0.0                           266257.8750
    0:00:03   26498.0      0.00       0.0       0.0                           266257.8750
    0:00:03   26498.0      0.00       0.0       0.0                           266257.8750
    0:00:03   26498.0      0.00       0.0       0.0                           266257.8750
    0:00:03   26498.0      0.00       0.0       0.0                           266257.8750


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03   26498.0      0.00       0.0       0.0                           266257.8750
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:00:03   26531.3      0.00       0.0       0.0                           235122.5000
    0:00:03   26531.3      0.00       0.0       0.0                           235122.5000
    0:00:03   26531.3      0.00       0.0       0.0                           235122.5000
    0:00:03   26531.3      0.00       0.0       0.0                           235122.5000
    0:00:03   26531.3      0.00       0.0       0.0                           235122.5000
    0:00:03   26531.3      0.00       0.0       0.0                           235122.5000
    0:00:03   26531.3      0.00       0.0       0.0                           235122.5000
    0:00:03   26531.3      0.00       0.0       0.0                           235122.5000
    0:00:03   26531.3      0.00       0.0       0.0                           235122.5000
    0:00:03   26531.3      0.00       0.0       0.0                           235122.5000
    0:00:03   26531.3      0.00       0.0       0.0                           235122.5000
    0:00:03   26531.3      0.00       0.0       0.0                           235122.5000
    0:00:03   26531.3      0.00       0.0       0.0                           235122.5000
    0:00:03   26531.3      0.00       0.0       0.0                           235122.5000
    0:00:03   26531.3      0.00       0.0       0.0                           235122.5000
    0:00:03   26531.3      0.00       0.0       0.0                           235122.5000
    0:00:03   26531.3      0.00       0.0       0.0                           235122.5000
    0:00:03   26531.3      0.00       0.0       0.0                           235122.5000
    0:00:03   26531.3      0.00       0.0       0.0                           235122.5000
    0:00:03   26531.3      0.00       0.0       0.0                           235122.5000
    0:00:03   26531.3      0.00       0.0       0.0                           235122.5000
    0:00:03   26531.3      0.00       0.0       0.0                           235122.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03   26531.3      0.00       0.0       0.0                           235122.5000
    0:00:03   26488.1      0.00       0.0       0.0                           237860.8438
    0:00:03   26488.1      0.00       0.0       0.0                           237860.8438
    0:00:03   26488.1      0.00       0.0       0.0                           237860.8438
    0:00:03   26488.1      0.00       0.0       0.0                           237860.8438
    0:00:03   26511.4      0.00       0.0       0.0                           236386.3438
    0:00:03   26511.4      0.00       0.0       0.0                           236386.3438
    0:00:03   26511.4      0.00       0.0       0.0                           236386.3438
    0:00:03   26511.4      0.00       0.0       0.0                           236386.3438
    0:00:03   26511.4      0.00       0.0       0.0                           236386.3438
    0:00:03   26511.4      0.00       0.0       0.0                           236386.3438
Loading db file '/RAID2/COURSE/iclab/iclabta01/umc018/Synthesis/slow.db'
Loading db file '/RAID2/COURSE/iclab/iclab105/Desktop/Lab05/Practice/04_MEM/RA1SH.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
1
#compile
#======================================================
#  Output Reports 
#======================================================
report_timing >  Report/$DESIGN\.timing
report_area >  Report/$DESIGN\.area
report_resource >  Report/$DESIGN\.resource
#======================================================
#  Change Naming Rule
#======================================================
set bus_inference_style "%s\[%d\]"
%s[%d]
set bus_naming_style "%s\[%d\]"
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _" -max_length 255 -type cell
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _[]" -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
change_names -hierarchy -rules name_rule
1
#======================================================
#  Output Results
#======================================================
set verilogout_higher_designs_first true
true
write -format verilog -output Netlist/$DESIGN\_SYN.v -hierarchy
Writing verilog file '/RAID2/COURSE/iclab/iclab105/Desktop/Lab05/Practice/02_SYN/Netlist/QS_SYN.v'.
1
write_sdf -version 3.0 -context verilog -load_delay cell Netlist/$DESIGN\_SYN.sdf -significant_digits 6
Information: Writing timing information to file '/RAID2/COURSE/iclab/iclab105/Desktop/Lab05/Practice/02_SYN/Netlist/QS_SYN.sdf'. (WT-3)
1
#======================================================
#  Finish and Quit
#======================================================
report_area
 
****************************************
Report : area
Design : QS
Version: R-2020.09
Date   : Thu Mar 23 01:18:15 2023
****************************************

Library(s) Used:

    slow (File: /RAID2/COURSE/iclab/iclabta01/umc018/Synthesis/slow.db)
    USERLIB (File: /RAID2/COURSE/iclab/iclab105/Desktop/Lab05/Practice/04_MEM/RA1SH.db)

Number of ports:                           21
Number of nets:                           156
Number of cells:                          129
Number of combinational cells:             99
Number of sequential cells:                28
Number of macros/black boxes:               1
Number of buf/inv:                          8
Number of references:                      24

Combinational area:               1486.900818
Buf/Inv area:                       79.833603
Noncombinational area:            2019.124832
Macro/Black Box area:            23005.328125
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 26511.353775
Total area:                 undefined
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : QS
Version: R-2020.09
Date   : Thu Mar 23 01:18:15 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: count_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_SRAM (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  count_reg_0_/CK (DFFRX1)                 0.00       0.00 r
  count_reg_0_/Q (DFFRX1)                  0.80       0.80 r
  U124/Y (NAND2XL)                         0.15       0.96 f
  U108/Y (NOR2X1)                          0.17       1.13 r
  U123/Y (AOI2BB1XL)                       0.26       1.38 r
  U131/Y (AND2XL)                          0.26       1.64 r
  U179/Y (AOI2BB1XL)                       0.27       1.91 r
  U178/Y (MXI2XL)                          0.24       2.14 f
  U176/Y (OAI32XL)                         1.08       3.23 r
  U_SRAM/A[3] (RA1SH)                      0.00       3.23 r
  data arrival time                                   3.23

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  U_SRAM/CLK (RA1SH)                       0.00       5.00 r
  library setup time                      -0.53       4.47
  data required time                                  4.47
  -----------------------------------------------------------
  data required time                                  4.47
  data arrival time                                  -3.23
  -----------------------------------------------------------
  slack (MET)                                         1.24


1
exit

Memory usage for this session 178 Mbytes.
Memory usage for this session including child processes 178 Mbytes.
CPU usage for this session 5 seconds ( 0.00 hours ).
Elapsed time for this session 8 seconds ( 0.00 hours ).

Thank you...
