{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638642962972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638642962972 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 04 22:36:02 2021 " "Processing started: Sat Dec 04 22:36:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638642962972 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1638642962972 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1638642962972 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1638642964520 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1638642964520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_baseline.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_baseline.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_soc_baseline " "Found entity 1: de0_nano_soc_baseline" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/ninom/OneDrive/Desktop/470L/LAB4/de0_nano_soc_baseline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638642986192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1638642986192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "RX.v" "" { Text "C:/Users/ninom/OneDrive/Desktop/470L/LAB4/RX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638642986202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1638642986202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx.v 1 1 " "Found 1 design units, including 1 entities, in source file tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "TX.v" "" { Text "C:/Users/ninom/OneDrive/Desktop/470L/LAB4/TX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638642986202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1638642986202 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 tb.v(14) " "Verilog HDL Expression warning at tb.v(14): truncated literal to match 2 bits" {  } { { "tb.v" "" { Text "C:/Users/ninom/OneDrive/Desktop/470L/LAB4/tb.v" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1638642986202 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 tb.v(18) " "Verilog HDL Expression warning at tb.v(18): truncated literal to match 2 bits" {  } { { "tb.v" "" { Text "C:/Users/ninom/OneDrive/Desktop/470L/LAB4/tb.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1638642986202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "C:/Users/ninom/OneDrive/Desktop/470L/LAB4/tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638642986202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1638642986202 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Tx de0_nano_soc_baseline.v(31) " "Verilog HDL Implicit Net warning at de0_nano_soc_baseline.v(31): created implicit net for \"Tx\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/ninom/OneDrive/Desktop/470L/LAB4/de0_nano_soc_baseline.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1638642986211 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb " "Elaborating entity \"tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1638642986288 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk tb.v(7) " "Verilog HDL warning at tb.v(7): assignments to clk create a combinational loop" {  } { { "tb.v" "" { Text "C:/Users/ninom/OneDrive/Desktop/470L/LAB4/tb.v" 7 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1638642986297 "|tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_nano_soc_baseline de0_nano_soc_baseline:UAreRatherTiring " "Elaborating entity \"de0_nano_soc_baseline\" for hierarchy \"de0_nano_soc_baseline:UAreRatherTiring\"" {  } { { "tb.v" "UAreRatherTiring" { Text "C:/Users/ninom/OneDrive/Desktop/470L/LAB4/tb.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1638642986331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter de0_nano_soc_baseline:UAreRatherTiring\|transmitter:tx " "Elaborating entity \"transmitter\" for hierarchy \"de0_nano_soc_baseline:UAreRatherTiring\|transmitter:tx\"" {  } { { "de0_nano_soc_baseline.v" "tx" { Text "C:/Users/ninom/OneDrive/Desktop/470L/LAB4/de0_nano_soc_baseline.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1638642986351 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TX.v(30) " "Verilog HDL assignment warning at TX.v(30): truncated value with size 32 to match size of target (1)" {  } { { "TX.v" "" { Text "C:/Users/ninom/OneDrive/Desktop/470L/LAB4/TX.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1638642986351 "|tb|de0_nano_soc_baseline:UAreRatherTiring|transmitter:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TX.v(33) " "Verilog HDL assignment warning at TX.v(33): truncated value with size 32 to match size of target (1)" {  } { { "TX.v" "" { Text "C:/Users/ninom/OneDrive/Desktop/470L/LAB4/TX.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1638642986351 "|tb|de0_nano_soc_baseline:UAreRatherTiring|transmitter:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TX.v(40) " "Verilog HDL assignment warning at TX.v(40): truncated value with size 32 to match size of target (4)" {  } { { "TX.v" "" { Text "C:/Users/ninom/OneDrive/Desktop/470L/LAB4/TX.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1638642986351 "|tb|de0_nano_soc_baseline:UAreRatherTiring|transmitter:tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver de0_nano_soc_baseline:UAreRatherTiring\|receiver:rx " "Elaborating entity \"receiver\" for hierarchy \"de0_nano_soc_baseline:UAreRatherTiring\|receiver:rx\"" {  } { { "de0_nano_soc_baseline.v" "rx" { Text "C:/Users/ninom/OneDrive/Desktop/470L/LAB4/de0_nano_soc_baseline.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1638642986382 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RX.v(36) " "Verilog HDL assignment warning at RX.v(36): truncated value with size 32 to match size of target (4)" {  } { { "RX.v" "" { Text "C:/Users/ninom/OneDrive/Desktop/470L/LAB4/RX.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1638642986382 "|tb|de0_nano_soc_baseline:UAreRatherTiring|receiver:rx"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638642986726 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 04 22:36:26 2021 " "Processing ended: Sat Dec 04 22:36:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638642986726 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638642986726 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638642986726 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1638642986726 ""}
