<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<raConfiguration version="7">
  <generalSettings>
    <option key="#Board#" value="board.rza3ul_feather"/>
    <option key="CPU" value="RZA3UL"/>
    <option key="Core" value="CA55_0"/>
    <option key="#TargetName#" value="R9A07G063U01GBG"/>
    <option key="#TargetARCHITECTURE#" value="cortex-a55"/>
    <option key="#DeviceCommand#" value="R9A07G063U01GBG"/>
    <option key="#RTOS#" value="_none"/>
    <option key="#pinconfiguration#" value="R9A07G063U01GBG.pincfg"/>
    <option key="#FSPVersion#" value="2.0.1"/>
    <option key="#ConfigurationFragments#" value="Zalmotek##BSP##Board####"/>
    <option key="#SELECTED_TOOLCHAIN#" value="gcc-arm-a-profile-aarch64"/>
    <option key="#ToolchainVersion#" value="10.3.1.20210621"/>
  </generalSettings>
  <raBspConfiguration/>
  <raClockConfiguration>
    <node id="board.clock.osc.freq" option="board.clock.osc.freq.value"/>
    <node id="board.clock.pll1" mul="1000000000" option="_edit"/>
    <node id="board.clock.dummy1" option="board.clock.dummy1.freq"/>
    <node id="board.clock.iclk.div" option="board.clock.iclk.div.1"/>
    <node id="board.clock.iclk.display" option="board.clock.iclk.display.value"/>
    <node id="board.clock.pll2_1600" mul="1600000000" option="_edit"/>
    <node id="board.clock.dummy2" option="board.clock.dummy2.freq"/>
    <node id="board.clock.pll2_1600.div1" option="board.clock.pll2_1600.div1.2"/>
    <node id="board.clock.pll2_1600.div2" option="board.clock.pll2_1600.div2.2"/>
    <node id="board.clock.pll2_533" mul="533000000" option="_edit"/>
    <node id="board.clock.dummy3" option="board.clock.dummy3.freq"/>
    <node id="board.clock.sd0clk.sel" option="board.clock.sd0clk.sel.533"/>
    <node id="board.clock.sd0clk.display" option="board.clock.sd0clk.display.value"/>
    <node id="board.clock.pll2_533.div1" option="board.clock.pll2_533.div1.2"/>
    <node id="board.clock.sd1clk.sel" option="board.clock.sd1clk.sel.533"/>
    <node id="board.clock.sd1clk.display" option="board.clock.sd1clk.display.value"/>
    <node id="board.clock.pll2_1600.div3" option="board.clock.pll2_1600.div3.8"/>
    <node id="board.clock.p0clk.div" option="board.clock.p0clk.div.1"/>
    <node id="board.clock.p0clk.display" option="board.clock.p0clk.display.value"/>
    <node id="board.clock.pll2_1600.div4" option="board.clock.pll2_1600.div4.10"/>
    <node id="board.clock.tsuclk.display" option="board.clock.tsuclk.display.value"/>
    <node id="board.clock.pll3_1600" mul="1600000000" option="_edit"/>
    <node id="board.clock.dummy4" option="board.clock.dummy4.freq"/>
    <node id="board.clock.pll3_1600.div1" option="board.clock.pll3_1600.div1.2"/>
    <node id="board.clock.pll3_1600.div2" option="board.clock.pll3_1600.div2.2"/>
    <node id="board.clock.atclk.display" option="board.clock.atclk.display.value"/>
    <node id="board.clock.pll3_1600.div3" option="board.clock.pll3_1600.div3.4"/>
    <node id="board.clock.i2clk.div" option="board.clock.i2clk.div.1"/>
    <node id="board.clock.i2clk.display" option="board.clock.i2clk.display.value"/>
    <node id="board.clock.p1clk.div" option="board.clock.p1clk.div.1"/>
    <node id="board.clock.p1clk.display" option="board.clock.p1clk.display.value"/>
    <node id="board.clock.m0clk.display" option="board.clock.m0clk.display.value"/>
    <node id="board.clock.pll3_1600.div4" option="board.clock.pll3_1600.div4.2"/>
    <node id="board.clock.ztclk.display" option="board.clock.ztclk.display.value"/>
    <node id="board.clock.p2clk.div" option="board.clock.p2clk.div.1"/>
    <node id="board.clock.p2clk.display" option="board.clock.p2clk.display.value"/>
    <node id="board.clock.pll3_533" mul="533000000" option="_edit"/>
    <node id="board.clock.dummy5" option="board.clock.dummy5.freq"/>
    <node id="board.clock.sel_pll3_3.sel" option="board.clock.sel_pll3_3.sel.400"/>
    <node id="board.clock.div_pll3_c.div" option="board.clock.div_pll3_c.div.1"/>
    <node id="board.clock.div_pll3_c.div.div1" option="board.clock.div_pll3_c.div.div1.2"/>
    <node id="board.clock.spi0clk.display" option="board.clock.spi0clk.display.value"/>
    <node id="board.clock.spi0clk.qspi0spclk.display" option="board.clock.spi0clk.qspi0spclk.display.value"/>
    <node id="board.clock.pll3_400" mul="400000000" option="_edit"/>
    <node id="board.clock.dummy6" option="board.clock.dummy6.freq"/>
    <node id="board.clock.div_pll3_c.div.div2" option="board.clock.div_pll3_c.div.div2.2"/>
    <node id="board.clock.spi1clk.display" option="board.clock.spi1clk.display.value"/>
    <node id="board.clock.pll3_533.div1" option="board.clock.pll3_533.div1.2"/>
    <node id="board.clock.m2clk.display" option="board.clock.m2clk.display.value"/>
    <node id="board.clock.sel_pll3_5.sel" option="board.clock.sel_pll3_5.sel.400"/>
    <node id="board.clock.div_pll3_f.div" option="board.clock.div_pll3_f.div.1"/>
    <node id="board.clock.div_pll3_f.div.div1" option="board.clock.div_pll3_f.div.div1.2"/>
    <node id="board.clock.oc0clk.display" option="board.clock.oc0clk.display.value"/>
    <node id="board.clock.oc0clk.qspi0spclk.display" option="board.clock.oc0clk.qspi0spclk.display.value"/>
    <node id="board.clock.osc.div" option="board.clock.osc.div.1000"/>
    <node id="board.clock.div_pll3_f.div.div2" option="board.clock.div_pll3_f.div.div2.2"/>
    <node id="board.clock.oc1clk.display" option="board.clock.oc1clk.display.value"/>
    <node id="board.clock.pll4" option="board.clock.pll4.1600"/>
    <node id="board.clock.sel_pll4.sel" option="board.clock.sel_pll4.sel.0024"/>
    <node id="board.clock.sel_pll4.div" option="board.clock.sel_pll4.div.2"/>
    <node id="board.clock.s0clk.display" option="board.clock.s0clk.display.value"/>
    <node id="board.clock.pll5_1500" mul="1500000000" option="_edit"/>
    <node id="board.clock.dummy8" option="board.clock.dummy8.freq"/>
    <node id="board.clock.div_dsi_a.div" option="board.clock.div_dsi_a.div.2"/>
    <node id="board.clock.div_dsi_b.div" option="board.clock.div_dsi_b.div.1"/>
    <node id="board.clock.m3clk.display" option="board.clock.m3clk.display.value"/>
    <node id="board.clock.pll5_500" mul="500000000" option="_edit"/>
    <node id="board.clock.dummy9" option="board.clock.dummy9.freq"/>
    <node id="board.clock.pll5_500.div" option="board.clock.pll5_500.div.2"/>
    <node id="board.clock.pll6" mul="500000000" option="_edit"/>
    <node id="board.clock.dummy10" option="board.clock.dummy10.freq"/>
    <node id="board.clock.pll6.div" option="board.clock.pll6.div.2"/>
    <node id="board.clock.sel_pll6_2.sel" option="board.clock.sel_pll6_2.sel.pll6.250"/>
    <node id="board.clock.hpclk.display" option="board.clock.hpclk.display.value"/>
  </raClockConfiguration>
  <raPinConfiguration>
    <pincfg active="true" name="" symbol="">
      <configSetting altId="adc.adc_ch0.adc_ch0" configurationId="adc.adc_ch0"/>
      <configSetting altId="adc.adc_ch1.adc_ch1" configurationId="adc.adc_ch1"/>
      <configSetting altId="adc.adc_trg.p6_2" configurationId="adc.adc_trg"/>
      <configSetting altId="csi.csi_clk_dash.csi_clk_minus" configurationId="csi.csi_clk_minus"/>
      <configSetting altId="csi.csi_clk_plus.csi_clk_plus" configurationId="csi.csi_clk_plus"/>
      <configSetting altId="csi.csi_data0_dash.csi_data0_minus" configurationId="csi.csi_data0_minus"/>
      <configSetting altId="csi.csi_data0_plus.csi_data0_plus" configurationId="csi.csi_data0_plus"/>
      <configSetting altId="csi.csi_data1_dash.csi_data1_minus" configurationId="csi.csi_data1_minus"/>
      <configSetting altId="csi.csi_data2_dash.csi_data2_minus" configurationId="csi.csi_data2_minus"/>
      <configSetting altId="csi.csi_data2_plus.csi_data2_plus" configurationId="csi.csi_data2_plus"/>
      <configSetting altId="csi.csi_data3_dash.csi_data3_minus" configurationId="csi.csi_data3_minus"/>
      <configSetting altId="csi.csi_data3_plus.csi_data3_plus" configurationId="csi.csi_data3_plus"/>
      <configSetting altId="jtag_fslash_swd.tck_swdclk.tck_swdclk" configurationId="jtag_fslash_swd.tck_swdclk"/>
      <configSetting altId="jtag_fslash_swd.tdi.tdi" configurationId="jtag_fslash_swd.tdi"/>
      <configSetting altId="jtag_fslash_swd.tdo.tdo" configurationId="jtag_fslash_swd.tdo"/>
      <configSetting altId="jtag_fslash_swd.tms_swdio.tms_swdio" configurationId="jtag_fslash_swd.tms_swdio"/>
      <configSetting altId="jtag_fslash_swd.trst_hash.trst_hash" configurationId="jtag_fslash_swd.trst_hash"/>
      <configSetting altId="p13_0.output.low" configurationId="p13_0"/>
      <configSetting altId="p16_0.output.toinput.low" configurationId="p16_0"/>
      <configSetting altId="qspi_fslash_octa.om_cs1_hash.om_cs1_hash" configurationId="qspi_fslash_octa.om_cs1_hash"/>
      <configSetting altId="qspi_fslash_octa.om_dqs.om_dqs" configurationId="qspi_fslash_octa.om_dqs"/>
      <configSetting altId="qspi_fslash_octa.om_sio4.om_sio4" configurationId="qspi_fslash_octa.om_sio4"/>
      <configSetting altId="qspi_fslash_octa.om_sio5.om_sio5" configurationId="qspi_fslash_octa.om_sio5"/>
      <configSetting altId="qspi_fslash_octa.om_sio6.om_sio6" configurationId="qspi_fslash_octa.om_sio6"/>
      <configSetting altId="qspi_fslash_octa.om_sio7.om_sio7" configurationId="qspi_fslash_octa.om_sio7"/>
      <configSetting altId="qspi_fslash_octa.qspi0_io0.qspi0_io0" configurationId="qspi_fslash_octa.qspi0_io0"/>
      <configSetting altId="qspi_fslash_octa.qspi0_io1.qspi0_io1" configurationId="qspi_fslash_octa.qspi0_io1"/>
      <configSetting altId="qspi_fslash_octa.qspi0_io2.qspi0_io2" configurationId="qspi_fslash_octa.qspi0_io2"/>
      <configSetting altId="qspi_fslash_octa.qspi0_io3.qspi0_io3" configurationId="qspi_fslash_octa.qspi0_io3"/>
      <configSetting altId="qspi_fslash_octa.qspi0_spclk.qspi0_spclk" configurationId="qspi_fslash_octa.qspi0_spclk"/>
      <configSetting altId="qspi_fslash_octa.qspi0_ssl.qspi0_ssl" configurationId="qspi_fslash_octa.qspi0_ssl"/>
      <configSetting altId="qspi_fslash_octa.qspi_reset_hash.qspi_reset_hash" configurationId="qspi_fslash_octa.qspi_reset_hash"/>
      <configSetting altId="riic1.riic1_scl.riic1_scl" configurationId="riic1.riic1_scl"/>
      <configSetting altId="riic1.riic1_sda.riic1_sda" configurationId="riic1.riic1_sda"/>
      <configSetting altId="rspi1.rspi1_ck.p17_0" configurationId="rspi1.rspi1_ck" isUsedByDriver="true"/>
      <configSetting altId="rspi1.rspi1_miso.p17_2" configurationId="rspi1.rspi1_miso" isUsedByDriver="true"/>
      <configSetting altId="rspi1.rspi1_mosi.p17_1" configurationId="rspi1.rspi1_mosi" isUsedByDriver="true"/>
      <configSetting altId="rspi1.rspi1_ssl.p17_3" configurationId="rspi1.rspi1_ssl" isUsedByDriver="true"/>
      <configSetting altId="rst_boot.md_boot0.md_boot0" configurationId="rst_boot.md_boot0"/>
      <configSetting altId="rst_boot.md_boot1.md_boot1" configurationId="rst_boot.md_boot1"/>
      <configSetting altId="rst_boot.md_boot2.md_boot2" configurationId="rst_boot.md_boot2"/>
      <configSetting altId="rst_boot.md_clks.md_clks" configurationId="rst_boot.md_clks"/>
      <configSetting altId="rst_boot.md_oscdrv0.md_oscdrv0" configurationId="rst_boot.md_oscdrv0"/>
      <configSetting altId="rst_boot.md_oscdrv1.md_oscdrv1" configurationId="rst_boot.md_oscdrv1"/>
      <configSetting altId="rst_boot.prst_hash.prst_hash" configurationId="rst_boot.prst_hash"/>
      <configSetting altId="scif0.scif0_rxd.p6_3" configurationId="scif0.scif0_rxd" isUsedByDriver="true"/>
      <configSetting altId="scif0.scif0_txd.p6_4" configurationId="scif0.scif0_txd" isUsedByDriver="true"/>
      <configSetting altId="scif1.scif1_rxd.p8_0" configurationId="scif1.scif1_rxd"/>
      <configSetting altId="scif1.scif1_txd.p8_1" configurationId="scif1.scif1_txd"/>
      <configSetting altId="sd0.sd0_cd.p0_0" configurationId="sd0.sd0_cd"/>
      <configSetting altId="sd0.sd0_clk.sd0_clk" configurationId="sd0.sd0_clk"/>
      <configSetting altId="sd0.sd0_cmd.sd0_cmd" configurationId="sd0.sd0_cmd"/>
      <configSetting altId="sd0.sd0_data0.sd0_data0" configurationId="sd0.sd0_data0"/>
      <configSetting altId="sd0.sd0_data1.sd0_data1" configurationId="sd0.sd0_data1"/>
      <configSetting altId="sd0.sd0_data2.sd0_data2" configurationId="sd0.sd0_data2"/>
      <configSetting altId="sd0.sd0_data3.sd0_data3" configurationId="sd0.sd0_data3"/>
      <configSetting altId="ssi3.ssi3_bck.p10_1" configurationId="ssi3.ssi3_bck"/>
      <configSetting altId="ssi3.ssi3_rck.p10_2" configurationId="ssi3.ssi3_rck"/>
      <configSetting altId="ssi3.ssi3_rxd.p10_4" configurationId="ssi3.ssi3_rxd"/>
      <configSetting altId="ssi3.ssi3_txd.p10_3" configurationId="ssi3.ssi3_txd"/>
    </pincfg>
  </raPinConfiguration>
</raConfiguration>
