Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Thu Dec 13 17:29:44 2018
| Host             : LAPTOP-H3O5FJQC running 64-bit major release  (build 9200)
| Command          : report_power -file Display_CPU_power_routed.rpt -pb Display_CPU_power_summary_routed.pb -rpx Display_CPU_power_routed.rpx
| Design           : Display_CPU
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 54.769 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 54.283                           |
| Device Static (W)        | 0.486                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    20.183 |     3487 |       --- |             --- |
|   LUT as Logic           |    18.579 |     1734 |     20800 |            8.34 |
|   F7/F8 Muxes            |     0.880 |      435 |     32600 |            1.33 |
|   LUT as Distributed RAM |     0.310 |       48 |      9600 |            0.50 |
|   Register               |     0.201 |      828 |     41600 |            1.99 |
|   CARRY4                 |     0.200 |       41 |      8150 |            0.50 |
|   BUFG                   |     0.012 |        3 |        32 |            9.38 |
|   Others                 |     0.000 |       28 |       --- |             --- |
| Signals                  |    22.426 |     2426 |       --- |             --- |
| I/O                      |    11.675 |       17 |       106 |           16.04 |
| Static Power             |     0.486 |          |           |                 |
| Total                    |    54.769 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    42.965 |      42.624 |      0.341 |
| Vccaux    |       1.800 |     0.481 |       0.427 |      0.053 |
| Vcco33    |       3.300 |     3.301 |       3.300 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------+-----------+
| Name                             | Power (W) |
+----------------------------------+-----------+
| Display_CPU                      |    54.283 |
|   as                             |     0.121 |
|   divider                        |     0.082 |
|   show                           |     0.209 |
|   uut                            |    42.124 |
|     adr                          |     0.501 |
|     alu                          |     0.285 |
|     aluoutdr                     |     8.640 |
|     bdr                          |     7.002 |
|     controlunit                  |     3.395 |
|     datamem                      |    13.731 |
|     dbdr                         |     0.657 |
|     display                      |     0.002 |
|     insmem                       |     4.473 |
|     pc                           |     2.662 |
|     registerfile                 |     0.650 |
|       Register_reg_r1_0_31_0_5   |     0.076 |
|       Register_reg_r1_0_31_12_17 |     0.063 |
|       Register_reg_r1_0_31_18_23 |     0.064 |
|       Register_reg_r1_0_31_24_29 |     0.059 |
|       Register_reg_r1_0_31_30_31 |     0.020 |
|       Register_reg_r1_0_31_6_11  |     0.064 |
|       Register_reg_r2_0_31_0_5   |     0.048 |
|       Register_reg_r2_0_31_12_17 |     0.043 |
|       Register_reg_r2_0_31_18_23 |     0.042 |
|       Register_reg_r2_0_31_24_29 |     0.046 |
|       Register_reg_r2_0_31_30_31 |     0.015 |
|       Register_reg_r2_0_31_6_11  |     0.050 |
+----------------------------------+-----------+


