{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1748832372956 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1748832372956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 02 09:46:12 2025 " "Processing started: Mon Jun 02 09:46:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1748832372956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1748832372956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off xzv -c xzv " "Command: quartus_map --read_settings_files=on --write_settings_files=off xzv -c xzv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1748832372956 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1748832373245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regc.v 2 2 " "Found 2 design units, including 2 entities, in source file regc.v" { { "Info" "ISGN_ENTITY_NAME" "1 regC " "Found entity 1: regC" {  } { { "RegC.v" "" { Text "D:/VLSI/New folder (2)/RegC.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832373284 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_regC " "Found entity 2: tb_regC" {  } { { "RegC.v" "" { Text "D:/VLSI/New folder (2)/RegC.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832373284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748832373284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regb.v 2 2 " "Found 2 design units, including 2 entities, in source file regb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regB " "Found entity 1: regB" {  } { { "RegB.v" "" { Text "D:/VLSI/New folder (2)/RegB.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832373287 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_regB " "Found entity 2: tb_regB" {  } { { "RegB.v" "" { Text "D:/VLSI/New folder (2)/RegB.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832373287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748832373287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rega.v 2 2 " "Found 2 design units, including 2 entities, in source file rega.v" { { "Info" "ISGN_ENTITY_NAME" "1 regA " "Found entity 1: regA" {  } { { "RegA.v" "" { Text "D:/VLSI/New folder (2)/RegA.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832373289 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_regA " "Found entity 2: tb_regA" {  } { { "RegA.v" "" { Text "D:/VLSI/New folder (2)/RegA.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832373289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748832373289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 2 2 " "Found 2 design units, including 2 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "D:/VLSI/New folder (2)/PC.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832373291 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_PC " "Found entity 2: tb_PC" {  } { { "PC.v" "" { Text "D:/VLSI/New folder (2)/PC.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832373291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748832373291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxb.v 1 1 " "Found 1 design units, including 1 entities, in source file muxb.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxB " "Found entity 1: muxB" {  } { { "MuxB.v" "" { Text "D:/VLSI/New folder (2)/MuxB.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832373293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748832373293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxA " "Found entity 1: muxA" {  } { { "Mux.v" "" { Text "D:/VLSI/New folder (2)/Mux.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832373295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748832373295 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic LogicUnit.v(6) " "Verilog HDL Declaration warning at LogicUnit.v(6): \"logic\" is SystemVerilog-2005 keyword" {  } { { "LogicUnit.v" "" { Text "D:/VLSI/New folder (2)/LogicUnit.v" 6 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1748832373297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicunit.v 2 2 " "Found 2 design units, including 2 entities, in source file logicunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic " "Found entity 1: logic" {  } { { "LogicUnit.v" "" { Text "D:/VLSI/New folder (2)/LogicUnit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832373297 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_logic " "Found entity 2: tb_logic" {  } { { "LogicUnit.v" "" { Text "D:/VLSI/New folder (2)/LogicUnit.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832373297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748832373297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instreg.v 1 1 " "Found 1 design units, including 1 entities, in source file instreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 insReg " "Found entity 1: insReg" {  } { { "InstReg.v" "" { Text "D:/VLSI/New folder (2)/InstReg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832373299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748832373299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmemory.v 2 2 " "Found 2 design units, including 2 entities, in source file instmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instmem " "Found entity 1: instmem" {  } { { "InstMemory.v" "" { Text "D:/VLSI/New folder (2)/InstMemory.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832373301 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_instmem " "Found entity 2: tb_instmem" {  } { { "InstMemory.v" "" { Text "D:/VLSI/New folder (2)/InstMemory.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832373301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748832373301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder16-4.v 2 2 " "Found 2 design units, including 2 entities, in source file encoder16-4.v" { { "Info" "ISGN_ENTITY_NAME" "1 encode164 " "Found entity 1: encode164" {  } { { "Encoder16-4.v" "" { Text "D:/VLSI/New folder (2)/Encoder16-4.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832373303 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_encode " "Found entity 2: tb_encode" {  } { { "Encoder16-4.v" "" { Text "D:/VLSI/New folder (2)/Encoder16-4.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832373303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748832373303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 2 2 " "Found 2 design units, including 2 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "DataMemory.v" "" { Text "D:/VLSI/New folder (2)/DataMemory.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832373305 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_datamem " "Found entity 2: tb_datamem" {  } { { "DataMemory.v" "" { Text "D:/VLSI/New folder (2)/DataMemory.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832373305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748832373305 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 CPU.v(121) " "Verilog HDL Expression warning at CPU.v(121): truncated literal to match 16 bits" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 121 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1748832373307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 2 2 " "Found 2 design units, including 2 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832373308 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_CPU " "Found entity 2: tb_CPU" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832373308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748832373308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 2 2 " "Found 2 design units, including 2 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter4b " "Found entity 1: counter4b" {  } { { "Counter.v" "" { Text "D:/VLSI/New folder (2)/Counter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832373310 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_counter4b " "Found entity 2: tb_counter4b" {  } { { "Counter.v" "" { Text "D:/VLSI/New folder (2)/Counter.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832373310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748832373310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 2 2 " "Found 2 design units, including 2 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "Controller.v" "" { Text "D:/VLSI/New folder (2)/Controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832373312 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_controller " "Found entity 2: tb_controller" {  } { { "Controller.v" "" { Text "D:/VLSI/New folder (2)/Controller.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832373312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748832373312 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "dff " "Entity \"dff\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "Basics.v" "" { Text "D:/VLSI/New folder (2)/Basics.v" 3 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1748832373314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basics.v 2 2 " "Found 2 design units, including 2 entities, in source file basics.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_dff " "Found entity 1: tb_dff" {  } { { "Basics.v" "" { Text "D:/VLSI/New folder (2)/Basics.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832373314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748832373314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithunit.v 2 2 " "Found 2 design units, including 2 entities, in source file arithunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 arith " "Found entity 1: arith" {  } { { "ArithUnit.v" "" { Text "D:/VLSI/New folder (2)/ArithUnit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832373316 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_arith " "Found entity 2: tb_arith" {  } { { "ArithUnit.v" "" { Text "D:/VLSI/New folder (2)/ArithUnit.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832373316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748832373316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 2 2 " "Found 2 design units, including 2 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/VLSI/New folder (2)/ALU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832373319 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_ALU " "Found entity 2: tb_ALU" {  } { { "ALU.v" "" { Text "D:/VLSI/New folder (2)/ALU.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748832373319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748832373319 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1748832373349 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "za CPU.v(10) " "Output port \"za\" at CPU.v(10) has no driver" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1748832373350 "|CPU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "zb CPU.v(11) " "Output port \"zb\" at CPU.v(11) has no driver" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1748832373350 "|CPU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "eq CPU.v(12) " "Output port \"eq\" at CPU.v(12) has no driver" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1748832373350 "|CPU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "gt CPU.v(13) " "Output port \"gt\" at CPU.v(13) has no driver" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1748832373350 "|CPU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lt CPU.v(14) " "Output port \"lt\" at CPU.v(14) has no driver" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1748832373350 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instmem instmem:a1 " "Elaborating entity \"instmem\" for hierarchy \"instmem:a1\"" {  } { { "CPU.v" "a1" { Text "D:/VLSI/New folder (2)/CPU.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748832373352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "insReg insReg:a2 " "Elaborating entity \"insReg\" for hierarchy \"insReg:a2\"" {  } { { "CPU.v" "a2" { Text "D:/VLSI/New folder (2)/CPU.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748832373354 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp InstReg.v(13) " "Verilog HDL or VHDL warning at InstReg.v(13): object \"temp\" assigned a value but never read" {  } { { "InstReg.v" "" { Text "D:/VLSI/New folder (2)/InstReg.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1748832373355 "|CPU|insReg:a2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:a3 " "Elaborating entity \"controller\" for hierarchy \"controller:a3\"" {  } { { "CPU.v" "a3" { Text "D:/VLSI/New folder (2)/CPU.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748832373356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:a4 " "Elaborating entity \"PC\" for hierarchy \"PC:a4\"" {  } { { "CPU.v" "a4" { Text "D:/VLSI/New folder (2)/CPU.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748832373358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxB muxB:a5 " "Elaborating entity \"muxB\" for hierarchy \"muxB:a5\"" {  } { { "CPU.v" "a5" { Text "D:/VLSI/New folder (2)/CPU.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748832373360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regA regA:a6 " "Elaborating entity \"regA\" for hierarchy \"regA:a6\"" {  } { { "CPU.v" "a6" { Text "D:/VLSI/New folder (2)/CPU.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748832373362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regB regB:a7 " "Elaborating entity \"regB\" for hierarchy \"regB:a7\"" {  } { { "CPU.v" "a7" { Text "D:/VLSI/New folder (2)/CPU.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748832373364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regC regC:a8 " "Elaborating entity \"regC\" for hierarchy \"regC:a8\"" {  } { { "CPU.v" "a8" { Text "D:/VLSI/New folder (2)/CPU.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748832373366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem datamem:a9 " "Elaborating entity \"datamem\" for hierarchy \"datamem:a9\"" {  } { { "CPU.v" "a9" { Text "D:/VLSI/New folder (2)/CPU.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748832373368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxA muxA:b1 " "Elaborating entity \"muxA\" for hierarchy \"muxA:b1\"" {  } { { "CPU.v" "b1" { Text "D:/VLSI/New folder (2)/CPU.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748832373371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:b2 " "Elaborating entity \"ALU\" for hierarchy \"ALU:b2\"" {  } { { "CPU.v" "b2" { Text "D:/VLSI/New folder (2)/CPU.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748832373373 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "za GND " "Pin \"za\" is stuck at GND" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1748832373697 "|CPU|za"} { "Warning" "WMLS_MLS_STUCK_PIN" "zb GND " "Pin \"zb\" is stuck at GND" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1748832373697 "|CPU|zb"} { "Warning" "WMLS_MLS_STUCK_PIN" "eq GND " "Pin \"eq\" is stuck at GND" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1748832373697 "|CPU|eq"} { "Warning" "WMLS_MLS_STUCK_PIN" "gt GND " "Pin \"gt\" is stuck at GND" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1748832373697 "|CPU|gt"} { "Warning" "WMLS_MLS_STUCK_PIN" "lt GND " "Pin \"lt\" is stuck at GND" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1748832373697 "|CPU|lt"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1748832373697 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1748832373700 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1748832373863 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832373863 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "31 " "Design contains 31 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "we_IM " "No output dependent on input pin \"we_IM\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832373888 "|CPU|we_IM"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codein\[0\] " "No output dependent on input pin \"codein\[0\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832373888 "|CPU|codein[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codein\[1\] " "No output dependent on input pin \"codein\[1\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832373888 "|CPU|codein[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codein\[2\] " "No output dependent on input pin \"codein\[2\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832373888 "|CPU|codein[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codein\[3\] " "No output dependent on input pin \"codein\[3\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832373888 "|CPU|codein[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codein\[4\] " "No output dependent on input pin \"codein\[4\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832373888 "|CPU|codein[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codein\[5\] " "No output dependent on input pin \"codein\[5\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832373888 "|CPU|codein[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codein\[6\] " "No output dependent on input pin \"codein\[6\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832373888 "|CPU|codein[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codein\[7\] " "No output dependent on input pin \"codein\[7\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832373888 "|CPU|codein[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codein\[8\] " "No output dependent on input pin \"codein\[8\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832373888 "|CPU|codein[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codein\[9\] " "No output dependent on input pin \"codein\[9\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832373888 "|CPU|codein[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codein\[10\] " "No output dependent on input pin \"codein\[10\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832373888 "|CPU|codein[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codein\[11\] " "No output dependent on input pin \"codein\[11\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832373888 "|CPU|codein[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codein\[12\] " "No output dependent on input pin \"codein\[12\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832373888 "|CPU|codein[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codein\[13\] " "No output dependent on input pin \"codein\[13\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832373888 "|CPU|codein[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codein\[14\] " "No output dependent on input pin \"codein\[14\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832373888 "|CPU|codein[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codein\[15\] " "No output dependent on input pin \"codein\[15\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832373888 "|CPU|codein[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "immd\[0\] " "No output dependent on input pin \"immd\[0\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832373888 "|CPU|immd[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "immd\[1\] " "No output dependent on input pin \"immd\[1\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832373888 "|CPU|immd[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "immd\[2\] " "No output dependent on input pin \"immd\[2\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832373888 "|CPU|immd[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "immd\[3\] " "No output dependent on input pin \"immd\[3\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832373888 "|CPU|immd[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "immd\[4\] " "No output dependent on input pin \"immd\[4\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832373888 "|CPU|immd[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "immd\[5\] " "No output dependent on input pin \"immd\[5\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832373888 "|CPU|immd[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "immd\[6\] " "No output dependent on input pin \"immd\[6\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832373888 "|CPU|immd[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "immd\[7\] " "No output dependent on input pin \"immd\[7\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832373888 "|CPU|immd[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "immd\[8\] " "No output dependent on input pin \"immd\[8\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832373888 "|CPU|immd[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "immd\[9\] " "No output dependent on input pin \"immd\[9\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832373888 "|CPU|immd[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "immd\[10\] " "No output dependent on input pin \"immd\[10\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832373888 "|CPU|immd[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "immd\[11\] " "No output dependent on input pin \"immd\[11\]\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832373888 "|CPU|immd[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "en " "No output dependent on input pin \"en\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832373888 "|CPU|en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "CPU.v" "" { Text "D:/VLSI/New folder (2)/CPU.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748832373888 "|CPU|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1748832373888 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1748832373890 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1748832373890 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1748832373890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1748832373915 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 02 09:46:13 2025 " "Processing ended: Mon Jun 02 09:46:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1748832373915 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1748832373915 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1748832373915 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1748832373915 ""}
