# mipsprocessor
A dual-issue superscalar pipelined MIPS architecture which includes a cache, a branch-target buffer and a multiplication coprocessor. Completed in ECE154B in Spring 2016 with my partner Tristan Seroff.


Supports the following instructions:
* add
* addu
* sub
* subu
* and
* andi
* or
* ori
* xor
* xori
* xnor
* slt
* slti
* sltu
* mfhi
* mflo
* mult
* multu
* lw
* sw
* addi
* lui
* j
* bne
* beq
