$comment
	File created using the following command:
		vcd file practica5.msim.vcd -direction
$end
$date
	Thu Mar 31 21:01:24 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module practica5_vhd_vec_tst $end
$var wire 1 ! CLK $end
$var wire 1 " Edo_presente [2] $end
$var wire 1 # Edo_presente [1] $end
$var wire 1 $ Edo_presente [0] $end
$var wire 1 % prueba [2] $end
$var wire 1 & prueba [1] $end
$var wire 1 ' prueba [0] $end
$var wire 1 ( RESET $end
$var wire 1 ) Salidas [3] $end
$var wire 1 * Salidas [2] $end
$var wire 1 + Salidas [1] $end
$var wire 1 , Salidas [0] $end
$var wire 1 - V $end
$var wire 1 . VF $end
$var wire 1 / W $end
$var wire 1 0 X $end
$var wire 1 1 Z $end

$scope module i1 $end
$var wire 1 2 gnd $end
$var wire 1 3 vcc $end
$var wire 1 4 unknown $end
$var wire 1 5 devoe $end
$var wire 1 6 devclrn $end
$var wire 1 7 devpor $end
$var wire 1 8 ww_devoe $end
$var wire 1 9 ww_devclrn $end
$var wire 1 : ww_devpor $end
$var wire 1 ; ww_VF $end
$var wire 1 < ww_CLK $end
$var wire 1 = ww_RESET $end
$var wire 1 > ww_V $end
$var wire 1 ? ww_W $end
$var wire 1 @ ww_X $end
$var wire 1 A ww_Z $end
$var wire 1 B ww_Edo_presente [2] $end
$var wire 1 C ww_Edo_presente [1] $end
$var wire 1 D ww_Edo_presente [0] $end
$var wire 1 E ww_prueba [2] $end
$var wire 1 F ww_prueba [1] $end
$var wire 1 G ww_prueba [0] $end
$var wire 1 H ww_Salidas [3] $end
$var wire 1 I ww_Salidas [2] $end
$var wire 1 J ww_Salidas [1] $end
$var wire 1 K ww_Salidas [0] $end
$var wire 1 L \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 M \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 N \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 O \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 P \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 Q \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 R \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 S \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 T \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 U \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 V \RESET~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 W \RESET~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 X \RESET~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 Y \RESET~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 Z \CLK~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 [ \CLK~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 \ \CLK~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 ] \CLK~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 ^ \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 _ \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 ` \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 a \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 b \VF~output_o\ $end
$var wire 1 c \Edo_presente[2]~output_o\ $end
$var wire 1 d \Edo_presente[1]~output_o\ $end
$var wire 1 e \Edo_presente[0]~output_o\ $end
$var wire 1 f \prueba[2]~output_o\ $end
$var wire 1 g \prueba[1]~output_o\ $end
$var wire 1 h \prueba[0]~output_o\ $end
$var wire 1 i \Salidas[3]~output_o\ $end
$var wire 1 j \Salidas[2]~output_o\ $end
$var wire 1 k \Salidas[1]~output_o\ $end
$var wire 1 l \Salidas[0]~output_o\ $end
$var wire 1 m \CLK~input_o\ $end
$var wire 1 n \CLK~inputclkctrl_outclk\ $end
$var wire 1 o \Z~input_o\ $end
$var wire 1 p \inst3|O~1_combout\ $end
$var wire 1 q \W~input_o\ $end
$var wire 1 r \inst3|O~0_combout\ $end
$var wire 1 s \X~input_o\ $end
$var wire 1 t \V~input_o\ $end
$var wire 1 u \inst3|O~2_combout\ $end
$var wire 1 v \inst3|O~3_combout\ $end
$var wire 1 w \inst8|inst|salida[2]~0_combout\ $end
$var wire 1 x \RESET~input_o\ $end
$var wire 1 y \RESET~inputclkctrl_outclk\ $end
$var wire 1 z \inst8|inst|salida[0]~3_combout\ $end
$var wire 1 { \inst8|inst|salida[1]~1_combout\ $end
$var wire 1 | \inst8|inst|salida[1]~2_combout\ $end
$var wire 1 } \inst1|Mux3~0_combout\ $end
$var wire 1 ~ \inst1|Mux0~0_combout\ $end
$var wire 1 !! \inst1|Mux1~0_combout\ $end
$var wire 1 "! \inst1|Mux2~0_combout\ $end
$var wire 1 #! \inst1|Mux11~0_combout\ $end
$var wire 1 $! \inst1|Mux12~0_combout\ $end
$var wire 1 %! \inst1|Mux13~0_combout\ $end
$var wire 1 &! \inst1|Mux14~0_combout\ $end
$var wire 1 '! \inst8|inst1|internal_value\ [2] $end
$var wire 1 (! \inst8|inst1|internal_value\ [1] $end
$var wire 1 )! \inst8|inst1|internal_value\ [0] $end
$var wire 1 *! \inst1|ALT_INV_Mux14~0_combout\ $end
$var wire 1 +! \inst1|ALT_INV_Mux12~0_combout\ $end
$var wire 1 ,! \inst1|ALT_INV_Mux1~0_combout\ $end
$var wire 1 -! \inst1|ALT_INV_Mux3~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1(
0-
1.
0/
00
01
02
13
x4
15
16
17
18
19
1:
1;
0<
1=
0>
0?
0@
0A
0^
z_
z`
za
1b
0c
0d
0e
0f
0g
0h
0i
0j
1k
1l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
1x
1y
1z
0{
0|
0}
0~
1!!
0"!
0#!
1$!
1%!
0&!
1*!
0+!
0,!
1-!
0B
0C
0D
0E
0F
0G
0H
0I
1J
1K
0'!
0(!
0)!
1Z
1[
1\
0]
1V
1W
1X
1Y
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0"
0#
0$
0%
0&
0'
0)
0*
1+
1,
$end
#30000
1!
11
1<
1A
1o
1m
1]
1n
1)!
1e
1w
1{
1}
0!!
1#!
0%!
1&!
0*!
1,!
0-!
1D
0k
1i
1|
1$
0b
1g
0l
0J
1H
0;
1F
0K
0+
1)
0.
1&
0,
#60000
0!
01
10
0<
0A
1@
1s
0o
0m
0]
1u
1v
0n
0w
0z
1%!
0&!
1*!
1k
1l
1J
1K
1+
1,
#90000
1!
11
1<
1A
1o
1m
1]
1n
0)!
1(!
1d
0e
0v
1p
0u
1z
0{
1"!
1&!
0*!
1C
0D
1h
1v
1w
0$!
0&!
0$
1#
0l
1*!
1+!
1G
0w
1$!
1&!
0K
1'
1j
1l
0*!
0+!
0,
1I
1K
0j
0l
1,
1*
0I
0K
0,
0*
#120000
0!
01
00
1/
0<
0A
0@
1?
1q
0s
0o
0m
0]
0p
0v
0|
0n
1w
0$!
0&!
1*!
1+!
1j
1l
1I
1K
1,
1*
#150000
1!
11
1<
1A
1o
1m
1]
1p
1v
1|
1n
0w
1$!
1&!
1'!
1)!
0*!
0+!
0j
0l
1e
1c
0|
0p
0z
1~
1!!
0"!
0#!
0%!
0,!
0I
0K
1D
1B
0k
0i
0h
1f
0v
0,
0*
1$
1"
0g
0J
0H
0G
1E
1z
0F
0+
0)
0'
1%
0&
#180000
0!
01
10
0<
0A
1@
1s
0o
0m
0]
0n
#210000
1!
11
1<
1A
1o
1m
1]
1n
0'!
0(!
0d
0c
1{
1u
1w
0~
0!!
1#!
1,!
0C
0B
1i
0f
1v
1|
0#
0"
1g
1H
0E
0w
0z
1%!
0&!
1F
1)
0%
1*!
1&
1k
1l
1J
1K
1+
1,
#240000
0!
01
00
0/
1-
0<
0A
0@
0?
1>
1t
0q
0s
0o
0m
0]
0u
0v
0n
1w
1z
0%!
1&!
0*!
0k
0l
0J
0K
0+
0,
#270000
1!
11
1<
1A
1o
1m
1]
1n
1'!
1(!
1d
1c
0{
0w
1~
1!!
0#!
0,!
1C
1B
0i
1f
0|
1#
1"
0g
0H
1E
0F
0)
1%
0&
#300000
0!
01
10
0<
0A
1@
1s
0o
0m
0]
0n
#330000
1!
11
1<
1A
1o
1m
1]
1n
0'!
0(!
0d
0c
1{
1u
1w
0~
0!!
1#!
1,!
0C
0B
1i
0f
1v
1|
0#
0"
1g
1H
0E
0w
0z
1%!
0&!
1F
1)
0%
1*!
1&
1k
1l
1J
1K
1+
1,
#360000
0!
01
00
1/
0<
0A
0@
1?
1q
0s
0o
0m
0]
0u
0v
0n
1w
1z
0%!
1&!
0*!
0k
0l
0J
0K
0+
0,
#390000
1!
11
1<
1A
1o
1m
1]
1n
1'!
1(!
1d
1c
0{
0w
1~
1!!
0#!
0,!
1C
1B
0i
1f
0|
1#
1"
0g
0H
1E
0F
0)
1%
0&
#420000
0!
01
10
0<
0A
1@
1s
0o
0m
0]
0n
#450000
1!
11
1<
1A
1o
1m
1]
1n
0'!
0(!
0d
0c
1{
1u
1w
0~
0!!
1#!
1,!
0C
0B
1i
0f
1v
1|
0#
0"
1g
1H
0E
0w
0z
1%!
0&!
1F
1)
0%
1*!
1&
1k
1l
1J
1K
1+
1,
#480000
0!
01
00
0/
0-
0<
0A
0@
0?
0>
0t
0q
0s
0o
0m
0]
0u
0v
0n
1w
1z
0%!
1&!
0*!
0k
0l
0J
0K
0+
0,
#510000
1!
11
1<
1A
1o
1m
1]
1n
1'!
1(!
1d
1c
0{
0w
1~
1!!
0#!
0,!
1C
1B
0i
1f
0|
1#
1"
0g
0H
1E
0F
0)
1%
0&
#540000
0!
01
10
0<
0A
1@
1s
0o
0m
0]
0n
#570000
1!
11
1<
1A
1o
1m
1]
1n
0'!
0(!
0d
0c
1{
1u
1w
0~
0!!
1#!
1,!
0C
0B
1i
0f
1v
1|
0#
0"
1g
1H
0E
0w
0z
1%!
0&!
1F
1)
0%
1*!
1&
1k
1l
1J
1K
1+
1,
#600000
0!
01
00
1/
0<
0A
0@
1?
1q
0s
0o
0m
0]
0u
0v
0n
1w
1z
0%!
1&!
0*!
0k
0l
0J
0K
0+
0,
#630000
1!
11
1<
1A
1o
1m
1]
1n
1'!
1(!
1d
1c
0{
0w
1~
1!!
0#!
0,!
1C
1B
0i
1f
0|
1#
1"
0g
0H
1E
0F
0)
1%
0&
#660000
0!
01
10
0<
0A
1@
1s
0o
0m
0]
0n
#690000
1!
11
1<
1A
1o
1m
1]
1n
0'!
0(!
0d
0c
1{
1u
1w
0~
0!!
1#!
1,!
0C
0B
1i
0f
1v
1|
0#
0"
1g
1H
0E
0w
0z
1%!
0&!
1F
1)
0%
1*!
1&
1k
1l
1J
1K
1+
1,
#720000
0!
01
00
0/
1-
0<
0A
0@
0?
1>
1t
0q
0s
0o
0m
0]
0u
0v
0n
1w
1z
0%!
1&!
0*!
0k
0l
0J
0K
0+
0,
#750000
1!
11
1<
1A
1o
1m
1]
1n
1'!
1(!
1d
1c
0{
0w
1~
1!!
0#!
0,!
1C
1B
0i
1f
0|
1#
1"
0g
0H
1E
0F
0)
1%
0&
#760000
0(
0=
0x
0Y
0y
0'!
0)!
0(!
0d
0e
0c
1u
0}
0~
1%!
0&!
1*!
1-!
0C
0D
0B
1k
0f
1v
1{
0$
0#
0"
1b
1l
1J
0E
1|
1w
0z
0$!
0%!
1;
1K
1+
0%
1+!
1.
1,
0k
1j
0J
1I
0+
1*
#780000
0!
01
10
0<
0A
1@
1s
0o
0m
0]
0n
#810000
1!
11
1<
1A
1o
1m
1]
1n
#840000
0!
01
00
1/
0<
0A
0@
1?
1q
0s
0o
0m
0]
0n
#870000
1!
11
1<
1A
1o
1m
1]
1n
#900000
0!
01
10
0<
0A
1@
1s
0o
0m
0]
0n
#930000
1!
11
1<
1A
1o
1m
1]
1n
#960000
0!
01
00
0/
0-
0<
0A
0@
0?
0>
0t
0q
0s
0o
0m
0]
0u
0v
0{
0n
0|
0w
1z
1$!
1%!
0+!
1k
0j
1J
0I
1+
0*
#990000
1!
11
1<
1A
1o
1m
1]
1n
#1000000
