

================================================================
== Vivado HLS Report for 'memory_scanner'
================================================================
* Date:           Wed Jan 20 15:46:51 2016

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        memory_scanner
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------------+------------+------------+------------+---------+
    |         Latency         |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+---------+
    |  3221225473|  3221225473|  3221225474|  3221225474|   none  |
    +------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------------+------------+----------+-----------+-----------+------------+----------+
        |          |         Latency         | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name|     min    |     max    |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+------------+------------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |  3221225472|  3221225472|         3|          -|          -|  1073741824|    no    |
        +----------+------------+------------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    309|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    167|
|Register         |        -|      -|     177|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     177|    476|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |count_0_fu_401_p2           |     +    |      0|  0|  32|          32|           1|
    |tmp_4_fu_371_p2             |     +    |      0|  0|  32|          32|           1|
    |tmp_8_fu_345_p2             |     +    |      0|  0|  31|          31|           1|
    |count_0_1_fu_407_p3         |  Select  |      0|  0|  32|           1|          32|
    |count_0_2_fu_423_p3         |  Select  |      0|  0|  32|           1|          32|
    |search_index_0_1_fu_415_p3  |  Select  |      0|  0|  32|           1|           1|
    |search_index_0_fu_377_p3    |  Select  |      0|  0|  32|           1|          32|
    |ap_sig_bdd_369              |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_444              |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_339_p2         |   icmp   |      0|  0|  40|          31|          32|
    |icmp_fu_395_p2              |   icmp   |      0|  0|  35|          28|           1|
    |tmp_3_fu_366_p2             |   icmp   |      0|  0|   8|           8|           8|
    |ap_sig_bdd_366              |    or    |      0|  0|   1|           1|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 309|         169|         144|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |count_reg_251                   |  32|          2|   32|         64|
    |j_reg_288                       |  31|          2|   31|         62|
    |search_index_reg_263            |  32|          2|   32|         64|
    |search_string_load_phi_reg_299  |  40|         17|    8|        136|
    |tmp_reg_275                     |  32|          2|   32|         64|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 167|         25|  135|        390|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   2|   0|    2|          0|
    |ap_reg_ioackin_ddr_ARREADY      |   1|   0|    1|          0|
    |count_reg_251                   |  32|   0|   32|          0|
    |ddr_addr_read_reg_445           |   8|   0|    8|          0|
    |j_reg_288                       |  31|   0|   31|          0|
    |search_index_reg_263            |  32|   0|   32|          0|
    |search_string_load_phi_reg_299  |   8|   0|    8|          0|
    |tmp_8_reg_434                   |  31|   0|   31|          0|
    |tmp_reg_275                     |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 177|   0|  177|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    8|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    8|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |    AXILiteS    |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs | memory_scanner | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | memory_scanner | return value |
|interrupt               | out |    1| ap_ctrl_hs | memory_scanner | return value |
|m_axi_ddr_AWVALID       | out |    1|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_AWREADY       |  in |    1|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_AWADDR        | out |   32|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_AWID          | out |    1|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_AWLEN         | out |    8|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_AWSIZE        | out |    3|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_AWBURST       | out |    2|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_AWLOCK        | out |    2|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_AWCACHE       | out |    4|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_AWPROT        | out |    3|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_AWQOS         | out |    4|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_AWREGION      | out |    4|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_AWUSER        | out |    1|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_WVALID        | out |    1|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_WREADY        |  in |    1|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_WDATA         | out |   32|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_WSTRB         | out |    4|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_WLAST         | out |    1|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_WID           | out |    1|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_WUSER         | out |    1|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_ARVALID       | out |    1|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_ARREADY       |  in |    1|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_ARADDR        | out |   32|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_ARID          | out |    1|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_ARLEN         | out |    8|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_ARSIZE        | out |    3|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_ARBURST       | out |    2|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_ARLOCK        | out |    2|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_ARCACHE       | out |    4|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_ARPROT        | out |    3|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_ARQOS         | out |    4|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_ARREGION      | out |    4|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_ARUSER        | out |    1|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_RVALID        |  in |    1|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_RREADY        | out |    1|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_RDATA         |  in |   32|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_RLAST         |  in |    1|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_RID           |  in |    1|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_RUSER         |  in |    1|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_RRESP         |  in |    2|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_BVALID        |  in |    1|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_BREADY        | out |    1|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_BRESP         |  in |    2|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_BID           |  in |    1|    m_axi   |       ddr      |    pointer   |
|m_axi_ddr_BUSER         |  in |    1|    m_axi   |       ddr      |    pointer   |
+------------------------+-----+-----+------------+----------------+--------------+

