   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"hardware.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.bss.__LDM_interruptDisableCount,"aw",%nobits
  18              		.align	2
  21              	__LDM_interruptDisableCount:
  22 0000 00000000 		.space	4
  23              		.section	.text.hw_Init,"ax",%progbits
  24              		.align	1
  25              		.global	hw_Init
  26              		.syntax unified
  27              		.thumb
  28              		.thumb_func
  29              		.fpu fpv4-sp-d16
  31              	hw_Init:
  32              	.LFB123:
  33              		.file 1 "../source/hardware.c"
   1:../source/hardware.c **** /*
   2:../source/hardware.c ****  * system.c
   3:../source/hardware.c ****  *
   4:../source/hardware.c ****  *  Created on: May 1, 2015
   5:../source/hardware.c ****  *      Author: Juan Pablo VEGA - Laboratorio de Microprocesadores
   6:../source/hardware.c ****  */
   7:../source/hardware.c **** 
   8:../source/hardware.c **** #include "hardware.h"
   9:../source/hardware.c **** 
  10:../source/hardware.c **** static uint32_t __LDM_interruptDisableCount = 0;
  11:../source/hardware.c **** 
  12:../source/hardware.c **** void hw_Init (void)
  13:../source/hardware.c **** {
  34              		.loc 1 13 0
  35              		.cfi_startproc
  36              		@ args = 0, pretend = 0, frame = 0
  37              		@ frame_needed = 1, uses_anonymous_args = 0
  38              		@ link register save eliminated.
  39 0000 80B4     		push	{r7}
  40              		.cfi_def_cfa_offset 4
  41              		.cfi_offset 7, -4
  42 0002 00AF     		add	r7, sp, #0
  43              		.cfi_def_cfa_register 7
  14:../source/hardware.c **** 	SCB->CPACR |= ((3UL << 10*2) | (3UL << 11*2)); /* set CP10, CP11 for Full Access to the FPU*/
  44              		.loc 1 14 0
  45 0004 344B     		ldr	r3, .L5
  46 0006 D3F88830 		ldr	r3, [r3, #136]
  47 000a 334A     		ldr	r2, .L5
  48 000c 43F47003 		orr	r3, r3, #15728640
  49 0010 C2F88830 		str	r3, [r2, #136]
  15:../source/hardware.c **** 
  16:../source/hardware.c **** 	WDOG->UNLOCK  = WDOG_UNLOCK_WDOGUNLOCK(0xC520); /* Key 1 */
  50              		.loc 1 16 0
  51 0014 314B     		ldr	r3, .L5+4
  52 0016 4CF22052 		movw	r2, #50464
  53 001a DA81     		strh	r2, [r3, #14]	@ movhi
  17:../source/hardware.c **** 	WDOG->UNLOCK  = WDOG_UNLOCK_WDOGUNLOCK(0xD928); /* Key 2 */
  54              		.loc 1 17 0
  55 001c 2F4B     		ldr	r3, .L5+4
  56 001e 4DF62812 		movw	r2, #55592
  57 0022 DA81     		strh	r2, [r3, #14]	@ movhi
  18:../source/hardware.c **** 	WDOG->STCTRLH = WDOG_STCTRLH_ALLOWUPDATE_MASK | WDOG_STCTRLH_CLKSRC_MASK | 0x0100U; /* Disable WDO
  58              		.loc 1 18 0
  59 0024 2D4B     		ldr	r3, .L5+4
  60 0026 4FF48972 		mov	r2, #274
  61 002a 1A80     		strh	r2, [r3]	@ movhi
  19:../source/hardware.c **** 
  20:../source/hardware.c **** 	PMC->REGSC |= PMC_REGSC_ACKISO_MASK; /* Release hold with ACKISO:  Only has an effect if recoverin
  62              		.loc 1 20 0
  63 002c 2C4B     		ldr	r3, .L5+8
  64 002e 9B78     		ldrb	r3, [r3, #2]
  65 0030 DBB2     		uxtb	r3, r3
  66 0032 2B4A     		ldr	r2, .L5+8
  67 0034 43F00803 		orr	r3, r3, #8
  68 0038 DBB2     		uxtb	r3, r3
  69 003a 9370     		strb	r3, [r2, #2]
  21:../source/hardware.c **** 
  22:../source/hardware.c **** 	SIM->CLKDIV1 = SIM_CLKDIV1_OUTDIV1(0x00) | SIM_CLKDIV1_OUTDIV2(0x01) | SIM_CLKDIV1_OUTDIV3(0x01) |
  70              		.loc 1 22 0
  71 003c 294B     		ldr	r3, .L5+12
  72 003e 03F58253 		add	r3, r3, #4160
  73 0042 0433     		adds	r3, r3, #4
  74 0044 284A     		ldr	r2, .L5+16
  75 0046 1A60     		str	r2, [r3]
  23:../source/hardware.c **** 
  24:../source/hardware.c **** 	SIM->SOPT1 |= SIM_SOPT1_OSC32KSEL(0x03); /* Set 32 kHz clock source (ERCLK32K) */
  76              		.loc 1 24 0
  77 0048 264B     		ldr	r3, .L5+12
  78 004a 1B68     		ldr	r3, [r3]
  79 004c 254A     		ldr	r2, .L5+12
  80 004e 43F44023 		orr	r3, r3, #786432
  81 0052 1360     		str	r3, [r2]
  25:../source/hardware.c **** 	SIM->SOPT2 = SIM_SOPT2_PLLFLLSEL_MASK; /* Set high frequency clock source (PLL) */
  82              		.loc 1 25 0
  83 0054 234B     		ldr	r3, .L5+12
  84 0056 03F58053 		add	r3, r3, #4096
  85 005a 0433     		adds	r3, r3, #4
  86 005c 4FF44032 		mov	r2, #196608
  87 0060 1A60     		str	r2, [r3]
  26:../source/hardware.c **** 	// Ports Enable
  27:../source/hardware.c **** 	//SIM->SCGC5 |= SIM_SCGC5_PORTA_MASK | SIM_SCGC5_PORTB_MASK | SIM_SCGC5_PORTC_MASK | SIM_SCGC5_POR
  28:../source/hardware.c **** 
  29:../source/hardware.c **** 
  30:../source/hardware.c **** 	MCG->SC = MCG_SC_FCRDIV(0x02); /* Fast clock internal reference divider */
  88              		.loc 1 30 0
  89 0062 224B     		ldr	r3, .L5+20
  90 0064 0422     		movs	r2, #4
  91 0066 1A72     		strb	r2, [r3, #8]
  31:../source/hardware.c **** 	MCG->C2 = MCG_C2_RANGE(0x02); /* High frequency range external reference selection */
  92              		.loc 1 31 0
  93 0068 204B     		ldr	r3, .L5+20
  94 006a 2022     		movs	r2, #32
  95 006c 5A70     		strb	r2, [r3, #1]
  32:../source/hardware.c **** 
  33:../source/hardware.c **** 	OSC->CR = OSC_CR_ERCLKEN_MASK; /* Set external reference clock (OSCERCLK) */
  96              		.loc 1 33 0
  97 006e 204B     		ldr	r3, .L5+24
  98 0070 8022     		movs	r2, #128
  99 0072 1A70     		strb	r2, [r3]
  34:../source/hardware.c **** 
  35:../source/hardware.c **** 	MCG->C7 = MCG_C7_OSCSEL(0x00); /* Set FLL external reference clock (OSCCLK0) */
 100              		.loc 1 35 0
 101 0074 1D4B     		ldr	r3, .L5+20
 102 0076 0022     		movs	r2, #0
 103 0078 1A73     		strb	r2, [r3, #12]
  36:../source/hardware.c **** 	MCG->C1 = MCG_C1_CLKS(0x02) | MCG_C1_FRDIV(0x07); /* Set external reference as source, FLL externa
 104              		.loc 1 36 0
 105 007a 1C4B     		ldr	r3, .L5+20
 106 007c B822     		movs	r2, #184
 107 007e 1A70     		strb	r2, [r3]
  37:../source/hardware.c **** 	while((MCG->S & MCG_S_IREFST_MASK) != 0x00U); /* Check external reference validation */
 108              		.loc 1 37 0
 109 0080 00BF     		nop
 110              	.L2:
 111              		.loc 1 37 0 is_stmt 0 discriminator 1
 112 0082 1A4B     		ldr	r3, .L5+20
 113 0084 9B79     		ldrb	r3, [r3, #6]
 114 0086 DBB2     		uxtb	r3, r3
 115 0088 03F01003 		and	r3, r3, #16
 116 008c 002B     		cmp	r3, #0
 117 008e F8D1     		bne	.L2
  38:../source/hardware.c **** 	MCG->C5 = MCG_C5_PRDIV0(0x0F); /* Set PLL divider while PLL turned off */
 118              		.loc 1 38 0 is_stmt 1
 119 0090 164B     		ldr	r3, .L5+20
 120 0092 0F22     		movs	r2, #15
 121 0094 1A71     		strb	r2, [r3, #4]
  39:../source/hardware.c **** 	MCG->C6 = MCG_C6_PLLS_MASK | MCG_C6_VDIV0(0x08); /* Set PLL multiplier and PLL select */
 122              		.loc 1 39 0
 123 0096 154B     		ldr	r3, .L5+20
 124 0098 4822     		movs	r2, #72
 125 009a 5A71     		strb	r2, [r3, #5]
  40:../source/hardware.c **** 	while((MCG->S & MCG_S_LOCK0_MASK) == 0x00U); /* Wait until PLL is locked*/
 126              		.loc 1 40 0
 127 009c 00BF     		nop
 128              	.L3:
 129              		.loc 1 40 0 is_stmt 0 discriminator 1
 130 009e 134B     		ldr	r3, .L5+20
 131 00a0 9B79     		ldrb	r3, [r3, #6]
 132 00a2 DBB2     		uxtb	r3, r3
 133 00a4 03F04003 		and	r3, r3, #64
 134 00a8 002B     		cmp	r3, #0
 135 00aa F8D0     		beq	.L3
  41:../source/hardware.c **** 	MCG->C1 &= ~MCG_C1_CLKS_MASK;
 136              		.loc 1 41 0 is_stmt 1
 137 00ac 0F4B     		ldr	r3, .L5+20
 138 00ae 1B78     		ldrb	r3, [r3]
 139 00b0 DBB2     		uxtb	r3, r3
 140 00b2 0E4A     		ldr	r2, .L5+20
 141 00b4 03F03F03 		and	r3, r3, #63
 142 00b8 DBB2     		uxtb	r3, r3
 143 00ba 1370     		strb	r3, [r2]
  42:../source/hardware.c **** 	while((MCG->S & MCG_S_CLKST_MASK) != 0x0CU); /* Wait until output of the PLL is selected */
 144              		.loc 1 42 0
 145 00bc 00BF     		nop
 146              	.L4:
 147              		.loc 1 42 0 is_stmt 0 discriminator 1
 148 00be 0B4B     		ldr	r3, .L5+20
 149 00c0 9B79     		ldrb	r3, [r3, #6]
 150 00c2 DBB2     		uxtb	r3, r3
 151 00c4 03F00C03 		and	r3, r3, #12
 152 00c8 0C2B     		cmp	r3, #12
 153 00ca F8D1     		bne	.L4
  43:../source/hardware.c **** 
  44:../source/hardware.c **** 
  45:../source/hardware.c **** 
  46:../source/hardware.c **** #if 0
  47:../source/hardware.c **** 	static PORT_Type* const portBaseList[FSL_FEATURE_SOC_PORT_COUNT] = PORT_BASE_PTRS;
  48:../source/hardware.c **** 
  49:../source/hardware.c **** 	int i;
  50:../source/hardware.c **** 	for (i=0 ; i<FSL_FEATURE_SOC_PORT_COUNT ; ++i)
  51:../source/hardware.c **** 		portBaseList[i]->ISFR = PORT_ISFR_ISF_MASK;
  52:../source/hardware.c **** #endif
  53:../source/hardware.c **** 
  54:../source/hardware.c **** }
 154              		.loc 1 54 0 is_stmt 1
 155 00cc 00BF     		nop
 156 00ce BD46     		mov	sp, r7
 157              		.cfi_def_cfa_register 13
 158              		@ sp needed
 159 00d0 5DF8047B 		ldr	r7, [sp], #4
 160              		.cfi_restore 7
 161              		.cfi_def_cfa_offset 0
 162 00d4 7047     		bx	lr
 163              	.L6:
 164 00d6 00BF     		.align	2
 165              	.L5:
 166 00d8 00ED00E0 		.word	-536810240
 167 00dc 00200540 		.word	1074077696
 168 00e0 00D00740 		.word	1074253824
 169 00e4 00700440 		.word	1074032640
 170 00e8 00001301 		.word	18022400
 171 00ec 00400640 		.word	1074151424
 172 00f0 00500640 		.word	1074155520
 173              		.cfi_endproc
 174              	.LFE123:
 176              		.section	.text.hw_EnableInterrupts,"ax",%progbits
 177              		.align	1
 178              		.global	hw_EnableInterrupts
 179              		.syntax unified
 180              		.thumb
 181              		.thumb_func
 182              		.fpu fpv4-sp-d16
 184              	hw_EnableInterrupts:
 185              	.LFB124:
  55:../source/hardware.c **** 
  56:../source/hardware.c **** void hw_EnableInterrupts (void)
  57:../source/hardware.c **** {
 186              		.loc 1 57 0
 187              		.cfi_startproc
 188              		@ args = 0, pretend = 0, frame = 0
 189              		@ frame_needed = 1, uses_anonymous_args = 0
 190              		@ link register save eliminated.
 191 0000 80B4     		push	{r7}
 192              		.cfi_def_cfa_offset 4
 193              		.cfi_offset 7, -4
 194 0002 00AF     		add	r7, sp, #0
 195              		.cfi_def_cfa_register 7
  58:../source/hardware.c ****     if (__LDM_interruptDisableCount > 0)
 196              		.loc 1 58 0
 197 0004 094B     		ldr	r3, .L10
 198 0006 1B68     		ldr	r3, [r3]
 199 0008 002B     		cmp	r3, #0
 200 000a 09D0     		beq	.L9
  59:../source/hardware.c ****     {
  60:../source/hardware.c ****         __LDM_interruptDisableCount--;
 201              		.loc 1 60 0
 202 000c 074B     		ldr	r3, .L10
 203 000e 1B68     		ldr	r3, [r3]
 204 0010 013B     		subs	r3, r3, #1
 205 0012 064A     		ldr	r2, .L10
 206 0014 1360     		str	r3, [r2]
  61:../source/hardware.c **** 
  62:../source/hardware.c ****         if (__LDM_interruptDisableCount == 0)
 207              		.loc 1 62 0
 208 0016 054B     		ldr	r3, .L10
 209 0018 1B68     		ldr	r3, [r3]
 210 001a 002B     		cmp	r3, #0
 211 001c 00D1     		bne	.L9
 212              	.LBB6:
 213              	.LBB7:
 214              		.file 2 "C:\\Users\\HP\\source\\repos\\TP3-LABmicros\\projectsTP3\\FSKprueba\\CMSIS/cmsis_gcc.h"
   1:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h **** /**************************************************************************//**
   2:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****  * @version  V4.30
   5:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****  * @date     20. October 2015
   6:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****  ******************************************************************************/
   7:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h **** 
   9:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****    All rights reserved.
  10:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****      specific prior written permission.
  20:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****    *
  21:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h **** 
  34:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h **** 
  35:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h **** 
  38:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h **** /* ignore some GCC warnings */
  39:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h **** #pragma GCC diagnostic push
  41:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h **** #endif
  45:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h **** 
  46:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h **** 
  47:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****   @{
  51:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****  */
  52:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h **** 
  53:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h **** /**
  54:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****  */
  58:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h **** {
  60:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 215              		.loc 2 60 0
 216              		.syntax unified
 217              	@ 60 "C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS/cmsis_gcc.h" 1
 218 001e 62B6     		cpsie i
 219              	@ 0 "" 2
 220              		.thumb
 221              		.syntax unified
 222              	.L9:
 223              	.LBE7:
 224              	.LBE6:
  63:../source/hardware.c ****         	__enable_irq();
  64:../source/hardware.c ****     }
  65:../source/hardware.c **** }
 225              		.loc 1 65 0
 226 0020 00BF     		nop
 227 0022 BD46     		mov	sp, r7
 228              		.cfi_def_cfa_register 13
 229              		@ sp needed
 230 0024 5DF8047B 		ldr	r7, [sp], #4
 231              		.cfi_restore 7
 232              		.cfi_def_cfa_offset 0
 233 0028 7047     		bx	lr
 234              	.L11:
 235 002a 00BF     		.align	2
 236              	.L10:
 237 002c 00000000 		.word	__LDM_interruptDisableCount
 238              		.cfi_endproc
 239              	.LFE124:
 241              		.section	.text.hw_DisableInterrupts,"ax",%progbits
 242              		.align	1
 243              		.global	hw_DisableInterrupts
 244              		.syntax unified
 245              		.thumb
 246              		.thumb_func
 247              		.fpu fpv4-sp-d16
 249              	hw_DisableInterrupts:
 250              	.LFB125:
  66:../source/hardware.c **** void hw_DisableInterrupts (void)
  67:../source/hardware.c **** {
 251              		.loc 1 67 0
 252              		.cfi_startproc
 253              		@ args = 0, pretend = 0, frame = 0
 254              		@ frame_needed = 1, uses_anonymous_args = 0
 255              		@ link register save eliminated.
 256 0000 80B4     		push	{r7}
 257              		.cfi_def_cfa_offset 4
 258              		.cfi_offset 7, -4
 259 0002 00AF     		add	r7, sp, #0
 260              		.cfi_def_cfa_register 7
 261              	.LBB8:
 262              	.LBB9:
  61:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h **** }
  62:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h **** 
  63:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h **** 
  64:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h **** /**
  65:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****  */
  69:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h **** {
  71:C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS\cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 263              		.loc 2 71 0
 264              		.syntax unified
 265              	@ 71 "C:\Users\HP\source\repos\TP3-LABmicros\projectsTP3\FSKprueba\CMSIS/cmsis_gcc.h" 1
 266 0004 72B6     		cpsid i
 267              	@ 0 "" 2
 268              		.thumb
 269              		.syntax unified
 270              	.LBE9:
 271              	.LBE8:
  68:../source/hardware.c ****     __disable_irq();
  69:../source/hardware.c **** 
  70:../source/hardware.c ****     __LDM_interruptDisableCount++;
 272              		.loc 1 70 0
 273 0006 054B     		ldr	r3, .L13
 274 0008 1B68     		ldr	r3, [r3]
 275 000a 0133     		adds	r3, r3, #1
 276 000c 034A     		ldr	r2, .L13
 277 000e 1360     		str	r3, [r2]
  71:../source/hardware.c **** }
 278              		.loc 1 71 0
 279 0010 00BF     		nop
 280 0012 BD46     		mov	sp, r7
 281              		.cfi_def_cfa_register 13
 282              		@ sp needed
 283 0014 5DF8047B 		ldr	r7, [sp], #4
 284              		.cfi_restore 7
 285              		.cfi_def_cfa_offset 0
 286 0018 7047     		bx	lr
 287              	.L14:
 288 001a 00BF     		.align	2
 289              	.L13:
 290 001c 00000000 		.word	__LDM_interruptDisableCount
 291              		.cfi_endproc
 292              	.LFE125:
 294              		.text
 295              	.Letext0:
 296              		.file 3 "c:\\nxp\\mcuxpressoide_10.2.0_759\\ide\\tools\\redlib\\include\\sys\\libconfig-arm.h"
 297              		.file 4 "c:\\nxp\\mcuxpressoide_10.2.0_759\\ide\\tools\\redlib\\include\\stdint.h"
 298              		.file 5 "C:\\Users\\HP\\source\\repos\\TP3-LABmicros\\projectsTP3\\FSKprueba\\CMSIS/core_cm4.h"
 299              		.file 6 "C:\\Users\\HP\\source\\repos\\TP3-LABmicros\\projectsTP3\\FSKprueba\\CMSIS/system_MK64F12
 300              		.file 7 "C:\\Users\\HP\\source\\repos\\TP3-LABmicros\\projectsTP3\\FSKprueba\\CMSIS/MK64F12.h"
DEFINED SYMBOLS
                            *ABS*:00000000 hardware.c
C:\Users\HP\AppData\Local\Temp\cccPkn9e.s:18     .bss.__LDM_interruptDisableCount:00000000 $d
C:\Users\HP\AppData\Local\Temp\cccPkn9e.s:21     .bss.__LDM_interruptDisableCount:00000000 __LDM_interruptDisableCount
C:\Users\HP\AppData\Local\Temp\cccPkn9e.s:24     .text.hw_Init:00000000 $t
C:\Users\HP\AppData\Local\Temp\cccPkn9e.s:31     .text.hw_Init:00000000 hw_Init
C:\Users\HP\AppData\Local\Temp\cccPkn9e.s:166    .text.hw_Init:000000d8 $d
C:\Users\HP\AppData\Local\Temp\cccPkn9e.s:177    .text.hw_EnableInterrupts:00000000 $t
C:\Users\HP\AppData\Local\Temp\cccPkn9e.s:184    .text.hw_EnableInterrupts:00000000 hw_EnableInterrupts
C:\Users\HP\AppData\Local\Temp\cccPkn9e.s:237    .text.hw_EnableInterrupts:0000002c $d
C:\Users\HP\AppData\Local\Temp\cccPkn9e.s:242    .text.hw_DisableInterrupts:00000000 $t
C:\Users\HP\AppData\Local\Temp\cccPkn9e.s:249    .text.hw_DisableInterrupts:00000000 hw_DisableInterrupts
C:\Users\HP\AppData\Local\Temp\cccPkn9e.s:290    .text.hw_DisableInterrupts:0000001c $d
                           .group:00000000 wm4.0.33db8b643112917ec54934b4f2c2f387
                           .group:00000000 wm4.redlib_version.h.16.f905717e4b3a91dcbdbb631865150df4
                           .group:00000000 wm4.libconfigarm.h.18.1ad1d24f96d0dc8c4cf52dc19b0aa2c7
                           .group:00000000 wm4.stdint.h.30.079ac5d9930c76ab215c1ab68adcbe08
                           .group:00000000 wm4.stdbool.h.15.fddf1cb2402fd739d8e2516677869231
                           .group:00000000 wm4.fsl_device_registers.h.32.f10b25a7fd7ad45b9a40904c33f28816
                           .group:00000000 wm4.MK64F12.h.105.e884e5c80776532d2ec0f5c21e2ea7cb
                           .group:00000000 wm4.core_cm4.h.42.42f38327ee0970d80f60117e6a3ba2b0
                           .group:00000000 wm4.cmsis_gcc.h.36.39970cb43ce4b53c82644a1f9bc2eab9
                           .group:00000000 wm4.core_cm4.h.223.7b48c9958ef5573320c4765074c8b0ce
                           .group:00000000 wm4.system_MK64F12.h.109.c6d21568e03be21b21c922eb7345d6e3
                           .group:00000000 wm4.MK64F12.h.475.cafa8e1e521f96f0b72de286863a6df7
                           .group:00000000 wm4.MK64F12_features.h.92.512cea46d882153168efeec0bc3a9da7
                           .group:00000000 wm4.hardware.h.27.0531344360c1b4ef1fba1263e2a4c488

NO UNDEFINED SYMBOLS
