
---------- Begin Simulation Statistics ----------
simSeconds                                   0.090838                       # Number of seconds simulated (Second)
simTicks                                  90837715000                       # Number of ticks simulated (Tick)
finalTick                                 90837715000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    345.39                       # Real time elapsed on the host (Second)
hostTickRate                                263002287                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     645116                       # Number of bytes of host memory used (Byte)
simInsts                                     10000003                       # Number of instructions simulated (Count)
simOps                                       14625141                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    28953                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      42344                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        181675431                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        14146533                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   782866                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       14905843                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    173                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               304252                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            408018                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved               15118                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           181636181                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.082064                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.622916                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 177417880     97.68%     97.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1150531      0.63%     98.31% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    307802      0.17%     98.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    642781      0.35%     98.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    917799      0.51%     99.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    323246      0.18%     99.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    487348      0.27%     99.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    110501      0.06%     99.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    278293      0.15%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             181636181                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     810      0.08%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     93      0.01%      0.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 17514      1.64%      1.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%      1.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite          1048506     98.27%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          126      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       6325123     42.43%     42.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           34      0.00%     42.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            82      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     42.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         7948      0.05%     42.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       400615      2.69%     45.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       782740      5.25%     50.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      7389175     49.57%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       14905843                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.082047                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1066923                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.071578                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                192027663                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 5361090                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         5174918                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  20487300                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  9872649                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          9635611                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     5204737                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     10767903                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                         15887                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                          24474                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                           12                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                   14929399                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                       54                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       791722                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                     7791029                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                    782796                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             7                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 96                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                123                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             869                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      992                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                          14904266                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        790370                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      1577                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            8579924                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         401727                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      7789554                       # Number of stores executed (Count)
system.cpu.numRate                           0.082038                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                     14903810                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                    14810529                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       3713148                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       4130801                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.081522                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.898893                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             324                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           39250                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    10000003                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      14625141                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              18.167538                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         18.167538                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.055043                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.055043                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   20772258                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   3602449                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    10484139                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    2330219                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2005703                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    2392664                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  10919202                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                  1535492                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads         791722                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       7791029                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          431                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        12538                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  420327                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            418090                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              1002                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               414204                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  413422                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998112                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     707                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 21                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             454                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                152                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              302                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          105                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          283009                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          767747                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               802                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    181596381                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.080537                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.574469                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       176673758     97.29%     97.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1918474      1.06%     98.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          227085      0.13%     98.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          389210      0.21%     98.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1724526      0.95%     99.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          201843      0.11%     99.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          159525      0.09%     99.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          195282      0.11%     99.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          106678      0.06%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    181596381                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             10000003                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               14625141                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     8453949                       # Number of memory references committed (Count)
system.cpu.commit.loads                        773091                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     388602                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                    9596714                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    12321672                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   351                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           11      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      6171078     42.19%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           33      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           70      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     42.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         5348      0.04%     42.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       387371      2.65%     44.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       767743      5.25%     50.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      7293487     49.87%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     14625141                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        106678                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        7509998                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           7509998                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       7509998                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          7509998                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       959911                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          959911                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       959911                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         959911                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  78887019499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  78887019499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  78887019499                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  78887019499                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      8469909                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       8469909                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      8469909                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      8469909                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.113332                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.113332                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.113332                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.113332                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 82181.597564                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 82181.597564                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 82181.597564                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 82181.597564                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs          246                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            6                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs             41                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       959241                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            959241                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data           99                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total            99                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data           99                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total           99                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       959812                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       959812                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       959812                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       959812                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  77920725500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  77920725500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  77920725500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  77920725500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.113320                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.113320                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.113320                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.113320                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 81183.320796                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 81183.320796                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 81183.320796                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 81183.320796                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                 959298                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       788870                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          788870                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          184                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           184                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     14096000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     14096000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       789054                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       789054                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000233                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000233                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 76608.695652                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 76608.695652                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data           96                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total           96                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data           88                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total           88                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data      7749500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total      7749500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000112                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000112                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 88062.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 88062.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      6721128                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        6721128                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       959727                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       959727                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  78872923499                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  78872923499                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      7680855                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      7680855                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.124951                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.124951                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 82182.666007                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 82182.666007                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            3                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            3                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       959724                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       959724                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  77912976000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  77912976000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.124950                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.124950                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 81182.690023                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 81182.690023                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  90837715000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.743264                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              8469811                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             959810                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               8.824466                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              176500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.743264                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999499                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999499                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          105                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          406                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           34839446                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          34839446                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90837715000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   450338                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             179257874                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1056626                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                855456                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  15887                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               398468                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   259                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               15099115                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1370                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  90837715000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90837715000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles            1681097                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       10836183                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      420327                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             414281                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     179938264                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   32280                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           591                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   1660113                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   529                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          181636181                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.087127                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.734216                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                178835096     98.46%     98.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    93647      0.05%     98.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   105462      0.06%     98.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   108464      0.06%     98.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   105908      0.06%     98.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1338355      0.74%     99.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   102755      0.06%     99.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   108398      0.06%     99.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   838096      0.46%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            181636181                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.002314                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.059646                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        1659392                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1659392                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1659392                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1659392                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          721                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             721                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          721                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            721                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     51842999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     51842999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     51842999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     51842999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1660113                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1660113                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1660113                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1660113                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000434                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000434                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000434                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000434                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 71904.298197                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 71904.298197                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 71904.298197                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 71904.298197                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs           56                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      18.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           80                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                80                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          216                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           216                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          216                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          216                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          505                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          505                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          505                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          505                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     38679499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     38679499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     38679499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     38679499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000304                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000304                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000304                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000304                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 76593.067327                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 76593.067327                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 76593.067327                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 76593.067327                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                     80                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1659392                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1659392                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          721                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           721                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     51842999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     51842999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1660113                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1660113                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000434                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000434                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 71904.298197                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 71904.298197                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          216                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          216                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          505                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          505                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     38679499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     38679499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000304                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000304                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 76593.067327                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 76593.067327                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  90837715000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           422.920299                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1659897                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                505                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            3286.924752                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   422.920299                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.826016                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.826016                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          423                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          423                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.826172                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            6640957                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           6640957                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90837715000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  90837715000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90837715000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                        1247                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   18630                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   14                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  96                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 110169                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      5                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             773091                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.021982                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             2.005475                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 772984     99.99%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                    3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  6      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  6      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 20      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 14      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              606                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               773091                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  790359                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 7789555                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        76                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                    107806                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90837715000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 1660187                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       123                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90837715000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  90837715000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  15887                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   936849                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   25353                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles      177988431                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1491439                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1178222                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               14934569                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    28                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    323                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                   2101                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             9924546                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    44289289                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 20799882                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  10514427                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               9640210                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   284331                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  782775                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing              782774                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   5808242                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        196202632                       # The number of ROB reads (Count)
system.cpu.rob.writes                        29856134                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 10000003                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   14625141                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    18                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     16                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                      1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        17                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    16                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                     1                       # number of overall hits (Count)
system.l2.overallHits::total                       17                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  488                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               959809                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  960297                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 488                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              959809                       # number of overall misses (Count)
system.l2.overallMisses::total                 960297                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        37745500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     76480969000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        76518714500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       37745500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    76480969000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       76518714500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                504                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             959810                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                960314                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               504                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            959810                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               960314                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.968254                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.999999                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.999982                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.968254                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.999999                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.999982                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 77347.336066                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu.data 79683.529744                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    79682.342546                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.inst 77347.336066                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.data 79683.529744                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   79682.342546                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               955656                       # number of writebacks (Count)
system.l2.writebacks::total                    955656                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              488                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           959809                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              960297                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             488                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          959809                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             960297                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     32865500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  66882879000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    66915744500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     32865500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  66882879000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   66915744500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.968254                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.999999                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.999982                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.968254                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.999999                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.999982                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 67347.336066                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 69683.529744                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 69682.342546                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 67347.336066                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 69683.529744                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 69682.342546                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                         956201                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst              16                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 16                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           488                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              488                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     37745500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     37745500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          504                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            504                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.968254                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.968254                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 77347.336066                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 77347.336066                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          488                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          488                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     32865500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     32865500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.968254                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.968254                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 67347.336066                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 67347.336066                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data           959722                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              959722                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  76473367000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    76473367000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         959722                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            959722                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 79682.832112                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 79682.832112                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       959722                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          959722                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  66876147000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  66876147000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 69682.832112                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 69682.832112                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data              1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data           87                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total              87                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data      7602000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total      7602000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data           88                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total            88                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.988636                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.988636                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 87379.310345                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 87379.310345                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data           87                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total           87                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data      6732000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total      6732000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.988636                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.988636                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 77379.310345                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 77379.310345                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                 2                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    2                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu.data             2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks           80                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total               80                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks           80                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total           80                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       959241                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           959241                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       959241                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       959241                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  90837715000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4088.433226                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1919692                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     960297                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.999061                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::cpu.inst         1.782485                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4086.650741                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000435                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.997717                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.998153                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  105                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  951                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3040                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   16317833                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  16317833                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90837715000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    955656.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       488.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    959809.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000056186500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        59726                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        59726                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             2837773                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             896350                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      960297                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     955656                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    960297                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   955656                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.98                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                960297                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               955656                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  960073                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     175                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      42                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  58307                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  59727                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  59727                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  59728                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  59727                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  59727                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  59726                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  59726                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  61150                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  59726                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  59726                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  59726                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  59726                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  59726                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  59726                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  59726                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        59726                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      16.078308                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     16.002157                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     17.650374                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-255         59725    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         59726                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        59726                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.000318                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.000293                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.029788                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            59719     99.99%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                2      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                5      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         59726                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                61459008                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             61161984                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              676580294.86981261                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              673310463.61084712                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   90837691500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      47411.23                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        31232                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     61427776                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     61160640                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 343821.946644078416                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 676236472.923168540001                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 673295667.994290709496                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          488                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       959809                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       955656                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     12811750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  27595051250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 2236998850000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     26253.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     28750.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2340799.25                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        31232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     61427776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       61459008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        31232                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        31232                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     61161984                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     61161984                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          488                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       959809                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          960297                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       955656                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         955656                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         343822                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      676236473                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         676580295                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       343822                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        343822                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    673310464                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        673310464                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    673310464                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        343822                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     676236473                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1349890758                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               960297                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              955635                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        60045                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        60059                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        60115                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        60069                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        60060                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        60059                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        60044                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        60045                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        59946                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        59976                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        59942                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        59968                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        59937                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        59959                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        59986                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        60087                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        59776                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        59776                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        59776                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        59776                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        59776                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        59776                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        59776                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        59743                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        59648                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        59678                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        59667                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        59673                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        59654                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        59651                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        59713                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        59776                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              9602294250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            4801485000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        27607863000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 9999.30                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           28749.30                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              888603                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             888217                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            92.53                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           92.95                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       139111                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   881.450008                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   744.686154                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   299.638786                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        10279      7.39%      7.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         2910      2.09%      9.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         2667      1.92%     11.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         2636      1.89%     13.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         2695      1.94%     15.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         3485      2.51%     17.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         2412      1.73%     19.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        11540      8.30%     27.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       100487     72.24%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       139111                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              61459008                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrls.dram.bytesWritten           61160640                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrls.dram.avgRdBW              676.580295                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              673.295668                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   10.55                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                5.29                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               5.26                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               92.74                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  90837715000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       496865460                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       264086460                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     3430741440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    2496073500                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 7170390240.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  21693600360                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  16613387520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   52165144980                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   574.267472                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  42539912750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3033160000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  45264642250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       496394220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       263839785                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     3425779140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    2492341200                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 7170390240.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  21663303150                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  16638900960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   52150948695                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   574.111190                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  42607340250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3033160000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  45197214750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  90837715000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 575                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        955656                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               121                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             959722                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            959722                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            575                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      2876371                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      2876371                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 2876371                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    122620992                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    122620992                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                122620992                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             960297                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   960297    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               960297                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  90837715000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          5902286500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         5053702000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1916074                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       955777                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                593                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1914897                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean           80                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              602                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                2                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               2                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            959722                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           959722                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            505                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq            88                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1089                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2878922                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                2880011                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        37376                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    122819264                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               122856640                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          956202                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  61162048                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           1916518                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000225                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.015012                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 1916086     99.98%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     432      0.02%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             1916518                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  90837715000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         1919168500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            757500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1439716000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1919695                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       959378                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             426                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          426                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
