rm -rf UHDM-integration-tests/build
mkdir -p UHDM-integration-tests/build
(export TOP_FILE="UHDM-integration-tests/tests/CastOp/top.sv" TOP_MODULE="top" PARSER=yosys-plugin SURELOG_FLAGS="" && \
cd UHDM-integration-tests/build && UHDM-integration-tests/../image/bin/yosys -c UHDM-integration-tests/tests/CastOp/yosys_script.tcl)

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.29+11 (git sha1 6b3e6d96a, gcc 13.1.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9_exe' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9_ops' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `aigmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `alumacc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_eqn' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `assertpmux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `async2sync' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmvcp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `autoname' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `blackbox' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bmuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bugpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bwmuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `check' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chformal' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chtype' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean_zerowidth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clk2fflogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clkbufmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect_rpc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connwrappers' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_fixup' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_sop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `copy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cutpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `debug' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `delete' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `deminout' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `demuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `design' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffinit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflegalize' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflibmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffunmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dump' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `echo' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ecp5_gsr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `edgetypes' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `efinix_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_induct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_make' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_mark' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_purge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_remove' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_simple' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_status' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_struct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `expose' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_counter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_fa' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extractinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flatten' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flowmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fmcombine' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `formalff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `freduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_detect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_expand' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_export' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_info' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_recode' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fst2tb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `gatemate_foldinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `glift' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `greenpak4_dffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `help' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hierarchy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hilomap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `history' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_braminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_wrapcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `insbuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `iopadmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `log' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `logger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ls' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ltp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `lut2mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `maccmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bmux2rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bram' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_collect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_libmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_memx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_narrow' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_nordff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_unpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `mutate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxcover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `nlutmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `onehot' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_demorgan' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_expr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_ffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut_ins' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_feedback' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_priority' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_widen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_merge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_muxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `paramap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `peepopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `plugin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmux2shiftx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmuxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `portlist' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `prep' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `printattrs' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_arst' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dlatch' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_init' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_memwr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_prune' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rmdead' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qbfsat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qwp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_ilang' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_liberty' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rename' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rmports' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scatter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scratchpad' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `script' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `select' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setattr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setundef' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `show' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shregmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sim' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `simplemap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splitcells' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splitnets' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sta' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `stat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `submod' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `supercover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_achronix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_anlogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_coolrunner2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_easic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ecp5' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_efinix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_fabulous' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gatemate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gowin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_greenpak4' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ice40' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel_alm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_machxo2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_nexus' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_quicklogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_sf2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_xilinx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synthprop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tcl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `techmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tee' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_abcloop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_autotb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_cell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_pmgen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `torder' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tribuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `uniquify' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verific' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defaults' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defines' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `viz' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wbflip' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wreduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_btor' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_cxxrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_edif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_file' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_firrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_ilang' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_intersynth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_simplec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_smt2' -> skip.
[TCL: yUsing Yosys read_systemverilog command
osys -import] Command name collision: found pre-existing command `write_smv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_spice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_table' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_xaiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dffopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_srl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xprop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `zinit' -> skip.

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/CastOp/top.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/CastOp/top.sv:1:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/CastOp/top.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_function: (work@process::status)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state)
  |vpiMethod:
  \_task: (work@process::kill)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/CastOp/top.sv, line:1:1, endln:10:16
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.intCast), line:2:7, endln:2:14
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/CastOp/top.sv, line:1:1, endln:10:16
    |vpiName:intCast
    |vpiFullName:work@top.intCast
  |vpiNet:
  \_logic_net: (work@top.s), line:3:65, endln:3:66
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/CastOp/top.sv, line:1:1, endln:10:16
    |vpiName:s
    |vpiFullName:work@top.s
  |vpiNet:
  \_logic_net: (work@top.integerCast), line:4:11, endln:4:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/CastOp/top.sv, line:1:1, endln:10:16
    |vpiName:integerCast
    |vpiFullName:work@top.integerCast
  |vpiNet:
  \_logic_net: (work@top.sizeCast), line:5:15, endln:5:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/CastOp/top.sv, line:1:1, endln:10:16
    |vpiName:sizeCast
    |vpiFullName:work@top.sizeCast
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.regA), line:6:15, endln:6:19
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/CastOp/top.sv, line:1:1, endln:10:16
    |vpiName:regA
    |vpiFullName:work@top.regA
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.regS), line:7:22, endln:7:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/CastOp/top.sv, line:1:1, endln:10:16
    |vpiName:regS
    |vpiFullName:work@top.regS
    |vpiNetType:36
  |vpiContAssign:
  \_cont_assign: , line:8:10, endln:8:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/CastOp/top.sv, line:1:1, endln:10:16
    |vpiRhs:
    \_sys_func_call: ($unsigned), line:8:17, endln:8:30
      |vpiParent:
      \_cont_assign: , line:8:10, endln:8:30
      |vpiTypespec:
      \_logic_typespec: , line:6:3, endln:6:14
        |vpiRange:
        \_range: , line:6:9, endln:6:14
          |vpiLeftRange:
          \_constant: , line:6:10, endln:6:11
            |vpiParent:
            \_range: , line:6:9, endln:6:14
            |vpiDecompile:7
            |vpiSize:64
            |UINT:7
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:6:12, endln:6:13
            |vpiParent:
            \_range: , line:6:9, endln:6:14
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiArgument:
      \_operation: , line:8:27, endln:8:29
        |vpiParent:
        \_sys_func_call: ($unsigned), line:8:17, endln:8:30
        |vpiOpType:1
        |vpiOperand:
        \_constant: , line:8:28, endln:8:29
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
      |vpiName:$unsigned
    |vpiLhs:
    \_ref_obj: (work@top.regA), line:8:10, endln:8:14
      |vpiParent:
      \_cont_assign: , line:8:10, endln:8:30
      |vpiName:regA
      |vpiFullName:work@top.regA
      |vpiActual:
      \_logic_var: (work@top.regA), line:6:15, endln:6:19
  |vpiContAssign:
  \_cont_assign: , line:9:10, endln:9:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/CastOp/top.sv, line:1:1, endln:10:16
    |vpiRhs:
    \_sys_func_call: ($signed), line:9:17, endln:9:33
      |vpiParent:
      \_cont_assign: , line:9:10, endln:9:33
      |vpiTypespec:
      \_logic_typespec: , line:7:3, endln:7:21
        |vpiRange:
        \_range: , line:7:16, endln:7:21
          |vpiLeftRange:
          \_constant: , line:7:17, endln:7:18
            |vpiParent:
            \_range: , line:7:16, endln:7:21
            |vpiDecompile:7
            |vpiSize:64
            |UINT:7
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:7:19, endln:7:20
            |vpiParent:
            \_range: , line:7:16, endln:7:21
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiSigned:1
      |vpiArgument:
      \_constant: , line:9:25, endln:9:32
        |vpiParent:
        \_sys_func_call: ($signed), line:9:17, endln:9:33
        |vpiDecompile:4'b1100
        |vpiSize:4
        |BIN:1100
        |vpiConstType:3
      |vpiName:$signed
    |vpiLhs:
    \_ref_obj: (work@top.regS), line:9:10, endln:9:14
      |vpiParent:
      \_cont_assign: , line:9:10, endln:9:33
      |vpiName:regS
      |vpiFullName:work@top.regS
      |vpiActual:
      \_logic_var: (work@top.regS), line:7:22, endln:7:26
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/CastOp/top.sv, line:1:1, endln:10:16
  |vpiName:work@top
  |vpiVariables:
  \_int_var: (work@top.intCast), line:2:7, endln:2:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/CastOp/top.sv, line:1:1, endln:10:16
    |vpiTypespec:
    \_int_typespec: , line:2:3, endln:2:6
      |vpiSigned:1
    |vpiName:intCast
    |vpiFullName:work@top.intCast
    |vpiVisibility:1
    |vpiExpr:
    \_operation: , line:2:17, endln:2:24
      |vpiTypespec:
      \_int_typespec: , line:2:17, endln:2:20
        |vpiSigned:1
      |vpiOpType:67
      |vpiOperand:
      \_constant: , line:2:22, endln:2:23
        |vpiParent:
        \_operation: , line:2:17, endln:2:24
        |vpiDecompile:1
        |vpiSize:32
        |UINT:1
        |vpiConstType:9
  |vpiVariables:
  \_integer_var: (work@top.integerCast), line:4:11, endln:4:36
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/CastOp/top.sv, line:1:1, endln:10:16
    |vpiTypespec:
    \_integer_typespec: , line:4:3, endln:4:10
      |vpiSigned:1
    |vpiName:integerCast
    |vpiFullName:work@top.integerCast
    |vpiVisibility:1
    |vpiExpr:
    \_operation: , line:4:25, endln:4:36
      |vpiTypespec:
      \_integer_typespec: , line:4:25, endln:4:32
        |vpiSigned:1
      |vpiOpType:67
      |vpiOperand:
      \_ref_obj: (s), line:4:34, endln:4:35
        |vpiParent:
        \_operation: , line:4:25, endln:4:36
        |vpiName:s
        |vpiActual:
        \_struct_net: (work@top.s), line:3:65, endln:3:66
  |vpiVariables:
  \_logic_var: (work@top.sizeCast), line:5:15, endln:5:31
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/CastOp/top.sv, line:1:1, endln:10:16
    |vpiTypespec:
    \_logic_typespec: , line:5:3, endln:5:14
      |vpiRange:
      \_range: , line:5:9, endln:5:14
        |vpiLeftRange:
        \_constant: , line:5:10, endln:5:11
          |vpiParent:
          \_range: , line:5:9, endln:5:14
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:5:12, endln:5:13
          |vpiParent:
          \_range: , line:5:9, endln:5:14
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:sizeCast
    |vpiFullName:work@top.sizeCast
    |vpiVisibility:1
    |vpiExpr:
    \_operation: , line:5:26, endln:5:31
      |vpiTypespec:
      \_integer_typespec: , line:5:26, endln:5:27
        |INT:8
      |vpiOpType:67
      |vpiOperand:
      \_constant: , line:5:29, endln:5:30
        |vpiParent:
        \_operation: , line:5:26, endln:5:31
        |vpiDecompile:2
        |vpiSize:8
        |UINT:2
        |vpiConstType:9
    |vpiRange:
    \_range: , line:5:9, endln:5:14
      |vpiLeftRange:
      \_constant: , line:5:10, endln:5:11
        |vpiParent:
        \_range: , line:5:9, endln:5:14
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:5:12, endln:5:13
        |vpiParent:
        \_range: , line:5:9, endln:5:14
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiVariables:
  \_logic_var: (work@top.regA), line:6:15, endln:6:19
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/CastOp/top.sv, line:1:1, endln:10:16
    |vpiTypespec:
    \_logic_typespec: , line:6:3, endln:6:14
    |vpiName:regA
    |vpiFullName:work@top.regA
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:6:9, endln:6:14
      |vpiLeftRange:
      \_constant: , line:6:10, endln:6:11
        |vpiParent:
        \_range: , line:6:9, endln:6:14
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:6:12, endln:6:13
        |vpiParent:
        \_range: , line:6:9, endln:6:14
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiVariables:
  \_logic_var: (work@top.regS), line:7:22, endln:7:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/CastOp/top.sv, line:1:1, endln:10:16
    |vpiTypespec:
    \_logic_typespec: , line:7:3, endln:7:21
    |vpiName:regS
    |vpiFullName:work@top.regS
    |vpiSigned:1
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:7:16, endln:7:21
      |vpiLeftRange:
      \_constant: , line:7:17, endln:7:18
        |vpiParent:
        \_range: , line:7:16, endln:7:21
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:7:19, endln:7:20
        |vpiParent:
        \_range: , line:7:16, endln:7:21
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_struct_net: (work@top.s), line:3:65, endln:3:66
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/CastOp/top.sv, line:1:1, endln:10:16
    |vpiTypespec:
    \_struct_typespec: , line:3:3, endln:3:9
      |vpiPacked:1
      |vpiTypespecMember:
      \_typespec_member: (a), line:3:30, endln:3:31
        |vpiParent:
        \_struct_typespec: , line:3:3, endln:3:9
        |vpiName:a
        |vpiTypespec:
        \_logic_typespec: , line:3:18, endln:3:29
          |vpiParent:
          \_typespec_member: (a), line:3:30, endln:3:31
          |vpiRange:
          \_range: , line:3:24, endln:3:29
            |vpiParent:
            \_struct_typespec: , line:3:3, endln:3:9
            |vpiLeftRange:
            \_constant: , line:3:25, endln:3:26
              |vpiParent:
              \_range: , line:3:24, endln:3:29
              |vpiDecompile:7
              |vpiSize:64
              |UINT:7
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:3:27, endln:3:28
              |vpiParent:
              \_range: , line:3:24, endln:3:29
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiRefFile:UHDM-integration-tests/tests/CastOp/top.sv
        |vpiRefLineNo:3
        |vpiRefColumnNo:18
        |vpiRefEndLineNo:3
        |vpiRefEndColumnNo:29
      |vpiTypespecMember:
      \_typespec_member: (b), line:3:45, endln:3:46
        |vpiParent:
        \_struct_typespec: , line:3:3, endln:3:9
        |vpiName:b
        |vpiTypespec:
        \_logic_typespec: , line:3:33, endln:3:44
          |vpiParent:
          \_typespec_member: (b), line:3:45, endln:3:46
          |vpiRange:
          \_range: , line:3:39, endln:3:44
            |vpiParent:
            \_struct_typespec: , line:3:3, endln:3:9
            |vpiLeftRange:
            \_constant: , line:3:40, endln:3:41
              |vpiParent:
              \_range: , line:3:39, endln:3:44
              |vpiDecompile:7
              |vpiSize:64
              |UINT:7
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:3:42, endln:3:43
              |vpiParent:
              \_range: , line:3:39, endln:3:44
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiRefFile:UHDM-integration-tests/tests/CastOp/top.sv
        |vpiRefLineNo:3
        |vpiRefColumnNo:33
        |vpiRefEndLineNo:3
        |vpiRefEndColumnNo:44
      |vpiTypespecMember:
      \_typespec_member: (c), line:3:61, endln:3:62
        |vpiParent:
        \_struct_typespec: , line:3:3, endln:3:9
        |vpiName:c
        |vpiTypespec:
        \_logic_typespec: , line:3:48, endln:3:60
          |vpiParent:
          \_typespec_member: (c), line:3:61, endln:3:62
          |vpiRange:
          \_range: , line:3:54, endln:3:60
            |vpiParent:
            \_struct_typespec: , line:3:3, endln:3:9
            |vpiLeftRange:
            \_constant: , line:3:55, endln:3:57
              |vpiParent:
              \_range: , line:3:54, endln:3:60
              |vpiDecompile:15
              |vpiSize:64
              |UINT:15
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:3:58, endln:3:59
              |vpiParent:
              \_range: , line:3:54, endln:3:60
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiRefFile:UHDM-integration-tests/tests/CastOp/top.sv
        |vpiRefLineNo:3
        |vpiRefColumnNo:48
        |vpiRefEndLineNo:3
        |vpiRefEndColumnNo:60
    |vpiName:s
    |vpiFullName:work@top.s
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:8:10, endln:8:30
    |vpiRhs:
    \_constant: 
      |vpiParent:
      \_cont_assign: , line:8:10, endln:8:30
      |vpiDecompile:252
      |vpiSize:8
      |UINT:252
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (regA), line:8:10, endln:8:14
      |vpiParent:
      \_cont_assign: , line:8:10, endln:8:30
      |vpiName:regA
  |vpiContAssign:
  \_cont_assign: , line:9:10, endln:9:33
    |vpiRhs:
    \_constant: 
      |vpiParent:
      \_cont_assign: , line:9:10, endln:9:33
      |vpiDecompile:-4
      |vpiSize:8
      |INT:-4
      |vpiConstType:7
    |vpiLhs:
    \_ref_obj: (regS), line:9:10, endln:9:14
      |vpiParent:
      \_cont_assign: , line:9:10, endln:9:33
      |vpiName:regS
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'intCast' of type 'logic_net'
    Object 's' of type 'logic_net'
    Object 'integerCast' of type 'logic_net'
    Object 'sizeCast' of type 'logic_net'
    Object 'regA' of type 'logic_net'
    Object 'regS' of type 'logic_net'
  Object 'work@top' of type 'module_inst'
    Object 's' of type 'struct_net'
      Object '' of type 'struct_typespec'
        Object 'a' of type 'typespec_member'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object 'b' of type 'typespec_member'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object 'c' of type 'typespec_member'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'regA' of type 'ref_obj'
      Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'regS' of type 'ref_obj'
      Object '' of type 'constant'
    Object 'intCast' of type 'int_var'
      Object '' of type 'operation'
        Object '' of type 'constant'
    Object 'integerCast' of type 'integer_var'
      Object '' of type 'operation'
        Object 's' of type 'ref_obj'
    Object 'sizeCast' of type 'logic_var'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
      Object '' of type 'operation'
        Object '' of type 'constant'
    Object 'regA' of type 'logic_var'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'regS' of type 'logic_var'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
Generating RTLIL representation for module `\top'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/CastOp/top.sv:1.1-10.16> str='\top'
      AST_WIRE <UHDM-integration-tests/tests/CastOp/top.sv:2.7-2.24> str='\intCast' range=[0:0]
        AST_RANGE <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0>
          AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_STRUCT <UHDM-integration-tests/tests/CastOp/top.sv:3.65-3.66> str='\s' basic_prep
        AST_STRUCT_ITEM <UHDM-integration-tests/tests/CastOp/top.sv:3.30-3.31> str='a' logic basic_prep range=[31:24]
        AST_STRUCT_ITEM <UHDM-integration-tests/tests/CastOp/top.sv:3.45-3.46> str='b' logic basic_prep range=[23:16]
        AST_STRUCT_ITEM <UHDM-integration-tests/tests/CastOp/top.sv:3.61-3.62> str='c' logic basic_prep range=[15:0]
      AST_WIRE <UHDM-integration-tests/tests/CastOp/top.sv:4.11-4.36> str='\integerCast' range=[0:0]
        AST_RANGE <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0>
          AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/CastOp/top.sv:5.15-5.31> str='\sizeCast' logic
        AST_RANGE <UHDM-integration-tests/tests/CastOp/top.sv:5.9-5.14>
          AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed range=[31:0] int=7
          AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/CastOp/top.sv:6.15-6.19> str='\regA' logic
        AST_RANGE <UHDM-integration-tests/tests/CastOp/top.sv:6.9-6.14>
          AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed range=[31:0] int=7
          AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/CastOp/top.sv:7.22-7.26> str='\regS' logic signed
        AST_RANGE <UHDM-integration-tests/tests/CastOp/top.sv:7.16-7.21>
          AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed range=[31:0] int=7
          AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/CastOp/top.sv:8.10-8.30>
        AST_IDENTIFIER <UHDM-integration-tests/tests/CastOp/top.sv:8.10-8.14> str='\regA'
        AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> bits='11111100'(8) range=[7:0] int=252
      AST_ASSIGN <UHDM-integration-tests/tests/CastOp/top.sv:9.10-9.33>
        AST_IDENTIFIER <UHDM-integration-tests/tests/CastOp/top.sv:9.10-9.14> str='\regS'
        AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> bits='11111100'(8) range=[7:0] int=4294967292
      AST_INITIAL <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0>
        AST_BLOCK <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0>
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0>
            AST_IDENTIFIER <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> str='\sizeCast'
            AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> bits='00000010'(8) range=[7:0] int=2
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0>
            AST_IDENTIFIER <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> str='\integerCast'
            AST_IDENTIFIER <UHDM-integration-tests/tests/CastOp/top.sv:4.34-4.35> str='\s'
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0>
            AST_IDENTIFIER <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> str='\intCast'
            AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> str='\s' logic range=[-1:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> str='\s' bits='0101110001110011'(16) range=[15:0] int=23667
        AST_RANGE <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
        AST_RANGE <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top();
      wire [31:0] intCast;
      wire [31:0] integerCast;
      wire [7:0] sizeCast;
      wire [7:0] regA;
      wire signed [7:0] regS;
      (* wiretype = "\s" *)
      wire [31:0] [31:0] s;
      /** AST_STRUCT **/
      assign regA = 8'b 11111100;
      assign regS = 8'b 11111100;
      initial
        begin
          sizeCast = 8'b 00000010;
          integerCast = s;
          intCast = 1;
        end
    endmodule
--- END OF AST DUMP ---
Warning: wire '\integerCast' is assigned in a block at UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0.
Warning: wire '\intCast' is assigned in a block at UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0.
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/CastOp/top.sv:1.1-10.16> str='\top' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/CastOp/top.sv:2.7-2.24> str='\intCast' basic_prep range=[31:0]
        AST_RANGE <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_STRUCT <UHDM-integration-tests/tests/CastOp/top.sv:3.65-3.66> str='\s' basic_prep
        AST_STRUCT_ITEM <UHDM-integration-tests/tests/CastOp/top.sv:3.30-3.31> str='a' logic basic_prep range=[31:24]
        AST_STRUCT_ITEM <UHDM-integration-tests/tests/CastOp/top.sv:3.45-3.46> str='b' logic basic_prep range=[23:16]
        AST_STRUCT_ITEM <UHDM-integration-tests/tests/CastOp/top.sv:3.61-3.62> str='c' logic basic_prep range=[15:0]
      AST_WIRE <UHDM-integration-tests/tests/CastOp/top.sv:4.11-4.36> str='\integerCast' basic_prep range=[31:0]
        AST_RANGE <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/CastOp/top.sv:5.15-5.31> str='\sizeCast' logic reg basic_prep range=[7:0]
        AST_RANGE <UHDM-integration-tests/tests/CastOp/top.sv:5.9-5.14> basic_prep range=[7:0]
          AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed basic_prep range=[31:0] int=7
          AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/CastOp/top.sv:6.15-6.19> str='\regA' logic basic_prep range=[7:0]
        AST_RANGE <UHDM-integration-tests/tests/CastOp/top.sv:6.9-6.14> basic_prep range=[7:0]
          AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed basic_prep range=[31:0] int=7
          AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/CastOp/top.sv:7.22-7.26> str='\regS' logic signed basic_prep range=[7:0]
        AST_RANGE <UHDM-integration-tests/tests/CastOp/top.sv:7.16-7.21> basic_prep range=[7:0]
          AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed basic_prep range=[31:0] int=7
          AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/CastOp/top.sv:8.10-8.30> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/CastOp/top.sv:8.10-8.14> str='\regA' basic_prep
        AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> bits='11111100'(8) basic_prep range=[7:0] int=252
      AST_ASSIGN <UHDM-integration-tests/tests/CastOp/top.sv:9.10-9.33> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/CastOp/top.sv:9.10-9.14> str='\regS' basic_prep
        AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> bits='11111100'(8) basic_prep range=[7:0] int=4294967292
      AST_INITIAL <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> basic_prep
        AST_BLOCK <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> basic_prep
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> str='\sizeCast' basic_prep
            AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> bits='00000010'(8) basic_prep range=[7:0] int=2
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> str='\integerCast' basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/CastOp/top.sv:4.34-4.35> str='\s' basic_prep
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> str='\intCast' basic_prep
            AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
      AST_WIRE <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> str='\s' logic basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> str='\s' bits='0101110001110011'(16) basic_prep range=[15:0] int=23667
        AST_RANGE <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_RANGE <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top();
      wire [31:0] intCast;
      wire [31:0] integerCast;
      reg [7:0] sizeCast;
      wire [7:0] regA;
      wire signed [7:0] regS;
      (* wiretype = "\s" *)
      wire [31:0] [31:0] s;
      /** AST_STRUCT **/
      assign regA = 8'b 11111100;
      assign regS = 8'b 11111100;
      initial
        begin
          sizeCast = 8'b 00000010;
          integerCast = s;
          intCast = 1;
        end
    endmodule
--- END OF AST DUMP ---

2. Executing Verilog backend.

2.1. Executing BMUXMAP pass.

2.2. Executing DEMUXMAP pass.
/* Generated by Yosys 0.29+11 (git sha1 6b3e6d96a, gcc 13.1.1 -fPIC -Os) */
Dumping module `\top'.
Warning: Module top contains unmapped RTLIL processes. RTLIL processes
can't always be mapped directly to Verilog always blocks. Unintended
changes in simulation behavior are possible! Use "proc" to convert
processes to logic networks and registers.

(* cells_not_processed =  1  *)
(* src = "UHDM-integration-tests/tests/CastOp/top.sv:1.1-10.16" *)
module top();
  reg \$auto$verilog_backend.cc:2097:dump_module$2  = 0;
  (* src = "UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0" *)
  reg [31:0] _0_;
  (* src = "UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0" *)
  reg [31:0] _1_;
  (* src = "UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0" *)
  reg [7:0] _2_;
  (* src = "UHDM-integration-tests/tests/CastOp/top.sv:2.7-2.24" *)
  reg [31:0] intCast;
  (* src = "UHDM-integration-tests/tests/CastOp/top.sv:4.11-4.36" *)
  reg [31:0] integerCast;
  (* src = "UHDM-integration-tests/tests/CastOp/top.sv:6.15-6.19" *)
  wire [7:0] regA;
  (* src = "UHDM-integration-tests/tests/CastOp/top.sv:7.22-7.26" *)
  wire [7:0] regS;
  (* src = "UHDM-integration-tests/tests/CastOp/top.sv:0.0-0.0" *)
  (* wiretype = "\\s" *)
  wire [31:0] s;
  (* src = "UHDM-integration-tests/tests/CastOp/top.sv:5.15-5.31" *)
  reg [7:0] sizeCast;
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$2 ) begin end
    _2_ = 8'h02;
    _1_ = s;
    _0_ = 32'd1;
  end
  always @* begin
      sizeCast <= _2_;
      integerCast <= _1_;
      intCast <= _0_;
  end
  assign regA = 8'hfc;
  assign regS = 8'hfc;
endmodule

3. Executing Verilog backend.

3.1. Executing BMUXMAP pass.

3.2. Executing DEMUXMAP pass.
Dumping module `\top'.
Warning: Module top contains unmapped RTLIL processes. RTLIL processes
can't always be mapped directly to Verilog always blocks. Unintended
changes in simulation behavior are possible! Use "proc" to convert
processes to logic networks and registers.

Warnings: 3 unique messages, 4 total

Yosys 0.29+11 (git sha1 6b3e6d96a, gcc 13.1.1 -fPIC -Os)

