****************************************
Report : qor
Design : ORCA_TOP
Version: O-2018.06
Date   : Sat May 20 19:05:09 2023
****************************************

  Timing Path Group '**async_default**' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            6
  Critical Path Length:                   2.795
  Critical Path Slack:                    0.428
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'PCI_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4
  Critical Path Length:                   3.956
  Critical Path Slack:                    3.696
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SDRAM_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4
  Critical Path Length:                   4.106
  Critical Path Slack:                    0.296
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SD_DDR_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4
  Critical Path Length:                   3.024
  Critical Path Slack:                   -1.257
  Total Negative Slack:                 -29.500
  No. of Violating Paths:                    32
  ---------------------------------------------

  Timing Path Group 'SYS_2x_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   2.896
  Critical Path Slack:                   -0.787
  Total Negative Slack:                 -59.168
  No. of Violating Paths:                   209
  ---------------------------------------------

  Timing Path Group 'SYS_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            7
  Critical Path Length:                   4.240
  Critical Path Slack:                   -0.981
  Total Negative Slack:                 -22.223
  No. of Violating Paths:                    58
  ---------------------------------------------

  Timing Path Group 'v_PCI_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                   2.849
  Critical Path Slack:                    2.051
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                   63
  Hierarchical Port Count:                 3210
  Leaf Cell Count:                        45787
  ---------------------------------------------


  Area
  ---------------------------------------------
  Net Interconnect area:              67290.227
  Total cell area:                   382815.219
  Design Area:                       450105.438
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:           185284
  sequential_clock_pulse_width Count:       151
  max_capacitance Count:                     27
  min_capacitance Count:                     16
  sequential_clock_pulse_width Cost:     -3.657
  max_capacitance Cost:                -606.648
  min_capacitance Cost:                  -1.424
  Total DRC Cost:                      -611.729
  ---------------------------------------------

1
