-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity matmul is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 4;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    in_stream_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    in_stream_TVALID : IN STD_LOGIC;
    in_stream_TREADY : OUT STD_LOGIC;
    in_stream_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    out_stream_TVALID : OUT STD_LOGIC;
    out_stream_TREADY : IN STD_LOGIC;
    out_stream_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_stream_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of matmul is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "matmul,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.419000,HLS_SYN_LAT=424,HLS_SYN_TPT=none,HLS_SYN_MEM=32,HLS_SYN_DSP=288,HLS_SYN_FF=29481,HLS_SYN_LUT=26933,HLS_VERSION=2019_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal rxmat_delay_M_real_s_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal rxmat_delay_M_real_s_ce0 : STD_LOGIC;
    signal rxmat_delay_M_real_s_we0 : STD_LOGIC;
    signal rxmat_delay_M_real_s_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_delay_M_imag_s_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal rxmat_delay_M_imag_s_ce0 : STD_LOGIC;
    signal rxmat_delay_M_imag_s_we0 : STD_LOGIC;
    signal rxmat_delay_M_imag_s_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_delay_M_real_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal rxmat_delay_M_real_1_ce0 : STD_LOGIC;
    signal rxmat_delay_M_real_1_we0 : STD_LOGIC;
    signal rxmat_delay_M_real_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_delay_M_imag_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal rxmat_delay_M_imag_1_ce0 : STD_LOGIC;
    signal rxmat_delay_M_imag_1_we0 : STD_LOGIC;
    signal rxmat_delay_M_imag_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_delay_M_real_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal rxmat_delay_M_real_2_ce0 : STD_LOGIC;
    signal rxmat_delay_M_real_2_we0 : STD_LOGIC;
    signal rxmat_delay_M_real_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_delay_M_imag_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal rxmat_delay_M_imag_2_ce0 : STD_LOGIC;
    signal rxmat_delay_M_imag_2_we0 : STD_LOGIC;
    signal rxmat_delay_M_imag_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_delay_M_real_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal rxmat_delay_M_real_3_ce0 : STD_LOGIC;
    signal rxmat_delay_M_real_3_we0 : STD_LOGIC;
    signal rxmat_delay_M_real_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_delay_M_imag_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal rxmat_delay_M_imag_3_ce0 : STD_LOGIC;
    signal rxmat_delay_M_imag_3_we0 : STD_LOGIC;
    signal rxmat_delay_M_imag_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_delay_M_real_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal rxmat_delay_M_real_4_ce0 : STD_LOGIC;
    signal rxmat_delay_M_real_4_we0 : STD_LOGIC;
    signal rxmat_delay_M_real_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_delay_M_imag_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal rxmat_delay_M_imag_4_ce0 : STD_LOGIC;
    signal rxmat_delay_M_imag_4_we0 : STD_LOGIC;
    signal rxmat_delay_M_imag_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_delay_M_real_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal rxmat_delay_M_real_5_ce0 : STD_LOGIC;
    signal rxmat_delay_M_real_5_we0 : STD_LOGIC;
    signal rxmat_delay_M_real_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_delay_M_imag_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal rxmat_delay_M_imag_5_ce0 : STD_LOGIC;
    signal rxmat_delay_M_imag_5_we0 : STD_LOGIC;
    signal rxmat_delay_M_imag_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_delay_M_real_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal rxmat_delay_M_real_6_ce0 : STD_LOGIC;
    signal rxmat_delay_M_real_6_we0 : STD_LOGIC;
    signal rxmat_delay_M_real_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_delay_M_imag_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal rxmat_delay_M_imag_6_ce0 : STD_LOGIC;
    signal rxmat_delay_M_imag_6_we0 : STD_LOGIC;
    signal rxmat_delay_M_imag_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_delay_M_real_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal rxmat_delay_M_real_7_ce0 : STD_LOGIC;
    signal rxmat_delay_M_real_7_we0 : STD_LOGIC;
    signal rxmat_delay_M_real_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_delay_M_imag_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal rxmat_delay_M_imag_7_ce0 : STD_LOGIC;
    signal rxmat_delay_M_imag_7_we0 : STD_LOGIC;
    signal rxmat_delay_M_imag_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_real_0_ce0 : STD_LOGIC;
    signal rxmat_M_real_0_we0 : STD_LOGIC;
    signal rxmat_M_real_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_0_ce1 : STD_LOGIC;
    signal rxmat_M_real_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_real_1_ce0 : STD_LOGIC;
    signal rxmat_M_real_1_we0 : STD_LOGIC;
    signal rxmat_M_real_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_1_ce1 : STD_LOGIC;
    signal rxmat_M_real_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_real_2_ce0 : STD_LOGIC;
    signal rxmat_M_real_2_we0 : STD_LOGIC;
    signal rxmat_M_real_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_2_ce1 : STD_LOGIC;
    signal rxmat_M_real_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_real_3_ce0 : STD_LOGIC;
    signal rxmat_M_real_3_we0 : STD_LOGIC;
    signal rxmat_M_real_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_3_ce1 : STD_LOGIC;
    signal rxmat_M_real_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_imag_0_ce0 : STD_LOGIC;
    signal rxmat_M_imag_0_we0 : STD_LOGIC;
    signal rxmat_M_imag_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_0_ce1 : STD_LOGIC;
    signal rxmat_M_imag_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_imag_1_ce0 : STD_LOGIC;
    signal rxmat_M_imag_1_we0 : STD_LOGIC;
    signal rxmat_M_imag_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_1_ce1 : STD_LOGIC;
    signal rxmat_M_imag_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_imag_2_ce0 : STD_LOGIC;
    signal rxmat_M_imag_2_we0 : STD_LOGIC;
    signal rxmat_M_imag_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_2_ce1 : STD_LOGIC;
    signal rxmat_M_imag_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_imag_3_ce0 : STD_LOGIC;
    signal rxmat_M_imag_3_we0 : STD_LOGIC;
    signal rxmat_M_imag_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_3_ce1 : STD_LOGIC;
    signal rxmat_M_imag_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_real_0_ce0 : STD_LOGIC;
    signal xmat_M_real_0_we0 : STD_LOGIC;
    signal xmat_M_real_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_0_ce1 : STD_LOGIC;
    signal xmat_M_real_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_real_1_ce0 : STD_LOGIC;
    signal xmat_M_real_1_we0 : STD_LOGIC;
    signal xmat_M_real_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_1_ce1 : STD_LOGIC;
    signal xmat_M_real_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_real_2_ce0 : STD_LOGIC;
    signal xmat_M_real_2_we0 : STD_LOGIC;
    signal xmat_M_real_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_2_ce1 : STD_LOGIC;
    signal xmat_M_real_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_real_3_ce0 : STD_LOGIC;
    signal xmat_M_real_3_we0 : STD_LOGIC;
    signal xmat_M_real_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_3_ce1 : STD_LOGIC;
    signal xmat_M_real_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_imag_0_ce0 : STD_LOGIC;
    signal xmat_M_imag_0_we0 : STD_LOGIC;
    signal xmat_M_imag_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_0_ce1 : STD_LOGIC;
    signal xmat_M_imag_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_imag_1_ce0 : STD_LOGIC;
    signal xmat_M_imag_1_we0 : STD_LOGIC;
    signal xmat_M_imag_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_1_ce1 : STD_LOGIC;
    signal xmat_M_imag_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_imag_2_ce0 : STD_LOGIC;
    signal xmat_M_imag_2_we0 : STD_LOGIC;
    signal xmat_M_imag_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_2_ce1 : STD_LOGIC;
    signal xmat_M_imag_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_imag_3_ce0 : STD_LOGIC;
    signal xmat_M_imag_3_we0 : STD_LOGIC;
    signal xmat_M_imag_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_3_ce1 : STD_LOGIC;
    signal xmat_M_imag_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln46_fu_2257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln57_fu_2361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln71_reg_3191 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal icmp_ln71_reg_3191_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal i_2_reg_614 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln36_fu_871_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal select_ln1055_22_fu_1231_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_22_reg_2824 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_25_fu_1255_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_25_reg_2829 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_28_fu_1279_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_28_reg_2834 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_31_fu_1303_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_31_reg_2839 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_34_fu_1327_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_34_reg_2844 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_37_fu_1351_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_37_reg_2849 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_40_fu_1375_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_40_reg_2854 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_43_fu_1399_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_43_reg_2859 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_45_fu_1415_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_45_reg_2864 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_47_fu_1431_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_47_reg_2869 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_49_fu_1447_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_49_reg_2874 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_51_fu_1463_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_51_reg_2879 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_52_fu_1471_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_52_reg_2884 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_53_fu_1479_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_53_reg_2889 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_54_fu_1487_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_54_reg_2894 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_55_fu_1495_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_55_reg_2899 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_22_fu_1807_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_22_reg_2904 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_25_fu_1831_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_25_reg_2909 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_28_fu_1855_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_28_reg_2914 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_31_fu_1879_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_31_reg_2919 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_34_fu_1903_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_34_reg_2924 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_37_fu_1927_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_37_reg_2929 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_40_fu_1951_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_40_reg_2934 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_43_fu_1975_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_43_reg_2939 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_45_fu_1991_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_45_reg_2944 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_47_fu_2007_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_47_reg_2949 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_49_fu_2023_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_49_reg_2954 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_51_fu_2039_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_51_reg_2959 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_52_fu_2047_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_52_reg_2964 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_53_fu_2055_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_53_reg_2969 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_54_fu_2063_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_54_reg_2974 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_55_fu_2071_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_55_reg_2979 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_fu_2251_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_2990 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal j_fu_2263_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_state4 : BOOLEAN;
    signal i_4_fu_2329_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_4_reg_3009 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal trunc_ln60_fu_2335_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln60_reg_3014 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln56_fu_2323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln57_fu_2357_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln57_reg_3018 : STD_LOGIC_VECTOR (6 downto 0);
    signal j_2_fu_2367_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_state6 : BOOLEAN;
    signal mulOut_M_real_reg_3031 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_DiagMatMul_fu_625_ap_ready : STD_LOGIC;
    signal grp_DiagMatMul_fu_625_ap_done : STD_LOGIC;
    signal mulOut_M_real_0_1_reg_3036 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_0_2_reg_3041 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_0_3_reg_3046 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_1_reg_3051 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_1_1_reg_3056 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_1_2_reg_3061 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_1_3_reg_3066 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_2_reg_3071 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_2_1_reg_3076 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_2_2_reg_3081 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_2_3_reg_3086 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_3_reg_3091 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_3_1_reg_3096 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_3_2_reg_3101 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_3_3_reg_3106 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_reg_3111 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_0_1_reg_3116 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_0_2_reg_3121 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_0_3_reg_3126 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_1_reg_3131 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_1_1_reg_3136 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_1_2_reg_3141 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_1_3_reg_3146 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_2_reg_3151 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_2_1_reg_3156 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_2_2_reg_3161 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_2_3_reg_3166 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_3_reg_3171 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_3_1_reg_3176 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_3_2_reg_3181 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_3_3_reg_3186 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln71_fu_2542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state10_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state11_io : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state12_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_3_fu_2548_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal tmp_5_fu_2562_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_reg_3200 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_2584_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_reg_3205 : STD_LOGIC_VECTOR (31 downto 0);
    signal valOut_last_V_fu_2606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valOut_last_V_reg_3210 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state10 : STD_LOGIC;
    signal grp_DiagMatMul_fu_625_ap_start : STD_LOGIC;
    signal grp_DiagMatMul_fu_625_ap_idle : STD_LOGIC;
    signal grp_DiagMatMul_fu_625_A_M_real_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DiagMatMul_fu_625_A_M_real_0_ce0 : STD_LOGIC;
    signal grp_DiagMatMul_fu_625_A_M_real_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DiagMatMul_fu_625_A_M_real_1_ce0 : STD_LOGIC;
    signal grp_DiagMatMul_fu_625_A_M_real_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DiagMatMul_fu_625_A_M_real_2_ce0 : STD_LOGIC;
    signal grp_DiagMatMul_fu_625_A_M_real_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DiagMatMul_fu_625_A_M_real_3_ce0 : STD_LOGIC;
    signal grp_DiagMatMul_fu_625_A_M_real_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DiagMatMul_fu_625_A_M_real_4_ce0 : STD_LOGIC;
    signal grp_DiagMatMul_fu_625_A_M_real_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DiagMatMul_fu_625_A_M_real_5_ce0 : STD_LOGIC;
    signal grp_DiagMatMul_fu_625_A_M_real_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DiagMatMul_fu_625_A_M_real_6_ce0 : STD_LOGIC;
    signal grp_DiagMatMul_fu_625_A_M_real_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DiagMatMul_fu_625_A_M_real_7_ce0 : STD_LOGIC;
    signal grp_DiagMatMul_fu_625_A_M_imag_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DiagMatMul_fu_625_A_M_imag_0_ce0 : STD_LOGIC;
    signal grp_DiagMatMul_fu_625_A_M_imag_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DiagMatMul_fu_625_A_M_imag_1_ce0 : STD_LOGIC;
    signal grp_DiagMatMul_fu_625_A_M_imag_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DiagMatMul_fu_625_A_M_imag_2_ce0 : STD_LOGIC;
    signal grp_DiagMatMul_fu_625_A_M_imag_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DiagMatMul_fu_625_A_M_imag_3_ce0 : STD_LOGIC;
    signal grp_DiagMatMul_fu_625_A_M_imag_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DiagMatMul_fu_625_A_M_imag_4_ce0 : STD_LOGIC;
    signal grp_DiagMatMul_fu_625_A_M_imag_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DiagMatMul_fu_625_A_M_imag_5_ce0 : STD_LOGIC;
    signal grp_DiagMatMul_fu_625_A_M_imag_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DiagMatMul_fu_625_A_M_imag_6_ce0 : STD_LOGIC;
    signal grp_DiagMatMul_fu_625_A_M_imag_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DiagMatMul_fu_625_A_M_imag_7_ce0 : STD_LOGIC;
    signal grp_DiagMatMul_fu_625_B_M_real_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMatMul_fu_625_B_M_real_0_ce0 : STD_LOGIC;
    signal grp_DiagMatMul_fu_625_B_M_real_0_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMatMul_fu_625_B_M_real_0_ce1 : STD_LOGIC;
    signal grp_DiagMatMul_fu_625_B_M_real_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMatMul_fu_625_B_M_real_1_ce0 : STD_LOGIC;
    signal grp_DiagMatMul_fu_625_B_M_real_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMatMul_fu_625_B_M_real_1_ce1 : STD_LOGIC;
    signal grp_DiagMatMul_fu_625_B_M_real_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMatMul_fu_625_B_M_real_2_ce0 : STD_LOGIC;
    signal grp_DiagMatMul_fu_625_B_M_real_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMatMul_fu_625_B_M_real_2_ce1 : STD_LOGIC;
    signal grp_DiagMatMul_fu_625_B_M_real_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMatMul_fu_625_B_M_real_3_ce0 : STD_LOGIC;
    signal grp_DiagMatMul_fu_625_B_M_real_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMatMul_fu_625_B_M_real_3_ce1 : STD_LOGIC;
    signal grp_DiagMatMul_fu_625_B_M_imag_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMatMul_fu_625_B_M_imag_0_ce0 : STD_LOGIC;
    signal grp_DiagMatMul_fu_625_B_M_imag_0_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMatMul_fu_625_B_M_imag_0_ce1 : STD_LOGIC;
    signal grp_DiagMatMul_fu_625_B_M_imag_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMatMul_fu_625_B_M_imag_1_ce0 : STD_LOGIC;
    signal grp_DiagMatMul_fu_625_B_M_imag_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMatMul_fu_625_B_M_imag_1_ce1 : STD_LOGIC;
    signal grp_DiagMatMul_fu_625_B_M_imag_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMatMul_fu_625_B_M_imag_2_ce0 : STD_LOGIC;
    signal grp_DiagMatMul_fu_625_B_M_imag_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMatMul_fu_625_B_M_imag_2_ce1 : STD_LOGIC;
    signal grp_DiagMatMul_fu_625_B_M_imag_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMatMul_fu_625_B_M_imag_3_ce0 : STD_LOGIC;
    signal grp_DiagMatMul_fu_625_B_M_imag_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMatMul_fu_625_B_M_imag_3_ce1 : STD_LOGIC;
    signal grp_DiagMatMul_fu_625_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMatMul_fu_625_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMatMul_fu_625_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMatMul_fu_625_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMatMul_fu_625_ap_return_4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMatMul_fu_625_ap_return_5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMatMul_fu_625_ap_return_6 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMatMul_fu_625_ap_return_7 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMatMul_fu_625_ap_return_8 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMatMul_fu_625_ap_return_9 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMatMul_fu_625_ap_return_10 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMatMul_fu_625_ap_return_11 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMatMul_fu_625_ap_return_12 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMatMul_fu_625_ap_return_13 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMatMul_fu_625_ap_return_14 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMatMul_fu_625_ap_return_15 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMatMul_fu_625_ap_return_16 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMatMul_fu_625_ap_return_17 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMatMul_fu_625_ap_return_18 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMatMul_fu_625_ap_return_19 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMatMul_fu_625_ap_return_20 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMatMul_fu_625_ap_return_21 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMatMul_fu_625_ap_return_22 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMatMul_fu_625_ap_return_23 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMatMul_fu_625_ap_return_24 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMatMul_fu_625_ap_return_25 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMatMul_fu_625_ap_return_26 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMatMul_fu_625_ap_return_27 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMatMul_fu_625_ap_return_28 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMatMul_fu_625_ap_return_29 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMatMul_fu_625_ap_return_30 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DiagMatMul_fu_625_ap_return_31 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DopplerDelay_fu_709_ap_start : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_ap_done : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_ap_idle : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_ap_ready : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_M_real_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_M_real_2_ce0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_M_real_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_M_real_2_ce1 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_M_real_21_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_M_real_21_ce0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_M_real_21_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_M_real_21_ce1 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_M_real_22_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_M_real_22_ce0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_M_real_22_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_M_real_22_ce1 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_M_real_23_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_M_real_23_ce0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_M_real_23_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_M_real_23_ce1 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_M_imag_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_M_imag_2_ce0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_M_imag_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_M_imag_2_ce1 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_M_imag_24_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_M_imag_24_ce0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_M_imag_24_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_M_imag_24_ce1 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_M_imag_25_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_M_imag_25_ce0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_M_imag_25_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_M_imag_25_ce1 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_M_imag_26_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_M_imag_26_ce0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_M_imag_26_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_M_imag_26_ce1 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_real_s_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_real_s_ce0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_real_s_we0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_real_s_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_imag_s_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_imag_s_ce0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_imag_s_we0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_imag_s_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_real_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_real_1_ce0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_real_1_we0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_real_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_imag_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_imag_1_ce0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_imag_1_we0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_imag_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_real_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_real_2_ce0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_real_2_we0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_real_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_imag_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_imag_2_ce0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_imag_2_we0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_imag_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_real_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_real_3_ce0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_real_3_we0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_real_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_imag_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_imag_3_ce0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_imag_3_we0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_imag_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_real_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_real_4_ce0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_real_4_we0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_real_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_imag_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_imag_4_ce0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_imag_4_we0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_imag_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_real_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_real_5_ce0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_real_5_we0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_real_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_imag_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_imag_5_ce0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_imag_5_we0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_imag_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_real_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_real_6_ce0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_real_6_we0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_real_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_imag_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_imag_6_ce0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_imag_6_we0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_imag_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_real_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_real_7_ce0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_real_7_we0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_real_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_imag_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_imag_7_ce0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_imag_7_we0 : STD_LOGIC;
    signal grp_DopplerDelay_fu_709_rxmat_delay_M_imag_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal phi_ln36_reg_558 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln36_fu_2079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_0_reg_569 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_0_reg_581 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln45_fu_2245_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_1_reg_592 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_1_reg_603 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DiagMatMul_fu_625_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_DopplerDelay_fu_709_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal zext_ln49_fu_2291_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln60_1_fu_2382_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mulOut_M_real_0_0127160_fu_192 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_0_1128163_fu_196 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_0_2129166_fu_200 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_0_3130169_fu_204 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_1_0131174_fu_208 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_1_1132177_fu_212 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_1_2133180_fu_216 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_1_3134183_fu_220 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_2_0135186_fu_224 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_2_1136189_fu_228 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_2_2137192_fu_232 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_2_3138195_fu_236 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_3_0139198_fu_240 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_3_1140201_fu_244 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_3_2141204_fu_248 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_3_3142207_fu_252 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_0_0143208_fu_256 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_0_1144211_fu_260 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_0_2145214_fu_264 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_0_3146217_fu_268 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_1_0147222_fu_272 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_1_1148225_fu_276 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_1_2149228_fu_280 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_1_3150231_fu_284 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_2_0151234_fu_288 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_2_1152237_fu_292 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_2_2153240_fu_296 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_2_3154243_fu_300 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_3_0155246_fu_304 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_3_1156249_fu_308 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_3_2157252_fu_312 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_3_3158255_fu_316 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal trunc_ln49_1_fu_2269_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal bitcast_ln49_fu_2303_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln52_fu_2315_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln60_fu_2394_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln63_fu_2406_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1055_fu_887_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln1055_fu_891_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1055_1_fu_905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1055_fu_897_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1055_2_fu_919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1055_1_fu_911_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_2_fu_933_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_3_fu_957_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_4_fu_965_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_5_fu_981_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_6_fu_989_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_7_fu_1005_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_8_fu_1029_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_9_fu_1037_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_10_fu_1053_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_11_fu_1061_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_12_fu_1077_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_13_fu_1101_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_14_fu_1109_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_15_fu_1125_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_16_fu_1133_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_17_fu_1149_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_18_fu_1173_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_19_fu_1181_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1055_1_fu_877_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln1055_3_fu_1197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mulOut_M_real_3_3142206_fu_973_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1055_4_fu_1211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1055_20_fu_1203_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1055_5_fu_1225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1055_21_fu_1217_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_3_2141203_fu_949_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_23_fu_1239_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_24_fu_1247_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_3_1140200_fu_941_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_26_fu_1263_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_27_fu_1271_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_3_0139197_fu_925_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_29_fu_1287_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_30_fu_1295_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_2_3138194_fu_1189_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_32_fu_1311_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_33_fu_1319_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_2_2137191_fu_1165_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_35_fu_1335_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_36_fu_1343_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_2_1136188_fu_1157_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_38_fu_1359_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_39_fu_1367_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_2_0135185_fu_1141_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_41_fu_1383_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_42_fu_1391_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_1_3134182_fu_1117_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_44_fu_1407_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_1_2133179_fu_1093_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_46_fu_1423_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_1_1132176_fu_1085_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_48_fu_1439_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_1_0131173_fu_1069_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1055_50_fu_1455_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_0_3130171_fu_1045_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_0_2129168_fu_1021_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_0_1128165_fu_1013_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_real_0_0127162_fu_997_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_fu_1503_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_1_fu_1511_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_2_fu_1527_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_3_fu_1551_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_4_fu_1559_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_5_fu_1575_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_6_fu_1583_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_7_fu_1599_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_8_fu_1623_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_9_fu_1631_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_10_fu_1647_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_11_fu_1655_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_12_fu_1671_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_13_fu_1695_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_14_fu_1703_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_15_fu_1719_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_16_fu_1727_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_17_fu_1743_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_18_fu_1767_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_19_fu_1775_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_3_3158254_fu_1567_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_20_fu_1791_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_21_fu_1799_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_3_2157251_fu_1543_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_23_fu_1815_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_24_fu_1823_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_3_1156248_fu_1535_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_26_fu_1839_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_27_fu_1847_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_3_0155245_fu_1519_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_29_fu_1863_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_30_fu_1871_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_2_3154242_fu_1783_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_32_fu_1887_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_33_fu_1895_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_2_2153239_fu_1759_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_35_fu_1911_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_36_fu_1919_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_2_1152236_fu_1751_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_38_fu_1935_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_39_fu_1943_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_2_0151233_fu_1735_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_41_fu_1959_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_42_fu_1967_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_1_3150230_fu_1711_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_44_fu_1983_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_1_2149227_fu_1687_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_46_fu_1999_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_1_1148224_fu_1679_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_48_fu_2015_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_1_0147221_fu_1663_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1056_50_fu_2031_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_0_3146219_fu_1639_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_0_2145216_fu_1615_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_0_1144213_fu_1607_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mulOut_M_imag_0_0143210_fu_1591_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln49_fu_2279_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_2283_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_765_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln681_fu_2311_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln_fu_2339_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_fu_2349_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln60_fu_2373_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln60_fu_2377_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln681_1_fu_2402_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln74_fu_2554_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln74_fu_2558_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal bitcast_ln74_fu_2612_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln77_fu_2615_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal regslice_both_out_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal regslice_both_in_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TDATA_int : STD_LOGIC_VECTOR (63 downto 0);
    signal in_stream_TVALID_int : STD_LOGIC;
    signal in_stream_TREADY_int : STD_LOGIC;
    signal regslice_both_in_stream_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TKEEP_int : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_in_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TSTRB_int : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_in_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TLAST_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_stream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_last_V_U_ack_in : STD_LOGIC;
    signal out_stream_TDATA_int : STD_LOGIC_VECTOR (63 downto 0);
    signal out_stream_TVALID_int : STD_LOGIC;
    signal out_stream_TREADY_int : STD_LOGIC;
    signal regslice_both_out_stream_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_last_V_U_vld_out : STD_LOGIC;

    component DiagMatMul IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        A_M_real_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_M_real_0_ce0 : OUT STD_LOGIC;
        A_M_real_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_M_real_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_M_real_1_ce0 : OUT STD_LOGIC;
        A_M_real_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_M_real_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_M_real_2_ce0 : OUT STD_LOGIC;
        A_M_real_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_M_real_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_M_real_3_ce0 : OUT STD_LOGIC;
        A_M_real_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_M_real_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_M_real_4_ce0 : OUT STD_LOGIC;
        A_M_real_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_M_real_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_M_real_5_ce0 : OUT STD_LOGIC;
        A_M_real_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_M_real_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_M_real_6_ce0 : OUT STD_LOGIC;
        A_M_real_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_M_real_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_M_real_7_ce0 : OUT STD_LOGIC;
        A_M_real_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_M_imag_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_M_imag_0_ce0 : OUT STD_LOGIC;
        A_M_imag_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_M_imag_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_M_imag_1_ce0 : OUT STD_LOGIC;
        A_M_imag_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_M_imag_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_M_imag_2_ce0 : OUT STD_LOGIC;
        A_M_imag_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_M_imag_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_M_imag_3_ce0 : OUT STD_LOGIC;
        A_M_imag_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_M_imag_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_M_imag_4_ce0 : OUT STD_LOGIC;
        A_M_imag_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_M_imag_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_M_imag_5_ce0 : OUT STD_LOGIC;
        A_M_imag_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_M_imag_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_M_imag_6_ce0 : OUT STD_LOGIC;
        A_M_imag_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_M_imag_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        A_M_imag_7_ce0 : OUT STD_LOGIC;
        A_M_imag_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_M_real_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_M_real_0_ce0 : OUT STD_LOGIC;
        B_M_real_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_M_real_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_M_real_0_ce1 : OUT STD_LOGIC;
        B_M_real_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_M_real_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_M_real_1_ce0 : OUT STD_LOGIC;
        B_M_real_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_M_real_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_M_real_1_ce1 : OUT STD_LOGIC;
        B_M_real_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_M_real_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_M_real_2_ce0 : OUT STD_LOGIC;
        B_M_real_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_M_real_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_M_real_2_ce1 : OUT STD_LOGIC;
        B_M_real_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_M_real_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_M_real_3_ce0 : OUT STD_LOGIC;
        B_M_real_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_M_real_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_M_real_3_ce1 : OUT STD_LOGIC;
        B_M_real_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_M_imag_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_M_imag_0_ce0 : OUT STD_LOGIC;
        B_M_imag_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_M_imag_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_M_imag_0_ce1 : OUT STD_LOGIC;
        B_M_imag_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_M_imag_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_M_imag_1_ce0 : OUT STD_LOGIC;
        B_M_imag_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_M_imag_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_M_imag_1_ce1 : OUT STD_LOGIC;
        B_M_imag_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_M_imag_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_M_imag_2_ce0 : OUT STD_LOGIC;
        B_M_imag_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_M_imag_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_M_imag_2_ce1 : OUT STD_LOGIC;
        B_M_imag_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_M_imag_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_M_imag_3_ce0 : OUT STD_LOGIC;
        B_M_imag_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_M_imag_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        B_M_imag_3_ce1 : OUT STD_LOGIC;
        B_M_imag_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_M_real_0_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        C_M_real_0_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        C_M_real_0_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        C_M_real_0_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        C_M_real_1_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        C_M_real_1_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        C_M_real_1_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        C_M_real_1_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        C_M_real_2_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        C_M_real_2_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        C_M_real_2_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        C_M_real_2_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        C_M_real_3_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        C_M_real_3_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        C_M_real_3_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        C_M_real_3_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        C_M_imag_0_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        C_M_imag_0_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        C_M_imag_0_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        C_M_imag_0_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        C_M_imag_1_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        C_M_imag_1_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        C_M_imag_1_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        C_M_imag_1_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        C_M_imag_2_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        C_M_imag_2_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        C_M_imag_2_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        C_M_imag_2_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        C_M_imag_3_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        C_M_imag_3_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        C_M_imag_3_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        C_M_imag_3_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DopplerDelay IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rxmat_M_real_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        rxmat_M_real_2_ce0 : OUT STD_LOGIC;
        rxmat_M_real_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        rxmat_M_real_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        rxmat_M_real_2_ce1 : OUT STD_LOGIC;
        rxmat_M_real_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        rxmat_M_real_21_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        rxmat_M_real_21_ce0 : OUT STD_LOGIC;
        rxmat_M_real_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        rxmat_M_real_21_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        rxmat_M_real_21_ce1 : OUT STD_LOGIC;
        rxmat_M_real_21_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        rxmat_M_real_22_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        rxmat_M_real_22_ce0 : OUT STD_LOGIC;
        rxmat_M_real_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        rxmat_M_real_22_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        rxmat_M_real_22_ce1 : OUT STD_LOGIC;
        rxmat_M_real_22_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        rxmat_M_real_23_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        rxmat_M_real_23_ce0 : OUT STD_LOGIC;
        rxmat_M_real_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        rxmat_M_real_23_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        rxmat_M_real_23_ce1 : OUT STD_LOGIC;
        rxmat_M_real_23_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        rxmat_M_imag_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        rxmat_M_imag_2_ce0 : OUT STD_LOGIC;
        rxmat_M_imag_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        rxmat_M_imag_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        rxmat_M_imag_2_ce1 : OUT STD_LOGIC;
        rxmat_M_imag_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        rxmat_M_imag_24_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        rxmat_M_imag_24_ce0 : OUT STD_LOGIC;
        rxmat_M_imag_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        rxmat_M_imag_24_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        rxmat_M_imag_24_ce1 : OUT STD_LOGIC;
        rxmat_M_imag_24_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        rxmat_M_imag_25_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        rxmat_M_imag_25_ce0 : OUT STD_LOGIC;
        rxmat_M_imag_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        rxmat_M_imag_25_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        rxmat_M_imag_25_ce1 : OUT STD_LOGIC;
        rxmat_M_imag_25_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        rxmat_M_imag_26_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        rxmat_M_imag_26_ce0 : OUT STD_LOGIC;
        rxmat_M_imag_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        rxmat_M_imag_26_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        rxmat_M_imag_26_ce1 : OUT STD_LOGIC;
        rxmat_M_imag_26_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        rxmat_delay_M_real_s_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        rxmat_delay_M_real_s_ce0 : OUT STD_LOGIC;
        rxmat_delay_M_real_s_we0 : OUT STD_LOGIC;
        rxmat_delay_M_real_s_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        rxmat_delay_M_imag_s_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        rxmat_delay_M_imag_s_ce0 : OUT STD_LOGIC;
        rxmat_delay_M_imag_s_we0 : OUT STD_LOGIC;
        rxmat_delay_M_imag_s_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        rxmat_delay_M_real_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        rxmat_delay_M_real_1_ce0 : OUT STD_LOGIC;
        rxmat_delay_M_real_1_we0 : OUT STD_LOGIC;
        rxmat_delay_M_real_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        rxmat_delay_M_imag_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        rxmat_delay_M_imag_1_ce0 : OUT STD_LOGIC;
        rxmat_delay_M_imag_1_we0 : OUT STD_LOGIC;
        rxmat_delay_M_imag_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        rxmat_delay_M_real_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        rxmat_delay_M_real_2_ce0 : OUT STD_LOGIC;
        rxmat_delay_M_real_2_we0 : OUT STD_LOGIC;
        rxmat_delay_M_real_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        rxmat_delay_M_imag_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        rxmat_delay_M_imag_2_ce0 : OUT STD_LOGIC;
        rxmat_delay_M_imag_2_we0 : OUT STD_LOGIC;
        rxmat_delay_M_imag_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        rxmat_delay_M_real_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        rxmat_delay_M_real_3_ce0 : OUT STD_LOGIC;
        rxmat_delay_M_real_3_we0 : OUT STD_LOGIC;
        rxmat_delay_M_real_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        rxmat_delay_M_imag_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        rxmat_delay_M_imag_3_ce0 : OUT STD_LOGIC;
        rxmat_delay_M_imag_3_we0 : OUT STD_LOGIC;
        rxmat_delay_M_imag_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        rxmat_delay_M_real_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        rxmat_delay_M_real_4_ce0 : OUT STD_LOGIC;
        rxmat_delay_M_real_4_we0 : OUT STD_LOGIC;
        rxmat_delay_M_real_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        rxmat_delay_M_imag_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        rxmat_delay_M_imag_4_ce0 : OUT STD_LOGIC;
        rxmat_delay_M_imag_4_we0 : OUT STD_LOGIC;
        rxmat_delay_M_imag_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        rxmat_delay_M_real_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        rxmat_delay_M_real_5_ce0 : OUT STD_LOGIC;
        rxmat_delay_M_real_5_we0 : OUT STD_LOGIC;
        rxmat_delay_M_real_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        rxmat_delay_M_imag_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        rxmat_delay_M_imag_5_ce0 : OUT STD_LOGIC;
        rxmat_delay_M_imag_5_we0 : OUT STD_LOGIC;
        rxmat_delay_M_imag_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        rxmat_delay_M_real_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        rxmat_delay_M_real_6_ce0 : OUT STD_LOGIC;
        rxmat_delay_M_real_6_we0 : OUT STD_LOGIC;
        rxmat_delay_M_real_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        rxmat_delay_M_imag_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        rxmat_delay_M_imag_6_ce0 : OUT STD_LOGIC;
        rxmat_delay_M_imag_6_we0 : OUT STD_LOGIC;
        rxmat_delay_M_imag_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        rxmat_delay_M_real_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        rxmat_delay_M_real_7_ce0 : OUT STD_LOGIC;
        rxmat_delay_M_real_7_we0 : OUT STD_LOGIC;
        rxmat_delay_M_real_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        rxmat_delay_M_imag_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        rxmat_delay_M_imag_7_ce0 : OUT STD_LOGIC;
        rxmat_delay_M_imag_7_we0 : OUT STD_LOGIC;
        rxmat_delay_M_imag_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matmul_mux_165_32KfY IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matmul_rxmat_delaeOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matmul_rxmat_M_reudo IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matmul_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    rxmat_delay_M_real_s_U : component matmul_rxmat_delaeOg
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_delay_M_real_s_address0,
        ce0 => rxmat_delay_M_real_s_ce0,
        we0 => rxmat_delay_M_real_s_we0,
        d0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_s_d0,
        q0 => rxmat_delay_M_real_s_q0);

    rxmat_delay_M_imag_s_U : component matmul_rxmat_delaeOg
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_delay_M_imag_s_address0,
        ce0 => rxmat_delay_M_imag_s_ce0,
        we0 => rxmat_delay_M_imag_s_we0,
        d0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_s_d0,
        q0 => rxmat_delay_M_imag_s_q0);

    rxmat_delay_M_real_1_U : component matmul_rxmat_delaeOg
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_delay_M_real_1_address0,
        ce0 => rxmat_delay_M_real_1_ce0,
        we0 => rxmat_delay_M_real_1_we0,
        d0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_1_d0,
        q0 => rxmat_delay_M_real_1_q0);

    rxmat_delay_M_imag_1_U : component matmul_rxmat_delaeOg
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_delay_M_imag_1_address0,
        ce0 => rxmat_delay_M_imag_1_ce0,
        we0 => rxmat_delay_M_imag_1_we0,
        d0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_1_d0,
        q0 => rxmat_delay_M_imag_1_q0);

    rxmat_delay_M_real_2_U : component matmul_rxmat_delaeOg
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_delay_M_real_2_address0,
        ce0 => rxmat_delay_M_real_2_ce0,
        we0 => rxmat_delay_M_real_2_we0,
        d0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_2_d0,
        q0 => rxmat_delay_M_real_2_q0);

    rxmat_delay_M_imag_2_U : component matmul_rxmat_delaeOg
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_delay_M_imag_2_address0,
        ce0 => rxmat_delay_M_imag_2_ce0,
        we0 => rxmat_delay_M_imag_2_we0,
        d0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_2_d0,
        q0 => rxmat_delay_M_imag_2_q0);

    rxmat_delay_M_real_3_U : component matmul_rxmat_delaeOg
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_delay_M_real_3_address0,
        ce0 => rxmat_delay_M_real_3_ce0,
        we0 => rxmat_delay_M_real_3_we0,
        d0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_3_d0,
        q0 => rxmat_delay_M_real_3_q0);

    rxmat_delay_M_imag_3_U : component matmul_rxmat_delaeOg
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_delay_M_imag_3_address0,
        ce0 => rxmat_delay_M_imag_3_ce0,
        we0 => rxmat_delay_M_imag_3_we0,
        d0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_3_d0,
        q0 => rxmat_delay_M_imag_3_q0);

    rxmat_delay_M_real_4_U : component matmul_rxmat_delaeOg
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_delay_M_real_4_address0,
        ce0 => rxmat_delay_M_real_4_ce0,
        we0 => rxmat_delay_M_real_4_we0,
        d0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_4_d0,
        q0 => rxmat_delay_M_real_4_q0);

    rxmat_delay_M_imag_4_U : component matmul_rxmat_delaeOg
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_delay_M_imag_4_address0,
        ce0 => rxmat_delay_M_imag_4_ce0,
        we0 => rxmat_delay_M_imag_4_we0,
        d0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_4_d0,
        q0 => rxmat_delay_M_imag_4_q0);

    rxmat_delay_M_real_5_U : component matmul_rxmat_delaeOg
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_delay_M_real_5_address0,
        ce0 => rxmat_delay_M_real_5_ce0,
        we0 => rxmat_delay_M_real_5_we0,
        d0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_5_d0,
        q0 => rxmat_delay_M_real_5_q0);

    rxmat_delay_M_imag_5_U : component matmul_rxmat_delaeOg
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_delay_M_imag_5_address0,
        ce0 => rxmat_delay_M_imag_5_ce0,
        we0 => rxmat_delay_M_imag_5_we0,
        d0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_5_d0,
        q0 => rxmat_delay_M_imag_5_q0);

    rxmat_delay_M_real_6_U : component matmul_rxmat_delaeOg
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_delay_M_real_6_address0,
        ce0 => rxmat_delay_M_real_6_ce0,
        we0 => rxmat_delay_M_real_6_we0,
        d0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_6_d0,
        q0 => rxmat_delay_M_real_6_q0);

    rxmat_delay_M_imag_6_U : component matmul_rxmat_delaeOg
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_delay_M_imag_6_address0,
        ce0 => rxmat_delay_M_imag_6_ce0,
        we0 => rxmat_delay_M_imag_6_we0,
        d0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_6_d0,
        q0 => rxmat_delay_M_imag_6_q0);

    rxmat_delay_M_real_7_U : component matmul_rxmat_delaeOg
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_delay_M_real_7_address0,
        ce0 => rxmat_delay_M_real_7_ce0,
        we0 => rxmat_delay_M_real_7_we0,
        d0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_7_d0,
        q0 => rxmat_delay_M_real_7_q0);

    rxmat_delay_M_imag_7_U : component matmul_rxmat_delaeOg
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_delay_M_imag_7_address0,
        ce0 => rxmat_delay_M_imag_7_ce0,
        we0 => rxmat_delay_M_imag_7_we0,
        d0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_7_d0,
        q0 => rxmat_delay_M_imag_7_q0);

    rxmat_M_real_0_U : component matmul_rxmat_M_reudo
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_0_address0,
        ce0 => rxmat_M_real_0_ce0,
        we0 => rxmat_M_real_0_we0,
        d0 => bitcast_ln52_fu_2315_p1,
        q0 => rxmat_M_real_0_q0,
        address1 => grp_DopplerDelay_fu_709_rxmat_M_real_2_address1,
        ce1 => rxmat_M_real_0_ce1,
        q1 => rxmat_M_real_0_q1);

    rxmat_M_real_1_U : component matmul_rxmat_M_reudo
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_1_address0,
        ce0 => rxmat_M_real_1_ce0,
        we0 => rxmat_M_real_1_we0,
        d0 => bitcast_ln52_fu_2315_p1,
        q0 => rxmat_M_real_1_q0,
        address1 => grp_DopplerDelay_fu_709_rxmat_M_real_21_address1,
        ce1 => rxmat_M_real_1_ce1,
        q1 => rxmat_M_real_1_q1);

    rxmat_M_real_2_U : component matmul_rxmat_M_reudo
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_2_address0,
        ce0 => rxmat_M_real_2_ce0,
        we0 => rxmat_M_real_2_we0,
        d0 => bitcast_ln52_fu_2315_p1,
        q0 => rxmat_M_real_2_q0,
        address1 => grp_DopplerDelay_fu_709_rxmat_M_real_22_address1,
        ce1 => rxmat_M_real_2_ce1,
        q1 => rxmat_M_real_2_q1);

    rxmat_M_real_3_U : component matmul_rxmat_M_reudo
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_3_address0,
        ce0 => rxmat_M_real_3_ce0,
        we0 => rxmat_M_real_3_we0,
        d0 => bitcast_ln52_fu_2315_p1,
        q0 => rxmat_M_real_3_q0,
        address1 => grp_DopplerDelay_fu_709_rxmat_M_real_23_address1,
        ce1 => rxmat_M_real_3_ce1,
        q1 => rxmat_M_real_3_q1);

    rxmat_M_imag_0_U : component matmul_rxmat_M_reudo
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_0_address0,
        ce0 => rxmat_M_imag_0_ce0,
        we0 => rxmat_M_imag_0_we0,
        d0 => bitcast_ln49_fu_2303_p1,
        q0 => rxmat_M_imag_0_q0,
        address1 => grp_DopplerDelay_fu_709_rxmat_M_imag_2_address1,
        ce1 => rxmat_M_imag_0_ce1,
        q1 => rxmat_M_imag_0_q1);

    rxmat_M_imag_1_U : component matmul_rxmat_M_reudo
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_1_address0,
        ce0 => rxmat_M_imag_1_ce0,
        we0 => rxmat_M_imag_1_we0,
        d0 => bitcast_ln49_fu_2303_p1,
        q0 => rxmat_M_imag_1_q0,
        address1 => grp_DopplerDelay_fu_709_rxmat_M_imag_24_address1,
        ce1 => rxmat_M_imag_1_ce1,
        q1 => rxmat_M_imag_1_q1);

    rxmat_M_imag_2_U : component matmul_rxmat_M_reudo
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_2_address0,
        ce0 => rxmat_M_imag_2_ce0,
        we0 => rxmat_M_imag_2_we0,
        d0 => bitcast_ln49_fu_2303_p1,
        q0 => rxmat_M_imag_2_q0,
        address1 => grp_DopplerDelay_fu_709_rxmat_M_imag_25_address1,
        ce1 => rxmat_M_imag_2_ce1,
        q1 => rxmat_M_imag_2_q1);

    rxmat_M_imag_3_U : component matmul_rxmat_M_reudo
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_3_address0,
        ce0 => rxmat_M_imag_3_ce0,
        we0 => rxmat_M_imag_3_we0,
        d0 => bitcast_ln49_fu_2303_p1,
        q0 => rxmat_M_imag_3_q0,
        address1 => grp_DopplerDelay_fu_709_rxmat_M_imag_26_address1,
        ce1 => rxmat_M_imag_3_ce1,
        q1 => rxmat_M_imag_3_q1);

    xmat_M_real_0_U : component matmul_rxmat_M_reudo
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_0_address0,
        ce0 => xmat_M_real_0_ce0,
        we0 => xmat_M_real_0_we0,
        d0 => bitcast_ln63_fu_2406_p1,
        q0 => xmat_M_real_0_q0,
        address1 => grp_DiagMatMul_fu_625_B_M_real_0_address1,
        ce1 => xmat_M_real_0_ce1,
        q1 => xmat_M_real_0_q1);

    xmat_M_real_1_U : component matmul_rxmat_M_reudo
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_1_address0,
        ce0 => xmat_M_real_1_ce0,
        we0 => xmat_M_real_1_we0,
        d0 => bitcast_ln63_fu_2406_p1,
        q0 => xmat_M_real_1_q0,
        address1 => grp_DiagMatMul_fu_625_B_M_real_1_address1,
        ce1 => xmat_M_real_1_ce1,
        q1 => xmat_M_real_1_q1);

    xmat_M_real_2_U : component matmul_rxmat_M_reudo
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_2_address0,
        ce0 => xmat_M_real_2_ce0,
        we0 => xmat_M_real_2_we0,
        d0 => bitcast_ln63_fu_2406_p1,
        q0 => xmat_M_real_2_q0,
        address1 => grp_DiagMatMul_fu_625_B_M_real_2_address1,
        ce1 => xmat_M_real_2_ce1,
        q1 => xmat_M_real_2_q1);

    xmat_M_real_3_U : component matmul_rxmat_M_reudo
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_3_address0,
        ce0 => xmat_M_real_3_ce0,
        we0 => xmat_M_real_3_we0,
        d0 => bitcast_ln63_fu_2406_p1,
        q0 => xmat_M_real_3_q0,
        address1 => grp_DiagMatMul_fu_625_B_M_real_3_address1,
        ce1 => xmat_M_real_3_ce1,
        q1 => xmat_M_real_3_q1);

    xmat_M_imag_0_U : component matmul_rxmat_M_reudo
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_0_address0,
        ce0 => xmat_M_imag_0_ce0,
        we0 => xmat_M_imag_0_we0,
        d0 => bitcast_ln60_fu_2394_p1,
        q0 => xmat_M_imag_0_q0,
        address1 => grp_DiagMatMul_fu_625_B_M_imag_0_address1,
        ce1 => xmat_M_imag_0_ce1,
        q1 => xmat_M_imag_0_q1);

    xmat_M_imag_1_U : component matmul_rxmat_M_reudo
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_1_address0,
        ce0 => xmat_M_imag_1_ce0,
        we0 => xmat_M_imag_1_we0,
        d0 => bitcast_ln60_fu_2394_p1,
        q0 => xmat_M_imag_1_q0,
        address1 => grp_DiagMatMul_fu_625_B_M_imag_1_address1,
        ce1 => xmat_M_imag_1_ce1,
        q1 => xmat_M_imag_1_q1);

    xmat_M_imag_2_U : component matmul_rxmat_M_reudo
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_2_address0,
        ce0 => xmat_M_imag_2_ce0,
        we0 => xmat_M_imag_2_we0,
        d0 => bitcast_ln60_fu_2394_p1,
        q0 => xmat_M_imag_2_q0,
        address1 => grp_DiagMatMul_fu_625_B_M_imag_2_address1,
        ce1 => xmat_M_imag_2_ce1,
        q1 => xmat_M_imag_2_q1);

    xmat_M_imag_3_U : component matmul_rxmat_M_reudo
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_3_address0,
        ce0 => xmat_M_imag_3_ce0,
        we0 => xmat_M_imag_3_we0,
        d0 => bitcast_ln60_fu_2394_p1,
        q0 => xmat_M_imag_3_q0,
        address1 => grp_DiagMatMul_fu_625_B_M_imag_3_address1,
        ce1 => xmat_M_imag_3_ce1,
        q1 => xmat_M_imag_3_q1);

    matmul_control_s_axi_U : component matmul_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    grp_DiagMatMul_fu_625 : component DiagMatMul
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_DiagMatMul_fu_625_ap_start,
        ap_done => grp_DiagMatMul_fu_625_ap_done,
        ap_idle => grp_DiagMatMul_fu_625_ap_idle,
        ap_ready => grp_DiagMatMul_fu_625_ap_ready,
        A_M_real_0_address0 => grp_DiagMatMul_fu_625_A_M_real_0_address0,
        A_M_real_0_ce0 => grp_DiagMatMul_fu_625_A_M_real_0_ce0,
        A_M_real_0_q0 => rxmat_delay_M_real_s_q0,
        A_M_real_1_address0 => grp_DiagMatMul_fu_625_A_M_real_1_address0,
        A_M_real_1_ce0 => grp_DiagMatMul_fu_625_A_M_real_1_ce0,
        A_M_real_1_q0 => rxmat_delay_M_real_1_q0,
        A_M_real_2_address0 => grp_DiagMatMul_fu_625_A_M_real_2_address0,
        A_M_real_2_ce0 => grp_DiagMatMul_fu_625_A_M_real_2_ce0,
        A_M_real_2_q0 => rxmat_delay_M_real_2_q0,
        A_M_real_3_address0 => grp_DiagMatMul_fu_625_A_M_real_3_address0,
        A_M_real_3_ce0 => grp_DiagMatMul_fu_625_A_M_real_3_ce0,
        A_M_real_3_q0 => rxmat_delay_M_real_3_q0,
        A_M_real_4_address0 => grp_DiagMatMul_fu_625_A_M_real_4_address0,
        A_M_real_4_ce0 => grp_DiagMatMul_fu_625_A_M_real_4_ce0,
        A_M_real_4_q0 => rxmat_delay_M_real_4_q0,
        A_M_real_5_address0 => grp_DiagMatMul_fu_625_A_M_real_5_address0,
        A_M_real_5_ce0 => grp_DiagMatMul_fu_625_A_M_real_5_ce0,
        A_M_real_5_q0 => rxmat_delay_M_real_5_q0,
        A_M_real_6_address0 => grp_DiagMatMul_fu_625_A_M_real_6_address0,
        A_M_real_6_ce0 => grp_DiagMatMul_fu_625_A_M_real_6_ce0,
        A_M_real_6_q0 => rxmat_delay_M_real_6_q0,
        A_M_real_7_address0 => grp_DiagMatMul_fu_625_A_M_real_7_address0,
        A_M_real_7_ce0 => grp_DiagMatMul_fu_625_A_M_real_7_ce0,
        A_M_real_7_q0 => rxmat_delay_M_real_7_q0,
        A_M_imag_0_address0 => grp_DiagMatMul_fu_625_A_M_imag_0_address0,
        A_M_imag_0_ce0 => grp_DiagMatMul_fu_625_A_M_imag_0_ce0,
        A_M_imag_0_q0 => rxmat_delay_M_imag_s_q0,
        A_M_imag_1_address0 => grp_DiagMatMul_fu_625_A_M_imag_1_address0,
        A_M_imag_1_ce0 => grp_DiagMatMul_fu_625_A_M_imag_1_ce0,
        A_M_imag_1_q0 => rxmat_delay_M_imag_1_q0,
        A_M_imag_2_address0 => grp_DiagMatMul_fu_625_A_M_imag_2_address0,
        A_M_imag_2_ce0 => grp_DiagMatMul_fu_625_A_M_imag_2_ce0,
        A_M_imag_2_q0 => rxmat_delay_M_imag_2_q0,
        A_M_imag_3_address0 => grp_DiagMatMul_fu_625_A_M_imag_3_address0,
        A_M_imag_3_ce0 => grp_DiagMatMul_fu_625_A_M_imag_3_ce0,
        A_M_imag_3_q0 => rxmat_delay_M_imag_3_q0,
        A_M_imag_4_address0 => grp_DiagMatMul_fu_625_A_M_imag_4_address0,
        A_M_imag_4_ce0 => grp_DiagMatMul_fu_625_A_M_imag_4_ce0,
        A_M_imag_4_q0 => rxmat_delay_M_imag_4_q0,
        A_M_imag_5_address0 => grp_DiagMatMul_fu_625_A_M_imag_5_address0,
        A_M_imag_5_ce0 => grp_DiagMatMul_fu_625_A_M_imag_5_ce0,
        A_M_imag_5_q0 => rxmat_delay_M_imag_5_q0,
        A_M_imag_6_address0 => grp_DiagMatMul_fu_625_A_M_imag_6_address0,
        A_M_imag_6_ce0 => grp_DiagMatMul_fu_625_A_M_imag_6_ce0,
        A_M_imag_6_q0 => rxmat_delay_M_imag_6_q0,
        A_M_imag_7_address0 => grp_DiagMatMul_fu_625_A_M_imag_7_address0,
        A_M_imag_7_ce0 => grp_DiagMatMul_fu_625_A_M_imag_7_ce0,
        A_M_imag_7_q0 => rxmat_delay_M_imag_7_q0,
        B_M_real_0_address0 => grp_DiagMatMul_fu_625_B_M_real_0_address0,
        B_M_real_0_ce0 => grp_DiagMatMul_fu_625_B_M_real_0_ce0,
        B_M_real_0_q0 => xmat_M_real_0_q0,
        B_M_real_0_address1 => grp_DiagMatMul_fu_625_B_M_real_0_address1,
        B_M_real_0_ce1 => grp_DiagMatMul_fu_625_B_M_real_0_ce1,
        B_M_real_0_q1 => xmat_M_real_0_q1,
        B_M_real_1_address0 => grp_DiagMatMul_fu_625_B_M_real_1_address0,
        B_M_real_1_ce0 => grp_DiagMatMul_fu_625_B_M_real_1_ce0,
        B_M_real_1_q0 => xmat_M_real_1_q0,
        B_M_real_1_address1 => grp_DiagMatMul_fu_625_B_M_real_1_address1,
        B_M_real_1_ce1 => grp_DiagMatMul_fu_625_B_M_real_1_ce1,
        B_M_real_1_q1 => xmat_M_real_1_q1,
        B_M_real_2_address0 => grp_DiagMatMul_fu_625_B_M_real_2_address0,
        B_M_real_2_ce0 => grp_DiagMatMul_fu_625_B_M_real_2_ce0,
        B_M_real_2_q0 => xmat_M_real_2_q0,
        B_M_real_2_address1 => grp_DiagMatMul_fu_625_B_M_real_2_address1,
        B_M_real_2_ce1 => grp_DiagMatMul_fu_625_B_M_real_2_ce1,
        B_M_real_2_q1 => xmat_M_real_2_q1,
        B_M_real_3_address0 => grp_DiagMatMul_fu_625_B_M_real_3_address0,
        B_M_real_3_ce0 => grp_DiagMatMul_fu_625_B_M_real_3_ce0,
        B_M_real_3_q0 => xmat_M_real_3_q0,
        B_M_real_3_address1 => grp_DiagMatMul_fu_625_B_M_real_3_address1,
        B_M_real_3_ce1 => grp_DiagMatMul_fu_625_B_M_real_3_ce1,
        B_M_real_3_q1 => xmat_M_real_3_q1,
        B_M_imag_0_address0 => grp_DiagMatMul_fu_625_B_M_imag_0_address0,
        B_M_imag_0_ce0 => grp_DiagMatMul_fu_625_B_M_imag_0_ce0,
        B_M_imag_0_q0 => xmat_M_imag_0_q0,
        B_M_imag_0_address1 => grp_DiagMatMul_fu_625_B_M_imag_0_address1,
        B_M_imag_0_ce1 => grp_DiagMatMul_fu_625_B_M_imag_0_ce1,
        B_M_imag_0_q1 => xmat_M_imag_0_q1,
        B_M_imag_1_address0 => grp_DiagMatMul_fu_625_B_M_imag_1_address0,
        B_M_imag_1_ce0 => grp_DiagMatMul_fu_625_B_M_imag_1_ce0,
        B_M_imag_1_q0 => xmat_M_imag_1_q0,
        B_M_imag_1_address1 => grp_DiagMatMul_fu_625_B_M_imag_1_address1,
        B_M_imag_1_ce1 => grp_DiagMatMul_fu_625_B_M_imag_1_ce1,
        B_M_imag_1_q1 => xmat_M_imag_1_q1,
        B_M_imag_2_address0 => grp_DiagMatMul_fu_625_B_M_imag_2_address0,
        B_M_imag_2_ce0 => grp_DiagMatMul_fu_625_B_M_imag_2_ce0,
        B_M_imag_2_q0 => xmat_M_imag_2_q0,
        B_M_imag_2_address1 => grp_DiagMatMul_fu_625_B_M_imag_2_address1,
        B_M_imag_2_ce1 => grp_DiagMatMul_fu_625_B_M_imag_2_ce1,
        B_M_imag_2_q1 => xmat_M_imag_2_q1,
        B_M_imag_3_address0 => grp_DiagMatMul_fu_625_B_M_imag_3_address0,
        B_M_imag_3_ce0 => grp_DiagMatMul_fu_625_B_M_imag_3_ce0,
        B_M_imag_3_q0 => xmat_M_imag_3_q0,
        B_M_imag_3_address1 => grp_DiagMatMul_fu_625_B_M_imag_3_address1,
        B_M_imag_3_ce1 => grp_DiagMatMul_fu_625_B_M_imag_3_ce1,
        B_M_imag_3_q1 => xmat_M_imag_3_q1,
        C_M_real_0_0_read => select_ln1055_55_reg_2899,
        C_M_real_0_1_read => select_ln1055_54_reg_2894,
        C_M_real_0_2_read => select_ln1055_53_reg_2889,
        C_M_real_0_3_read => select_ln1055_52_reg_2884,
        C_M_real_1_0_read => select_ln1055_51_reg_2879,
        C_M_real_1_1_read => select_ln1055_49_reg_2874,
        C_M_real_1_2_read => select_ln1055_47_reg_2869,
        C_M_real_1_3_read => select_ln1055_45_reg_2864,
        C_M_real_2_0_read => select_ln1055_43_reg_2859,
        C_M_real_2_1_read => select_ln1055_40_reg_2854,
        C_M_real_2_2_read => select_ln1055_37_reg_2849,
        C_M_real_2_3_read => select_ln1055_34_reg_2844,
        C_M_real_3_0_read => select_ln1055_31_reg_2839,
        C_M_real_3_1_read => select_ln1055_28_reg_2834,
        C_M_real_3_2_read => select_ln1055_25_reg_2829,
        C_M_real_3_3_read => select_ln1055_22_reg_2824,
        C_M_imag_0_0_read => select_ln1056_55_reg_2979,
        C_M_imag_0_1_read => select_ln1056_54_reg_2974,
        C_M_imag_0_2_read => select_ln1056_53_reg_2969,
        C_M_imag_0_3_read => select_ln1056_52_reg_2964,
        C_M_imag_1_0_read => select_ln1056_51_reg_2959,
        C_M_imag_1_1_read => select_ln1056_49_reg_2954,
        C_M_imag_1_2_read => select_ln1056_47_reg_2949,
        C_M_imag_1_3_read => select_ln1056_45_reg_2944,
        C_M_imag_2_0_read => select_ln1056_43_reg_2939,
        C_M_imag_2_1_read => select_ln1056_40_reg_2934,
        C_M_imag_2_2_read => select_ln1056_37_reg_2929,
        C_M_imag_2_3_read => select_ln1056_34_reg_2924,
        C_M_imag_3_0_read => select_ln1056_31_reg_2919,
        C_M_imag_3_1_read => select_ln1056_28_reg_2914,
        C_M_imag_3_2_read => select_ln1056_25_reg_2909,
        C_M_imag_3_3_read => select_ln1056_22_reg_2904,
        ap_return_0 => grp_DiagMatMul_fu_625_ap_return_0,
        ap_return_1 => grp_DiagMatMul_fu_625_ap_return_1,
        ap_return_2 => grp_DiagMatMul_fu_625_ap_return_2,
        ap_return_3 => grp_DiagMatMul_fu_625_ap_return_3,
        ap_return_4 => grp_DiagMatMul_fu_625_ap_return_4,
        ap_return_5 => grp_DiagMatMul_fu_625_ap_return_5,
        ap_return_6 => grp_DiagMatMul_fu_625_ap_return_6,
        ap_return_7 => grp_DiagMatMul_fu_625_ap_return_7,
        ap_return_8 => grp_DiagMatMul_fu_625_ap_return_8,
        ap_return_9 => grp_DiagMatMul_fu_625_ap_return_9,
        ap_return_10 => grp_DiagMatMul_fu_625_ap_return_10,
        ap_return_11 => grp_DiagMatMul_fu_625_ap_return_11,
        ap_return_12 => grp_DiagMatMul_fu_625_ap_return_12,
        ap_return_13 => grp_DiagMatMul_fu_625_ap_return_13,
        ap_return_14 => grp_DiagMatMul_fu_625_ap_return_14,
        ap_return_15 => grp_DiagMatMul_fu_625_ap_return_15,
        ap_return_16 => grp_DiagMatMul_fu_625_ap_return_16,
        ap_return_17 => grp_DiagMatMul_fu_625_ap_return_17,
        ap_return_18 => grp_DiagMatMul_fu_625_ap_return_18,
        ap_return_19 => grp_DiagMatMul_fu_625_ap_return_19,
        ap_return_20 => grp_DiagMatMul_fu_625_ap_return_20,
        ap_return_21 => grp_DiagMatMul_fu_625_ap_return_21,
        ap_return_22 => grp_DiagMatMul_fu_625_ap_return_22,
        ap_return_23 => grp_DiagMatMul_fu_625_ap_return_23,
        ap_return_24 => grp_DiagMatMul_fu_625_ap_return_24,
        ap_return_25 => grp_DiagMatMul_fu_625_ap_return_25,
        ap_return_26 => grp_DiagMatMul_fu_625_ap_return_26,
        ap_return_27 => grp_DiagMatMul_fu_625_ap_return_27,
        ap_return_28 => grp_DiagMatMul_fu_625_ap_return_28,
        ap_return_29 => grp_DiagMatMul_fu_625_ap_return_29,
        ap_return_30 => grp_DiagMatMul_fu_625_ap_return_30,
        ap_return_31 => grp_DiagMatMul_fu_625_ap_return_31);

    grp_DopplerDelay_fu_709 : component DopplerDelay
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_DopplerDelay_fu_709_ap_start,
        ap_done => grp_DopplerDelay_fu_709_ap_done,
        ap_idle => grp_DopplerDelay_fu_709_ap_idle,
        ap_ready => grp_DopplerDelay_fu_709_ap_ready,
        rxmat_M_real_2_address0 => grp_DopplerDelay_fu_709_rxmat_M_real_2_address0,
        rxmat_M_real_2_ce0 => grp_DopplerDelay_fu_709_rxmat_M_real_2_ce0,
        rxmat_M_real_2_q0 => rxmat_M_real_0_q0,
        rxmat_M_real_2_address1 => grp_DopplerDelay_fu_709_rxmat_M_real_2_address1,
        rxmat_M_real_2_ce1 => grp_DopplerDelay_fu_709_rxmat_M_real_2_ce1,
        rxmat_M_real_2_q1 => rxmat_M_real_0_q1,
        rxmat_M_real_21_address0 => grp_DopplerDelay_fu_709_rxmat_M_real_21_address0,
        rxmat_M_real_21_ce0 => grp_DopplerDelay_fu_709_rxmat_M_real_21_ce0,
        rxmat_M_real_21_q0 => rxmat_M_real_1_q0,
        rxmat_M_real_21_address1 => grp_DopplerDelay_fu_709_rxmat_M_real_21_address1,
        rxmat_M_real_21_ce1 => grp_DopplerDelay_fu_709_rxmat_M_real_21_ce1,
        rxmat_M_real_21_q1 => rxmat_M_real_1_q1,
        rxmat_M_real_22_address0 => grp_DopplerDelay_fu_709_rxmat_M_real_22_address0,
        rxmat_M_real_22_ce0 => grp_DopplerDelay_fu_709_rxmat_M_real_22_ce0,
        rxmat_M_real_22_q0 => rxmat_M_real_2_q0,
        rxmat_M_real_22_address1 => grp_DopplerDelay_fu_709_rxmat_M_real_22_address1,
        rxmat_M_real_22_ce1 => grp_DopplerDelay_fu_709_rxmat_M_real_22_ce1,
        rxmat_M_real_22_q1 => rxmat_M_real_2_q1,
        rxmat_M_real_23_address0 => grp_DopplerDelay_fu_709_rxmat_M_real_23_address0,
        rxmat_M_real_23_ce0 => grp_DopplerDelay_fu_709_rxmat_M_real_23_ce0,
        rxmat_M_real_23_q0 => rxmat_M_real_3_q0,
        rxmat_M_real_23_address1 => grp_DopplerDelay_fu_709_rxmat_M_real_23_address1,
        rxmat_M_real_23_ce1 => grp_DopplerDelay_fu_709_rxmat_M_real_23_ce1,
        rxmat_M_real_23_q1 => rxmat_M_real_3_q1,
        rxmat_M_imag_2_address0 => grp_DopplerDelay_fu_709_rxmat_M_imag_2_address0,
        rxmat_M_imag_2_ce0 => grp_DopplerDelay_fu_709_rxmat_M_imag_2_ce0,
        rxmat_M_imag_2_q0 => rxmat_M_imag_0_q0,
        rxmat_M_imag_2_address1 => grp_DopplerDelay_fu_709_rxmat_M_imag_2_address1,
        rxmat_M_imag_2_ce1 => grp_DopplerDelay_fu_709_rxmat_M_imag_2_ce1,
        rxmat_M_imag_2_q1 => rxmat_M_imag_0_q1,
        rxmat_M_imag_24_address0 => grp_DopplerDelay_fu_709_rxmat_M_imag_24_address0,
        rxmat_M_imag_24_ce0 => grp_DopplerDelay_fu_709_rxmat_M_imag_24_ce0,
        rxmat_M_imag_24_q0 => rxmat_M_imag_1_q0,
        rxmat_M_imag_24_address1 => grp_DopplerDelay_fu_709_rxmat_M_imag_24_address1,
        rxmat_M_imag_24_ce1 => grp_DopplerDelay_fu_709_rxmat_M_imag_24_ce1,
        rxmat_M_imag_24_q1 => rxmat_M_imag_1_q1,
        rxmat_M_imag_25_address0 => grp_DopplerDelay_fu_709_rxmat_M_imag_25_address0,
        rxmat_M_imag_25_ce0 => grp_DopplerDelay_fu_709_rxmat_M_imag_25_ce0,
        rxmat_M_imag_25_q0 => rxmat_M_imag_2_q0,
        rxmat_M_imag_25_address1 => grp_DopplerDelay_fu_709_rxmat_M_imag_25_address1,
        rxmat_M_imag_25_ce1 => grp_DopplerDelay_fu_709_rxmat_M_imag_25_ce1,
        rxmat_M_imag_25_q1 => rxmat_M_imag_2_q1,
        rxmat_M_imag_26_address0 => grp_DopplerDelay_fu_709_rxmat_M_imag_26_address0,
        rxmat_M_imag_26_ce0 => grp_DopplerDelay_fu_709_rxmat_M_imag_26_ce0,
        rxmat_M_imag_26_q0 => rxmat_M_imag_3_q0,
        rxmat_M_imag_26_address1 => grp_DopplerDelay_fu_709_rxmat_M_imag_26_address1,
        rxmat_M_imag_26_ce1 => grp_DopplerDelay_fu_709_rxmat_M_imag_26_ce1,
        rxmat_M_imag_26_q1 => rxmat_M_imag_3_q1,
        rxmat_delay_M_real_s_address0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_s_address0,
        rxmat_delay_M_real_s_ce0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_s_ce0,
        rxmat_delay_M_real_s_we0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_s_we0,
        rxmat_delay_M_real_s_d0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_s_d0,
        rxmat_delay_M_imag_s_address0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_s_address0,
        rxmat_delay_M_imag_s_ce0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_s_ce0,
        rxmat_delay_M_imag_s_we0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_s_we0,
        rxmat_delay_M_imag_s_d0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_s_d0,
        rxmat_delay_M_real_1_address0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_1_address0,
        rxmat_delay_M_real_1_ce0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_1_ce0,
        rxmat_delay_M_real_1_we0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_1_we0,
        rxmat_delay_M_real_1_d0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_1_d0,
        rxmat_delay_M_imag_1_address0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_1_address0,
        rxmat_delay_M_imag_1_ce0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_1_ce0,
        rxmat_delay_M_imag_1_we0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_1_we0,
        rxmat_delay_M_imag_1_d0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_1_d0,
        rxmat_delay_M_real_2_address0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_2_address0,
        rxmat_delay_M_real_2_ce0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_2_ce0,
        rxmat_delay_M_real_2_we0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_2_we0,
        rxmat_delay_M_real_2_d0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_2_d0,
        rxmat_delay_M_imag_2_address0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_2_address0,
        rxmat_delay_M_imag_2_ce0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_2_ce0,
        rxmat_delay_M_imag_2_we0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_2_we0,
        rxmat_delay_M_imag_2_d0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_2_d0,
        rxmat_delay_M_real_3_address0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_3_address0,
        rxmat_delay_M_real_3_ce0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_3_ce0,
        rxmat_delay_M_real_3_we0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_3_we0,
        rxmat_delay_M_real_3_d0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_3_d0,
        rxmat_delay_M_imag_3_address0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_3_address0,
        rxmat_delay_M_imag_3_ce0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_3_ce0,
        rxmat_delay_M_imag_3_we0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_3_we0,
        rxmat_delay_M_imag_3_d0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_3_d0,
        rxmat_delay_M_real_4_address0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_4_address0,
        rxmat_delay_M_real_4_ce0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_4_ce0,
        rxmat_delay_M_real_4_we0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_4_we0,
        rxmat_delay_M_real_4_d0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_4_d0,
        rxmat_delay_M_imag_4_address0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_4_address0,
        rxmat_delay_M_imag_4_ce0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_4_ce0,
        rxmat_delay_M_imag_4_we0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_4_we0,
        rxmat_delay_M_imag_4_d0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_4_d0,
        rxmat_delay_M_real_5_address0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_5_address0,
        rxmat_delay_M_real_5_ce0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_5_ce0,
        rxmat_delay_M_real_5_we0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_5_we0,
        rxmat_delay_M_real_5_d0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_5_d0,
        rxmat_delay_M_imag_5_address0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_5_address0,
        rxmat_delay_M_imag_5_ce0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_5_ce0,
        rxmat_delay_M_imag_5_we0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_5_we0,
        rxmat_delay_M_imag_5_d0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_5_d0,
        rxmat_delay_M_real_6_address0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_6_address0,
        rxmat_delay_M_real_6_ce0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_6_ce0,
        rxmat_delay_M_real_6_we0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_6_we0,
        rxmat_delay_M_real_6_d0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_6_d0,
        rxmat_delay_M_imag_6_address0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_6_address0,
        rxmat_delay_M_imag_6_ce0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_6_ce0,
        rxmat_delay_M_imag_6_we0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_6_we0,
        rxmat_delay_M_imag_6_d0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_6_d0,
        rxmat_delay_M_real_7_address0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_7_address0,
        rxmat_delay_M_real_7_ce0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_7_ce0,
        rxmat_delay_M_real_7_we0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_7_we0,
        rxmat_delay_M_real_7_d0 => grp_DopplerDelay_fu_709_rxmat_delay_M_real_7_d0,
        rxmat_delay_M_imag_7_address0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_7_address0,
        rxmat_delay_M_imag_7_ce0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_7_ce0,
        rxmat_delay_M_imag_7_we0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_7_we0,
        rxmat_delay_M_imag_7_d0 => grp_DopplerDelay_fu_709_rxmat_delay_M_imag_7_d0);

    matmul_mux_165_32KfY_U196 : component matmul_mux_165_32KfY
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => mulOut_M_imag_reg_3111,
        din1 => mulOut_M_imag_0_1_reg_3116,
        din2 => mulOut_M_imag_0_2_reg_3121,
        din3 => mulOut_M_imag_0_3_reg_3126,
        din4 => mulOut_M_imag_1_reg_3131,
        din5 => mulOut_M_imag_1_1_reg_3136,
        din6 => mulOut_M_imag_1_2_reg_3141,
        din7 => mulOut_M_imag_1_3_reg_3146,
        din8 => mulOut_M_imag_2_reg_3151,
        din9 => mulOut_M_imag_2_1_reg_3156,
        din10 => mulOut_M_imag_2_2_reg_3161,
        din11 => mulOut_M_imag_2_3_reg_3166,
        din12 => mulOut_M_imag_3_reg_3171,
        din13 => mulOut_M_imag_3_1_reg_3176,
        din14 => mulOut_M_imag_3_2_reg_3181,
        din15 => mulOut_M_imag_3_3_reg_3186,
        din16 => zext_ln74_fu_2558_p1,
        dout => tmp_5_fu_2562_p18);

    matmul_mux_165_32KfY_U197 : component matmul_mux_165_32KfY
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => mulOut_M_real_reg_3031,
        din1 => mulOut_M_real_0_1_reg_3036,
        din2 => mulOut_M_real_0_2_reg_3041,
        din3 => mulOut_M_real_0_3_reg_3046,
        din4 => mulOut_M_real_1_reg_3051,
        din5 => mulOut_M_real_1_1_reg_3056,
        din6 => mulOut_M_real_1_2_reg_3061,
        din7 => mulOut_M_real_1_3_reg_3066,
        din8 => mulOut_M_real_2_reg_3071,
        din9 => mulOut_M_real_2_1_reg_3076,
        din10 => mulOut_M_real_2_2_reg_3081,
        din11 => mulOut_M_real_2_3_reg_3086,
        din12 => mulOut_M_real_3_reg_3091,
        din13 => mulOut_M_real_3_1_reg_3096,
        din14 => mulOut_M_real_3_2_reg_3101,
        din15 => mulOut_M_real_3_3_reg_3106,
        din16 => zext_ln74_fu_2558_p1,
        dout => tmp_6_fu_2584_p18);

    regslice_both_in_stream_V_data_V_U : component regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TDATA,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_data_V_U_ack_in,
        data_out => in_stream_TDATA_int,
        vld_out => in_stream_TVALID_int,
        ack_out => in_stream_TREADY_int,
        apdone_blk => regslice_both_in_stream_V_data_V_U_apdone_blk);

    regslice_both_in_stream_V_keep_V_U : component regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TKEEP,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_keep_V_U_ack_in,
        data_out => in_stream_TKEEP_int,
        vld_out => regslice_both_in_stream_V_keep_V_U_vld_out,
        ack_out => in_stream_TREADY_int,
        apdone_blk => regslice_both_in_stream_V_keep_V_U_apdone_blk);

    regslice_both_in_stream_V_strb_V_U : component regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TSTRB,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_strb_V_U_ack_in,
        data_out => in_stream_TSTRB_int,
        vld_out => regslice_both_in_stream_V_strb_V_U_vld_out,
        ack_out => in_stream_TREADY_int,
        apdone_blk => regslice_both_in_stream_V_strb_V_U_apdone_blk);

    regslice_both_in_stream_V_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TLAST,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_last_V_U_ack_in,
        data_out => in_stream_TLAST_int,
        vld_out => regslice_both_in_stream_V_last_V_U_vld_out,
        ack_out => in_stream_TREADY_int,
        apdone_blk => regslice_both_in_stream_V_last_V_U_apdone_blk);

    regslice_both_out_stream_V_data_V_U : component regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => out_stream_TDATA_int,
        vld_in => out_stream_TVALID_int,
        ack_in => out_stream_TREADY_int,
        data_out => out_stream_TDATA,
        vld_out => regslice_both_out_stream_V_data_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_data_V_U_apdone_blk);

    regslice_both_out_stream_V_keep_V_U : component regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv8_FF,
        vld_in => out_stream_TVALID_int,
        ack_in => regslice_both_out_stream_V_keep_V_U_ack_in_dummy,
        data_out => out_stream_TKEEP,
        vld_out => regslice_both_out_stream_V_keep_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_keep_V_U_apdone_blk);

    regslice_both_out_stream_V_strb_V_U : component regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv8_FF,
        vld_in => out_stream_TVALID_int,
        ack_in => regslice_both_out_stream_V_strb_V_U_ack_in_dummy,
        data_out => out_stream_TSTRB,
        vld_out => regslice_both_out_stream_V_strb_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_strb_V_U_apdone_blk);

    regslice_both_out_stream_V_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => valOut_last_V_reg_3210,
        vld_in => out_stream_TVALID_int,
        ack_in => regslice_both_out_stream_V_last_V_U_ack_in_dummy,
        data_out => out_stream_TLAST,
        vld_out => regslice_both_out_stream_V_last_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_last_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((grp_DiagMatMul_fu_625_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state10)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state10);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((grp_DiagMatMul_fu_625_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_DiagMatMul_fu_625_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_DiagMatMul_fu_625_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_DiagMatMul_fu_625_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DiagMatMul_fu_625_ap_ready = ap_const_logic_1)) then 
                    grp_DiagMatMul_fu_625_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_DopplerDelay_fu_709_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_DopplerDelay_fu_709_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln56_fu_2323_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    grp_DopplerDelay_fu_709_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DopplerDelay_fu_709_ap_ready = ap_const_logic_1)) then 
                    grp_DopplerDelay_fu_709_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_0_reg_569_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln36_fu_2079_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i_0_reg_569 <= ap_const_lv5_0;
            elsif ((not(((icmp_ln46_fu_2257_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln46_fu_2257_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                i_0_reg_569 <= i_reg_2990;
            end if; 
        end if;
    end process;

    i_1_reg_592_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln45_fu_2245_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                i_1_reg_592 <= ap_const_lv4_0;
            elsif ((not(((icmp_ln57_fu_2361_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln57_fu_2361_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                i_1_reg_592 <= i_4_reg_3009;
            end if; 
        end if;
    end process;

    i_2_reg_614_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln71_fu_2542_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                i_2_reg_614 <= i_3_fu_2548_p2;
            elsif (((grp_DiagMatMul_fu_625_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                i_2_reg_614 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    j_0_reg_581_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln46_fu_2257_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln46_fu_2257_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                j_0_reg_581 <= j_fu_2263_p2;
            elsif (((icmp_ln45_fu_2245_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                j_0_reg_581 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    j_1_reg_603_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln57_fu_2361_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln57_fu_2361_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                j_1_reg_603 <= j_2_fu_2367_p2;
            elsif (((icmp_ln56_fu_2323_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                j_1_reg_603 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    phi_ln36_reg_558_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln36_fu_2079_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                phi_ln36_reg_558 <= add_ln36_fu_871_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                phi_ln36_reg_558 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                i_4_reg_3009 <= i_4_fu_2329_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                i_reg_2990 <= i_fu_2251_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln71_reg_3191 <= icmp_ln71_fu_2542_p2;
                icmp_ln71_reg_3191_pp0_iter1_reg <= icmp_ln71_reg_3191;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                mulOut_M_imag_0_0143208_fu_256 <= select_ln1056_55_fu_2071_p3;
                mulOut_M_imag_0_1144211_fu_260 <= select_ln1056_54_fu_2063_p3;
                mulOut_M_imag_0_2145214_fu_264 <= select_ln1056_53_fu_2055_p3;
                mulOut_M_imag_0_3146217_fu_268 <= select_ln1056_52_fu_2047_p3;
                mulOut_M_imag_1_0147222_fu_272 <= select_ln1056_51_fu_2039_p3;
                mulOut_M_imag_1_1148225_fu_276 <= select_ln1056_49_fu_2023_p3;
                mulOut_M_imag_1_2149228_fu_280 <= select_ln1056_47_fu_2007_p3;
                mulOut_M_imag_1_3150231_fu_284 <= select_ln1056_45_fu_1991_p3;
                mulOut_M_imag_2_0151234_fu_288 <= select_ln1056_43_fu_1975_p3;
                mulOut_M_imag_2_1152237_fu_292 <= select_ln1056_40_fu_1951_p3;
                mulOut_M_imag_2_2153240_fu_296 <= select_ln1056_37_fu_1927_p3;
                mulOut_M_imag_2_3154243_fu_300 <= select_ln1056_34_fu_1903_p3;
                mulOut_M_imag_3_0155246_fu_304 <= select_ln1056_31_fu_1879_p3;
                mulOut_M_imag_3_1156249_fu_308 <= select_ln1056_28_fu_1855_p3;
                mulOut_M_imag_3_2157252_fu_312 <= select_ln1056_25_fu_1831_p3;
                mulOut_M_imag_3_3158255_fu_316 <= select_ln1056_22_fu_1807_p3;
                mulOut_M_real_0_0127160_fu_192 <= select_ln1055_55_fu_1495_p3;
                mulOut_M_real_0_1128163_fu_196 <= select_ln1055_54_fu_1487_p3;
                mulOut_M_real_0_2129166_fu_200 <= select_ln1055_53_fu_1479_p3;
                mulOut_M_real_0_3130169_fu_204 <= select_ln1055_52_fu_1471_p3;
                mulOut_M_real_1_0131174_fu_208 <= select_ln1055_51_fu_1463_p3;
                mulOut_M_real_1_1132177_fu_212 <= select_ln1055_49_fu_1447_p3;
                mulOut_M_real_1_2133180_fu_216 <= select_ln1055_47_fu_1431_p3;
                mulOut_M_real_1_3134183_fu_220 <= select_ln1055_45_fu_1415_p3;
                mulOut_M_real_2_0135186_fu_224 <= select_ln1055_43_fu_1399_p3;
                mulOut_M_real_2_1136189_fu_228 <= select_ln1055_40_fu_1375_p3;
                mulOut_M_real_2_2137192_fu_232 <= select_ln1055_37_fu_1351_p3;
                mulOut_M_real_2_3138195_fu_236 <= select_ln1055_34_fu_1327_p3;
                mulOut_M_real_3_0139198_fu_240 <= select_ln1055_31_fu_1303_p3;
                mulOut_M_real_3_1140201_fu_244 <= select_ln1055_28_fu_1279_p3;
                mulOut_M_real_3_2141204_fu_248 <= select_ln1055_25_fu_1255_p3;
                mulOut_M_real_3_3142207_fu_252 <= select_ln1055_22_fu_1231_p3;
                select_ln1055_22_reg_2824 <= select_ln1055_22_fu_1231_p3;
                select_ln1055_25_reg_2829 <= select_ln1055_25_fu_1255_p3;
                select_ln1055_28_reg_2834 <= select_ln1055_28_fu_1279_p3;
                select_ln1055_31_reg_2839 <= select_ln1055_31_fu_1303_p3;
                select_ln1055_34_reg_2844 <= select_ln1055_34_fu_1327_p3;
                select_ln1055_37_reg_2849 <= select_ln1055_37_fu_1351_p3;
                select_ln1055_40_reg_2854 <= select_ln1055_40_fu_1375_p3;
                select_ln1055_43_reg_2859 <= select_ln1055_43_fu_1399_p3;
                select_ln1055_45_reg_2864 <= select_ln1055_45_fu_1415_p3;
                select_ln1055_47_reg_2869 <= select_ln1055_47_fu_1431_p3;
                select_ln1055_49_reg_2874 <= select_ln1055_49_fu_1447_p3;
                select_ln1055_51_reg_2879 <= select_ln1055_51_fu_1463_p3;
                select_ln1055_52_reg_2884 <= select_ln1055_52_fu_1471_p3;
                select_ln1055_53_reg_2889 <= select_ln1055_53_fu_1479_p3;
                select_ln1055_54_reg_2894 <= select_ln1055_54_fu_1487_p3;
                select_ln1055_55_reg_2899 <= select_ln1055_55_fu_1495_p3;
                select_ln1056_22_reg_2904 <= select_ln1056_22_fu_1807_p3;
                select_ln1056_25_reg_2909 <= select_ln1056_25_fu_1831_p3;
                select_ln1056_28_reg_2914 <= select_ln1056_28_fu_1855_p3;
                select_ln1056_31_reg_2919 <= select_ln1056_31_fu_1879_p3;
                select_ln1056_34_reg_2924 <= select_ln1056_34_fu_1903_p3;
                select_ln1056_37_reg_2929 <= select_ln1056_37_fu_1927_p3;
                select_ln1056_40_reg_2934 <= select_ln1056_40_fu_1951_p3;
                select_ln1056_43_reg_2939 <= select_ln1056_43_fu_1975_p3;
                select_ln1056_45_reg_2944 <= select_ln1056_45_fu_1991_p3;
                select_ln1056_47_reg_2949 <= select_ln1056_47_fu_2007_p3;
                select_ln1056_49_reg_2954 <= select_ln1056_49_fu_2023_p3;
                select_ln1056_51_reg_2959 <= select_ln1056_51_fu_2039_p3;
                select_ln1056_52_reg_2964 <= select_ln1056_52_fu_2047_p3;
                select_ln1056_53_reg_2969 <= select_ln1056_53_fu_2055_p3;
                select_ln1056_54_reg_2974 <= select_ln1056_54_fu_2063_p3;
                select_ln1056_55_reg_2979 <= select_ln1056_55_fu_2071_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DiagMatMul_fu_625_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                mulOut_M_imag_0_1_reg_3116 <= grp_DiagMatMul_fu_625_ap_return_17;
                mulOut_M_imag_0_2_reg_3121 <= grp_DiagMatMul_fu_625_ap_return_18;
                mulOut_M_imag_0_3_reg_3126 <= grp_DiagMatMul_fu_625_ap_return_19;
                mulOut_M_imag_1_1_reg_3136 <= grp_DiagMatMul_fu_625_ap_return_21;
                mulOut_M_imag_1_2_reg_3141 <= grp_DiagMatMul_fu_625_ap_return_22;
                mulOut_M_imag_1_3_reg_3146 <= grp_DiagMatMul_fu_625_ap_return_23;
                mulOut_M_imag_1_reg_3131 <= grp_DiagMatMul_fu_625_ap_return_20;
                mulOut_M_imag_2_1_reg_3156 <= grp_DiagMatMul_fu_625_ap_return_25;
                mulOut_M_imag_2_2_reg_3161 <= grp_DiagMatMul_fu_625_ap_return_26;
                mulOut_M_imag_2_3_reg_3166 <= grp_DiagMatMul_fu_625_ap_return_27;
                mulOut_M_imag_2_reg_3151 <= grp_DiagMatMul_fu_625_ap_return_24;
                mulOut_M_imag_3_1_reg_3176 <= grp_DiagMatMul_fu_625_ap_return_29;
                mulOut_M_imag_3_2_reg_3181 <= grp_DiagMatMul_fu_625_ap_return_30;
                mulOut_M_imag_3_3_reg_3186 <= grp_DiagMatMul_fu_625_ap_return_31;
                mulOut_M_imag_3_reg_3171 <= grp_DiagMatMul_fu_625_ap_return_28;
                mulOut_M_imag_reg_3111 <= grp_DiagMatMul_fu_625_ap_return_16;
                mulOut_M_real_0_1_reg_3036 <= grp_DiagMatMul_fu_625_ap_return_1;
                mulOut_M_real_0_2_reg_3041 <= grp_DiagMatMul_fu_625_ap_return_2;
                mulOut_M_real_0_3_reg_3046 <= grp_DiagMatMul_fu_625_ap_return_3;
                mulOut_M_real_1_1_reg_3056 <= grp_DiagMatMul_fu_625_ap_return_5;
                mulOut_M_real_1_2_reg_3061 <= grp_DiagMatMul_fu_625_ap_return_6;
                mulOut_M_real_1_3_reg_3066 <= grp_DiagMatMul_fu_625_ap_return_7;
                mulOut_M_real_1_reg_3051 <= grp_DiagMatMul_fu_625_ap_return_4;
                mulOut_M_real_2_1_reg_3076 <= grp_DiagMatMul_fu_625_ap_return_9;
                mulOut_M_real_2_2_reg_3081 <= grp_DiagMatMul_fu_625_ap_return_10;
                mulOut_M_real_2_3_reg_3086 <= grp_DiagMatMul_fu_625_ap_return_11;
                mulOut_M_real_2_reg_3071 <= grp_DiagMatMul_fu_625_ap_return_8;
                mulOut_M_real_3_1_reg_3096 <= grp_DiagMatMul_fu_625_ap_return_13;
                mulOut_M_real_3_2_reg_3101 <= grp_DiagMatMul_fu_625_ap_return_14;
                mulOut_M_real_3_3_reg_3106 <= grp_DiagMatMul_fu_625_ap_return_15;
                mulOut_M_real_3_reg_3091 <= grp_DiagMatMul_fu_625_ap_return_12;
                mulOut_M_real_reg_3031 <= grp_DiagMatMul_fu_625_ap_return_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln71_fu_2542_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_5_reg_3200 <= tmp_5_fu_2562_p18;
                tmp_6_reg_3205 <= tmp_6_fu_2584_p18;
                valOut_last_V_reg_3210 <= valOut_last_V_fu_2606_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln56_fu_2323_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                trunc_ln60_reg_3014 <= trunc_ln60_fu_2335_p1;
                    zext_ln57_reg_3018(5 downto 4) <= zext_ln57_fu_2357_p1(5 downto 4);
            end if;
        end if;
    end process;
    zext_ln57_reg_3018(3 downto 0) <= "0000";
    zext_ln57_reg_3018(6) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state4, icmp_ln46_fu_2257_p2, ap_CS_fsm_state6, icmp_ln57_fu_2361_p2, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state5, icmp_ln56_fu_2323_p2, ap_CS_fsm_state9, grp_DiagMatMul_fu_625_ap_done, icmp_ln71_fu_2542_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, grp_DopplerDelay_fu_709_ap_done, icmp_ln36_fu_2079_p2, icmp_ln45_fu_2245_p2, ap_CS_fsm_state7, ap_CS_fsm_state13, regslice_both_out_stream_V_data_V_U_apdone_blk, in_stream_TVALID_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln36_fu_2079_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln45_fu_2245_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if ((not(((icmp_ln46_fu_2257_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln46_fu_2257_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                elsif ((not(((icmp_ln46_fu_2257_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln46_fu_2257_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln56_fu_2323_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state6 => 
                if ((not(((icmp_ln57_fu_2361_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln57_fu_2361_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                elsif ((not(((icmp_ln57_fu_2361_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln57_fu_2361_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((grp_DopplerDelay_fu_709_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_DiagMatMul_fu_625_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln71_fu_2542_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln71_fu_2542_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state13 => 
                if (((regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;
    add_ln36_fu_871_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(phi_ln36_reg_558));
    add_ln60_fu_2377_p2 <= std_logic_vector(unsigned(zext_ln60_fu_2373_p1) + unsigned(zext_ln57_reg_3018));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(9);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state13 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_state11_io, ap_block_state12_io)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_const_boolean_1 = ap_block_state12_io) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state11_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_state11_io, ap_block_state12_io)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_const_boolean_1 = ap_block_state12_io) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state11_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_state10_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state11_io_assign_proc : process(icmp_ln71_reg_3191, out_stream_TREADY_int)
    begin
                ap_block_state11_io <= ((icmp_ln71_reg_3191 = ap_const_lv1_0) and (out_stream_TREADY_int = ap_const_logic_0));
    end process;

        ap_block_state11_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state12_io_assign_proc : process(icmp_ln71_reg_3191_pp0_iter1_reg, out_stream_TREADY_int)
    begin
                ap_block_state12_io <= ((icmp_ln71_reg_3191_pp0_iter1_reg = ap_const_lv1_0) and (out_stream_TREADY_int = ap_const_logic_0));
    end process;

        ap_block_state12_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_assign_proc : process(icmp_ln46_fu_2257_p2, in_stream_TVALID_int)
    begin
                ap_block_state4 <= ((icmp_ln46_fu_2257_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0));
    end process;


    ap_block_state6_assign_proc : process(icmp_ln57_fu_2361_p2, in_stream_TVALID_int)
    begin
                ap_block_state6 <= ((icmp_ln57_fu_2361_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0));
    end process;


    ap_condition_pp0_exit_iter0_state10_assign_proc : process(icmp_ln71_fu_2542_p2)
    begin
        if ((icmp_ln71_fu_2542_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state10 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state13, regslice_both_out_stream_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state13, regslice_both_out_stream_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    bitcast_ln49_fu_2303_p1 <= grp_fu_765_p4;
    bitcast_ln52_fu_2315_p1 <= trunc_ln681_fu_2311_p1;
    bitcast_ln60_fu_2394_p1 <= grp_fu_765_p4;
    bitcast_ln63_fu_2406_p1 <= trunc_ln681_1_fu_2402_p1;
    bitcast_ln74_fu_2612_p1 <= tmp_5_reg_3200;
    bitcast_ln77_fu_2615_p1 <= tmp_6_reg_3205;
    grp_DiagMatMul_fu_625_ap_start <= grp_DiagMatMul_fu_625_ap_start_reg;
    grp_DopplerDelay_fu_709_ap_start <= grp_DopplerDelay_fu_709_ap_start_reg;
    grp_fu_765_p4 <= in_stream_TDATA_int(63 downto 32);
    i_3_fu_2548_p2 <= std_logic_vector(unsigned(i_2_reg_614) + unsigned(ap_const_lv5_1));
    i_4_fu_2329_p2 <= std_logic_vector(unsigned(i_1_reg_592) + unsigned(ap_const_lv4_1));
    i_fu_2251_p2 <= std_logic_vector(unsigned(i_0_reg_569) + unsigned(ap_const_lv5_1));
    icmp_ln1055_1_fu_905_p2 <= "1" when (trunc_ln1055_fu_887_p1 = ap_const_lv2_1) else "0";
    icmp_ln1055_2_fu_919_p2 <= "1" when (trunc_ln1055_fu_887_p1 = ap_const_lv2_2) else "0";
    icmp_ln1055_3_fu_1197_p2 <= "1" when (trunc_ln1055_1_fu_877_p4 = ap_const_lv2_2) else "0";
    icmp_ln1055_4_fu_1211_p2 <= "1" when (trunc_ln1055_1_fu_877_p4 = ap_const_lv2_1) else "0";
    icmp_ln1055_5_fu_1225_p2 <= "1" when (trunc_ln1055_1_fu_877_p4 = ap_const_lv2_0) else "0";
    icmp_ln1055_fu_891_p2 <= "1" when (trunc_ln1055_fu_887_p1 = ap_const_lv2_0) else "0";
    icmp_ln36_fu_2079_p2 <= "1" when (phi_ln36_reg_558 = ap_const_lv4_F) else "0";
    icmp_ln45_fu_2245_p2 <= "1" when (i_0_reg_569 = ap_const_lv5_10) else "0";
    icmp_ln46_fu_2257_p2 <= "1" when (j_0_reg_581 = ap_const_lv4_8) else "0";
    icmp_ln56_fu_2323_p2 <= "1" when (i_1_reg_592 = ap_const_lv4_8) else "0";
    icmp_ln57_fu_2361_p2 <= "1" when (j_1_reg_603 = ap_const_lv5_10) else "0";
    icmp_ln71_fu_2542_p2 <= "1" when (i_2_reg_614 = ap_const_lv5_10) else "0";

    in_stream_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state4, icmp_ln46_fu_2257_p2, ap_CS_fsm_state6, icmp_ln57_fu_2361_p2, in_stream_TVALID_int)
    begin
        if ((((icmp_ln57_fu_2361_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((icmp_ln46_fu_2257_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            in_stream_TDATA_blk_n <= in_stream_TVALID_int;
        else 
            in_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_stream_TREADY_assign_proc : process(in_stream_TVALID, regslice_both_in_stream_V_data_V_U_ack_in)
    begin
        if (((in_stream_TVALID = ap_const_logic_1) and (regslice_both_in_stream_V_data_V_U_ack_in = ap_const_logic_1))) then 
            in_stream_TREADY <= ap_const_logic_1;
        else 
            in_stream_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    in_stream_TREADY_int_assign_proc : process(ap_CS_fsm_state4, icmp_ln46_fu_2257_p2, ap_CS_fsm_state6, icmp_ln57_fu_2361_p2, in_stream_TVALID_int)
    begin
        if (((not(((icmp_ln57_fu_2361_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln57_fu_2361_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or (not(((icmp_ln46_fu_2257_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln46_fu_2257_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            in_stream_TREADY_int <= ap_const_logic_1;
        else 
            in_stream_TREADY_int <= ap_const_logic_0;
        end if; 
    end process;

    j_2_fu_2367_p2 <= std_logic_vector(unsigned(j_1_reg_603) + unsigned(ap_const_lv5_1));
    j_fu_2263_p2 <= std_logic_vector(unsigned(j_0_reg_581) + unsigned(ap_const_lv4_1));
    lshr_ln_fu_2339_p4 <= i_1_reg_592(3 downto 2);
    mulOut_M_imag_0_0143210_fu_1591_p3 <= 
        mulOut_M_imag_0_0143208_fu_256 when (icmp_ln1055_2_fu_919_p2(0) = '1') else 
        select_ln1056_6_fu_1583_p3;
    mulOut_M_imag_0_1144213_fu_1607_p3 <= 
        mulOut_M_imag_0_1144211_fu_260 when (icmp_ln1055_2_fu_919_p2(0) = '1') else 
        select_ln1056_7_fu_1599_p3;
    mulOut_M_imag_0_2145216_fu_1615_p3 <= 
        ap_const_lv32_0 when (icmp_ln1055_2_fu_919_p2(0) = '1') else 
        mulOut_M_imag_0_2145214_fu_264;
    mulOut_M_imag_0_3146219_fu_1639_p3 <= 
        mulOut_M_imag_0_3146217_fu_268 when (icmp_ln1055_2_fu_919_p2(0) = '1') else 
        select_ln1056_9_fu_1631_p3;
    mulOut_M_imag_1_0147221_fu_1663_p3 <= 
        mulOut_M_imag_1_0147222_fu_272 when (icmp_ln1055_2_fu_919_p2(0) = '1') else 
        select_ln1056_11_fu_1655_p3;
    mulOut_M_imag_1_1148224_fu_1679_p3 <= 
        mulOut_M_imag_1_1148225_fu_276 when (icmp_ln1055_2_fu_919_p2(0) = '1') else 
        select_ln1056_12_fu_1671_p3;
    mulOut_M_imag_1_2149227_fu_1687_p3 <= 
        ap_const_lv32_0 when (icmp_ln1055_2_fu_919_p2(0) = '1') else 
        mulOut_M_imag_1_2149228_fu_280;
    mulOut_M_imag_1_3150230_fu_1711_p3 <= 
        mulOut_M_imag_1_3150231_fu_284 when (icmp_ln1055_2_fu_919_p2(0) = '1') else 
        select_ln1056_14_fu_1703_p3;
    mulOut_M_imag_2_0151233_fu_1735_p3 <= 
        mulOut_M_imag_2_0151234_fu_288 when (icmp_ln1055_2_fu_919_p2(0) = '1') else 
        select_ln1056_16_fu_1727_p3;
    mulOut_M_imag_2_1152236_fu_1751_p3 <= 
        mulOut_M_imag_2_1152237_fu_292 when (icmp_ln1055_2_fu_919_p2(0) = '1') else 
        select_ln1056_17_fu_1743_p3;
    mulOut_M_imag_2_2153239_fu_1759_p3 <= 
        ap_const_lv32_0 when (icmp_ln1055_2_fu_919_p2(0) = '1') else 
        mulOut_M_imag_2_2153240_fu_296;
    mulOut_M_imag_2_3154242_fu_1783_p3 <= 
        mulOut_M_imag_2_3154243_fu_300 when (icmp_ln1055_2_fu_919_p2(0) = '1') else 
        select_ln1056_19_fu_1775_p3;
    mulOut_M_imag_3_0155245_fu_1519_p3 <= 
        mulOut_M_imag_3_0155246_fu_304 when (icmp_ln1055_2_fu_919_p2(0) = '1') else 
        select_ln1056_1_fu_1511_p3;
    mulOut_M_imag_3_1156248_fu_1535_p3 <= 
        mulOut_M_imag_3_1156249_fu_308 when (icmp_ln1055_2_fu_919_p2(0) = '1') else 
        select_ln1056_2_fu_1527_p3;
    mulOut_M_imag_3_2157251_fu_1543_p3 <= 
        ap_const_lv32_0 when (icmp_ln1055_2_fu_919_p2(0) = '1') else 
        mulOut_M_imag_3_2157252_fu_312;
    mulOut_M_imag_3_3158254_fu_1567_p3 <= 
        mulOut_M_imag_3_3158255_fu_316 when (icmp_ln1055_2_fu_919_p2(0) = '1') else 
        select_ln1056_4_fu_1559_p3;
    mulOut_M_real_0_0127162_fu_997_p3 <= 
        mulOut_M_real_0_0127160_fu_192 when (icmp_ln1055_2_fu_919_p2(0) = '1') else 
        select_ln1055_6_fu_989_p3;
    mulOut_M_real_0_1128165_fu_1013_p3 <= 
        mulOut_M_real_0_1128163_fu_196 when (icmp_ln1055_2_fu_919_p2(0) = '1') else 
        select_ln1055_7_fu_1005_p3;
    mulOut_M_real_0_2129168_fu_1021_p3 <= 
        ap_const_lv32_0 when (icmp_ln1055_2_fu_919_p2(0) = '1') else 
        mulOut_M_real_0_2129166_fu_200;
    mulOut_M_real_0_3130171_fu_1045_p3 <= 
        mulOut_M_real_0_3130169_fu_204 when (icmp_ln1055_2_fu_919_p2(0) = '1') else 
        select_ln1055_9_fu_1037_p3;
    mulOut_M_real_1_0131173_fu_1069_p3 <= 
        mulOut_M_real_1_0131174_fu_208 when (icmp_ln1055_2_fu_919_p2(0) = '1') else 
        select_ln1055_11_fu_1061_p3;
    mulOut_M_real_1_1132176_fu_1085_p3 <= 
        mulOut_M_real_1_1132177_fu_212 when (icmp_ln1055_2_fu_919_p2(0) = '1') else 
        select_ln1055_12_fu_1077_p3;
    mulOut_M_real_1_2133179_fu_1093_p3 <= 
        ap_const_lv32_0 when (icmp_ln1055_2_fu_919_p2(0) = '1') else 
        mulOut_M_real_1_2133180_fu_216;
    mulOut_M_real_1_3134182_fu_1117_p3 <= 
        mulOut_M_real_1_3134183_fu_220 when (icmp_ln1055_2_fu_919_p2(0) = '1') else 
        select_ln1055_14_fu_1109_p3;
    mulOut_M_real_2_0135185_fu_1141_p3 <= 
        mulOut_M_real_2_0135186_fu_224 when (icmp_ln1055_2_fu_919_p2(0) = '1') else 
        select_ln1055_16_fu_1133_p3;
    mulOut_M_real_2_1136188_fu_1157_p3 <= 
        mulOut_M_real_2_1136189_fu_228 when (icmp_ln1055_2_fu_919_p2(0) = '1') else 
        select_ln1055_17_fu_1149_p3;
    mulOut_M_real_2_2137191_fu_1165_p3 <= 
        ap_const_lv32_0 when (icmp_ln1055_2_fu_919_p2(0) = '1') else 
        mulOut_M_real_2_2137192_fu_232;
    mulOut_M_real_2_3138194_fu_1189_p3 <= 
        mulOut_M_real_2_3138195_fu_236 when (icmp_ln1055_2_fu_919_p2(0) = '1') else 
        select_ln1055_19_fu_1181_p3;
    mulOut_M_real_3_0139197_fu_925_p3 <= 
        mulOut_M_real_3_0139198_fu_240 when (icmp_ln1055_2_fu_919_p2(0) = '1') else 
        select_ln1055_1_fu_911_p3;
    mulOut_M_real_3_1140200_fu_941_p3 <= 
        mulOut_M_real_3_1140201_fu_244 when (icmp_ln1055_2_fu_919_p2(0) = '1') else 
        select_ln1055_2_fu_933_p3;
    mulOut_M_real_3_2141203_fu_949_p3 <= 
        ap_const_lv32_0 when (icmp_ln1055_2_fu_919_p2(0) = '1') else 
        mulOut_M_real_3_2141204_fu_248;
    mulOut_M_real_3_3142206_fu_973_p3 <= 
        mulOut_M_real_3_3142207_fu_252 when (icmp_ln1055_2_fu_919_p2(0) = '1') else 
        select_ln1055_4_fu_965_p3;

    out_stream_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln71_reg_3191, ap_enable_reg_pp0_iter2, icmp_ln71_reg_3191_pp0_iter1_reg, out_stream_TREADY_int)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln71_reg_3191_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln71_reg_3191 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            out_stream_TDATA_blk_n <= out_stream_TREADY_int;
        else 
            out_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_stream_TDATA_int <= (bitcast_ln74_fu_2612_p1 & bitcast_ln77_fu_2615_p1);
    out_stream_TVALID <= regslice_both_out_stream_V_data_V_U_vld_out;

    out_stream_TVALID_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln71_reg_3191, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln71_reg_3191 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_stream_TVALID_int <= ap_const_logic_1;
        else 
            out_stream_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_0_address0_assign_proc : process(ap_CS_fsm_state4, grp_DopplerDelay_fu_709_rxmat_M_imag_2_address0, ap_CS_fsm_state7, zext_ln49_fu_2291_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rxmat_M_imag_0_address0 <= zext_ln49_fu_2291_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_imag_0_address0 <= grp_DopplerDelay_fu_709_rxmat_M_imag_2_address0;
        else 
            rxmat_M_imag_0_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_imag_0_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln46_fu_2257_p2, grp_DopplerDelay_fu_709_rxmat_M_imag_2_ce0, ap_CS_fsm_state7, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln46_fu_2257_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            rxmat_M_imag_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_imag_0_ce0 <= grp_DopplerDelay_fu_709_rxmat_M_imag_2_ce0;
        else 
            rxmat_M_imag_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_0_ce1_assign_proc : process(grp_DopplerDelay_fu_709_rxmat_M_imag_2_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_imag_0_ce1 <= grp_DopplerDelay_fu_709_rxmat_M_imag_2_ce1;
        else 
            rxmat_M_imag_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_0_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln46_fu_2257_p2, trunc_ln49_1_fu_2269_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln46_fu_2257_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln46_fu_2257_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4) and (trunc_ln49_1_fu_2269_p4 = ap_const_lv3_0))) then 
            rxmat_M_imag_0_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_1_address0_assign_proc : process(ap_CS_fsm_state4, grp_DopplerDelay_fu_709_rxmat_M_imag_24_address0, ap_CS_fsm_state7, zext_ln49_fu_2291_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rxmat_M_imag_1_address0 <= zext_ln49_fu_2291_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_imag_1_address0 <= grp_DopplerDelay_fu_709_rxmat_M_imag_24_address0;
        else 
            rxmat_M_imag_1_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_imag_1_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln46_fu_2257_p2, grp_DopplerDelay_fu_709_rxmat_M_imag_24_ce0, ap_CS_fsm_state7, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln46_fu_2257_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            rxmat_M_imag_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_imag_1_ce0 <= grp_DopplerDelay_fu_709_rxmat_M_imag_24_ce0;
        else 
            rxmat_M_imag_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_1_ce1_assign_proc : process(grp_DopplerDelay_fu_709_rxmat_M_imag_24_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_imag_1_ce1 <= grp_DopplerDelay_fu_709_rxmat_M_imag_24_ce1;
        else 
            rxmat_M_imag_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_1_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln46_fu_2257_p2, trunc_ln49_1_fu_2269_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln46_fu_2257_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln46_fu_2257_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4) and (trunc_ln49_1_fu_2269_p4 = ap_const_lv3_1))) then 
            rxmat_M_imag_1_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_2_address0_assign_proc : process(ap_CS_fsm_state4, grp_DopplerDelay_fu_709_rxmat_M_imag_25_address0, ap_CS_fsm_state7, zext_ln49_fu_2291_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rxmat_M_imag_2_address0 <= zext_ln49_fu_2291_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_imag_2_address0 <= grp_DopplerDelay_fu_709_rxmat_M_imag_25_address0;
        else 
            rxmat_M_imag_2_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_imag_2_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln46_fu_2257_p2, grp_DopplerDelay_fu_709_rxmat_M_imag_25_ce0, ap_CS_fsm_state7, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln46_fu_2257_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            rxmat_M_imag_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_imag_2_ce0 <= grp_DopplerDelay_fu_709_rxmat_M_imag_25_ce0;
        else 
            rxmat_M_imag_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_2_ce1_assign_proc : process(grp_DopplerDelay_fu_709_rxmat_M_imag_25_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_imag_2_ce1 <= grp_DopplerDelay_fu_709_rxmat_M_imag_25_ce1;
        else 
            rxmat_M_imag_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_2_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln46_fu_2257_p2, trunc_ln49_1_fu_2269_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln46_fu_2257_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln46_fu_2257_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4) and (trunc_ln49_1_fu_2269_p4 = ap_const_lv3_2))) then 
            rxmat_M_imag_2_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_3_address0_assign_proc : process(ap_CS_fsm_state4, grp_DopplerDelay_fu_709_rxmat_M_imag_26_address0, ap_CS_fsm_state7, zext_ln49_fu_2291_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rxmat_M_imag_3_address0 <= zext_ln49_fu_2291_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_imag_3_address0 <= grp_DopplerDelay_fu_709_rxmat_M_imag_26_address0;
        else 
            rxmat_M_imag_3_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_imag_3_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln46_fu_2257_p2, grp_DopplerDelay_fu_709_rxmat_M_imag_26_ce0, ap_CS_fsm_state7, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln46_fu_2257_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            rxmat_M_imag_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_imag_3_ce0 <= grp_DopplerDelay_fu_709_rxmat_M_imag_26_ce0;
        else 
            rxmat_M_imag_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_3_ce1_assign_proc : process(grp_DopplerDelay_fu_709_rxmat_M_imag_26_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_imag_3_ce1 <= grp_DopplerDelay_fu_709_rxmat_M_imag_26_ce1;
        else 
            rxmat_M_imag_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_3_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln46_fu_2257_p2, trunc_ln49_1_fu_2269_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln46_fu_2257_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and not((trunc_ln49_1_fu_2269_p4 = ap_const_lv3_0)) and not((trunc_ln49_1_fu_2269_p4 = ap_const_lv3_1)) and not((trunc_ln49_1_fu_2269_p4 = ap_const_lv3_2)) and (icmp_ln46_fu_2257_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            rxmat_M_imag_3_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_0_address0_assign_proc : process(ap_CS_fsm_state4, grp_DopplerDelay_fu_709_rxmat_M_real_2_address0, ap_CS_fsm_state7, zext_ln49_fu_2291_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rxmat_M_real_0_address0 <= zext_ln49_fu_2291_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_0_address0 <= grp_DopplerDelay_fu_709_rxmat_M_real_2_address0;
        else 
            rxmat_M_real_0_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_real_0_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln46_fu_2257_p2, grp_DopplerDelay_fu_709_rxmat_M_real_2_ce0, ap_CS_fsm_state7, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln46_fu_2257_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            rxmat_M_real_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_0_ce0 <= grp_DopplerDelay_fu_709_rxmat_M_real_2_ce0;
        else 
            rxmat_M_real_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_0_ce1_assign_proc : process(grp_DopplerDelay_fu_709_rxmat_M_real_2_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_0_ce1 <= grp_DopplerDelay_fu_709_rxmat_M_real_2_ce1;
        else 
            rxmat_M_real_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_0_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln46_fu_2257_p2, trunc_ln49_1_fu_2269_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln46_fu_2257_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln46_fu_2257_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4) and (trunc_ln49_1_fu_2269_p4 = ap_const_lv3_0))) then 
            rxmat_M_real_0_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_1_address0_assign_proc : process(ap_CS_fsm_state4, grp_DopplerDelay_fu_709_rxmat_M_real_21_address0, ap_CS_fsm_state7, zext_ln49_fu_2291_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rxmat_M_real_1_address0 <= zext_ln49_fu_2291_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_1_address0 <= grp_DopplerDelay_fu_709_rxmat_M_real_21_address0;
        else 
            rxmat_M_real_1_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_real_1_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln46_fu_2257_p2, grp_DopplerDelay_fu_709_rxmat_M_real_21_ce0, ap_CS_fsm_state7, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln46_fu_2257_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            rxmat_M_real_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_1_ce0 <= grp_DopplerDelay_fu_709_rxmat_M_real_21_ce0;
        else 
            rxmat_M_real_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_1_ce1_assign_proc : process(grp_DopplerDelay_fu_709_rxmat_M_real_21_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_1_ce1 <= grp_DopplerDelay_fu_709_rxmat_M_real_21_ce1;
        else 
            rxmat_M_real_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_1_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln46_fu_2257_p2, trunc_ln49_1_fu_2269_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln46_fu_2257_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln46_fu_2257_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4) and (trunc_ln49_1_fu_2269_p4 = ap_const_lv3_1))) then 
            rxmat_M_real_1_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_2_address0_assign_proc : process(ap_CS_fsm_state4, grp_DopplerDelay_fu_709_rxmat_M_real_22_address0, ap_CS_fsm_state7, zext_ln49_fu_2291_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rxmat_M_real_2_address0 <= zext_ln49_fu_2291_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_2_address0 <= grp_DopplerDelay_fu_709_rxmat_M_real_22_address0;
        else 
            rxmat_M_real_2_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_real_2_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln46_fu_2257_p2, grp_DopplerDelay_fu_709_rxmat_M_real_22_ce0, ap_CS_fsm_state7, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln46_fu_2257_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            rxmat_M_real_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_2_ce0 <= grp_DopplerDelay_fu_709_rxmat_M_real_22_ce0;
        else 
            rxmat_M_real_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_2_ce1_assign_proc : process(grp_DopplerDelay_fu_709_rxmat_M_real_22_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_2_ce1 <= grp_DopplerDelay_fu_709_rxmat_M_real_22_ce1;
        else 
            rxmat_M_real_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_2_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln46_fu_2257_p2, trunc_ln49_1_fu_2269_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln46_fu_2257_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (icmp_ln46_fu_2257_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4) and (trunc_ln49_1_fu_2269_p4 = ap_const_lv3_2))) then 
            rxmat_M_real_2_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_3_address0_assign_proc : process(ap_CS_fsm_state4, grp_DopplerDelay_fu_709_rxmat_M_real_23_address0, ap_CS_fsm_state7, zext_ln49_fu_2291_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rxmat_M_real_3_address0 <= zext_ln49_fu_2291_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_3_address0 <= grp_DopplerDelay_fu_709_rxmat_M_real_23_address0;
        else 
            rxmat_M_real_3_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_real_3_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln46_fu_2257_p2, grp_DopplerDelay_fu_709_rxmat_M_real_23_ce0, ap_CS_fsm_state7, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln46_fu_2257_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            rxmat_M_real_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_3_ce0 <= grp_DopplerDelay_fu_709_rxmat_M_real_23_ce0;
        else 
            rxmat_M_real_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_3_ce1_assign_proc : process(grp_DopplerDelay_fu_709_rxmat_M_real_23_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_3_ce1 <= grp_DopplerDelay_fu_709_rxmat_M_real_23_ce1;
        else 
            rxmat_M_real_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_3_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln46_fu_2257_p2, trunc_ln49_1_fu_2269_p4, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln46_fu_2257_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and not((trunc_ln49_1_fu_2269_p4 = ap_const_lv3_0)) and not((trunc_ln49_1_fu_2269_p4 = ap_const_lv3_1)) and not((trunc_ln49_1_fu_2269_p4 = ap_const_lv3_2)) and (icmp_ln46_fu_2257_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            rxmat_M_real_3_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_delay_M_imag_1_address0_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_A_M_imag_1_address0, grp_DopplerDelay_fu_709_rxmat_delay_M_imag_1_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_imag_1_address0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_imag_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            rxmat_delay_M_imag_1_address0 <= grp_DiagMatMul_fu_625_A_M_imag_1_address0;
        else 
            rxmat_delay_M_imag_1_address0 <= "XXXX";
        end if; 
    end process;


    rxmat_delay_M_imag_1_ce0_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_A_M_imag_1_ce0, grp_DopplerDelay_fu_709_rxmat_delay_M_imag_1_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_imag_1_ce0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_imag_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            rxmat_delay_M_imag_1_ce0 <= grp_DiagMatMul_fu_625_A_M_imag_1_ce0;
        else 
            rxmat_delay_M_imag_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_delay_M_imag_1_we0_assign_proc : process(grp_DopplerDelay_fu_709_rxmat_delay_M_imag_1_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_imag_1_we0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_imag_1_we0;
        else 
            rxmat_delay_M_imag_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_delay_M_imag_2_address0_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_A_M_imag_2_address0, grp_DopplerDelay_fu_709_rxmat_delay_M_imag_2_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_imag_2_address0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_imag_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            rxmat_delay_M_imag_2_address0 <= grp_DiagMatMul_fu_625_A_M_imag_2_address0;
        else 
            rxmat_delay_M_imag_2_address0 <= "XXXX";
        end if; 
    end process;


    rxmat_delay_M_imag_2_ce0_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_A_M_imag_2_ce0, grp_DopplerDelay_fu_709_rxmat_delay_M_imag_2_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_imag_2_ce0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_imag_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            rxmat_delay_M_imag_2_ce0 <= grp_DiagMatMul_fu_625_A_M_imag_2_ce0;
        else 
            rxmat_delay_M_imag_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_delay_M_imag_2_we0_assign_proc : process(grp_DopplerDelay_fu_709_rxmat_delay_M_imag_2_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_imag_2_we0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_imag_2_we0;
        else 
            rxmat_delay_M_imag_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_delay_M_imag_3_address0_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_A_M_imag_3_address0, grp_DopplerDelay_fu_709_rxmat_delay_M_imag_3_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_imag_3_address0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_imag_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            rxmat_delay_M_imag_3_address0 <= grp_DiagMatMul_fu_625_A_M_imag_3_address0;
        else 
            rxmat_delay_M_imag_3_address0 <= "XXXX";
        end if; 
    end process;


    rxmat_delay_M_imag_3_ce0_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_A_M_imag_3_ce0, grp_DopplerDelay_fu_709_rxmat_delay_M_imag_3_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_imag_3_ce0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_imag_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            rxmat_delay_M_imag_3_ce0 <= grp_DiagMatMul_fu_625_A_M_imag_3_ce0;
        else 
            rxmat_delay_M_imag_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_delay_M_imag_3_we0_assign_proc : process(grp_DopplerDelay_fu_709_rxmat_delay_M_imag_3_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_imag_3_we0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_imag_3_we0;
        else 
            rxmat_delay_M_imag_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_delay_M_imag_4_address0_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_A_M_imag_4_address0, grp_DopplerDelay_fu_709_rxmat_delay_M_imag_4_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_imag_4_address0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_imag_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            rxmat_delay_M_imag_4_address0 <= grp_DiagMatMul_fu_625_A_M_imag_4_address0;
        else 
            rxmat_delay_M_imag_4_address0 <= "XXXX";
        end if; 
    end process;


    rxmat_delay_M_imag_4_ce0_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_A_M_imag_4_ce0, grp_DopplerDelay_fu_709_rxmat_delay_M_imag_4_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_imag_4_ce0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_imag_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            rxmat_delay_M_imag_4_ce0 <= grp_DiagMatMul_fu_625_A_M_imag_4_ce0;
        else 
            rxmat_delay_M_imag_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_delay_M_imag_4_we0_assign_proc : process(grp_DopplerDelay_fu_709_rxmat_delay_M_imag_4_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_imag_4_we0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_imag_4_we0;
        else 
            rxmat_delay_M_imag_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_delay_M_imag_5_address0_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_A_M_imag_5_address0, grp_DopplerDelay_fu_709_rxmat_delay_M_imag_5_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_imag_5_address0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_imag_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            rxmat_delay_M_imag_5_address0 <= grp_DiagMatMul_fu_625_A_M_imag_5_address0;
        else 
            rxmat_delay_M_imag_5_address0 <= "XXXX";
        end if; 
    end process;


    rxmat_delay_M_imag_5_ce0_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_A_M_imag_5_ce0, grp_DopplerDelay_fu_709_rxmat_delay_M_imag_5_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_imag_5_ce0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_imag_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            rxmat_delay_M_imag_5_ce0 <= grp_DiagMatMul_fu_625_A_M_imag_5_ce0;
        else 
            rxmat_delay_M_imag_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_delay_M_imag_5_we0_assign_proc : process(grp_DopplerDelay_fu_709_rxmat_delay_M_imag_5_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_imag_5_we0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_imag_5_we0;
        else 
            rxmat_delay_M_imag_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_delay_M_imag_6_address0_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_A_M_imag_6_address0, grp_DopplerDelay_fu_709_rxmat_delay_M_imag_6_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_imag_6_address0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_imag_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            rxmat_delay_M_imag_6_address0 <= grp_DiagMatMul_fu_625_A_M_imag_6_address0;
        else 
            rxmat_delay_M_imag_6_address0 <= "XXXX";
        end if; 
    end process;


    rxmat_delay_M_imag_6_ce0_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_A_M_imag_6_ce0, grp_DopplerDelay_fu_709_rxmat_delay_M_imag_6_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_imag_6_ce0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_imag_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            rxmat_delay_M_imag_6_ce0 <= grp_DiagMatMul_fu_625_A_M_imag_6_ce0;
        else 
            rxmat_delay_M_imag_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_delay_M_imag_6_we0_assign_proc : process(grp_DopplerDelay_fu_709_rxmat_delay_M_imag_6_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_imag_6_we0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_imag_6_we0;
        else 
            rxmat_delay_M_imag_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_delay_M_imag_7_address0_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_A_M_imag_7_address0, grp_DopplerDelay_fu_709_rxmat_delay_M_imag_7_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_imag_7_address0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_imag_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            rxmat_delay_M_imag_7_address0 <= grp_DiagMatMul_fu_625_A_M_imag_7_address0;
        else 
            rxmat_delay_M_imag_7_address0 <= "XXXX";
        end if; 
    end process;


    rxmat_delay_M_imag_7_ce0_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_A_M_imag_7_ce0, grp_DopplerDelay_fu_709_rxmat_delay_M_imag_7_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_imag_7_ce0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_imag_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            rxmat_delay_M_imag_7_ce0 <= grp_DiagMatMul_fu_625_A_M_imag_7_ce0;
        else 
            rxmat_delay_M_imag_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_delay_M_imag_7_we0_assign_proc : process(grp_DopplerDelay_fu_709_rxmat_delay_M_imag_7_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_imag_7_we0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_imag_7_we0;
        else 
            rxmat_delay_M_imag_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_delay_M_imag_s_address0_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_A_M_imag_0_address0, grp_DopplerDelay_fu_709_rxmat_delay_M_imag_s_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_imag_s_address0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_imag_s_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            rxmat_delay_M_imag_s_address0 <= grp_DiagMatMul_fu_625_A_M_imag_0_address0;
        else 
            rxmat_delay_M_imag_s_address0 <= "XXXX";
        end if; 
    end process;


    rxmat_delay_M_imag_s_ce0_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_A_M_imag_0_ce0, grp_DopplerDelay_fu_709_rxmat_delay_M_imag_s_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_imag_s_ce0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_imag_s_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            rxmat_delay_M_imag_s_ce0 <= grp_DiagMatMul_fu_625_A_M_imag_0_ce0;
        else 
            rxmat_delay_M_imag_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_delay_M_imag_s_we0_assign_proc : process(grp_DopplerDelay_fu_709_rxmat_delay_M_imag_s_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_imag_s_we0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_imag_s_we0;
        else 
            rxmat_delay_M_imag_s_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_delay_M_real_1_address0_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_A_M_real_1_address0, grp_DopplerDelay_fu_709_rxmat_delay_M_real_1_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_real_1_address0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_real_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            rxmat_delay_M_real_1_address0 <= grp_DiagMatMul_fu_625_A_M_real_1_address0;
        else 
            rxmat_delay_M_real_1_address0 <= "XXXX";
        end if; 
    end process;


    rxmat_delay_M_real_1_ce0_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_A_M_real_1_ce0, grp_DopplerDelay_fu_709_rxmat_delay_M_real_1_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_real_1_ce0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_real_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            rxmat_delay_M_real_1_ce0 <= grp_DiagMatMul_fu_625_A_M_real_1_ce0;
        else 
            rxmat_delay_M_real_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_delay_M_real_1_we0_assign_proc : process(grp_DopplerDelay_fu_709_rxmat_delay_M_real_1_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_real_1_we0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_real_1_we0;
        else 
            rxmat_delay_M_real_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_delay_M_real_2_address0_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_A_M_real_2_address0, grp_DopplerDelay_fu_709_rxmat_delay_M_real_2_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_real_2_address0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_real_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            rxmat_delay_M_real_2_address0 <= grp_DiagMatMul_fu_625_A_M_real_2_address0;
        else 
            rxmat_delay_M_real_2_address0 <= "XXXX";
        end if; 
    end process;


    rxmat_delay_M_real_2_ce0_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_A_M_real_2_ce0, grp_DopplerDelay_fu_709_rxmat_delay_M_real_2_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_real_2_ce0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_real_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            rxmat_delay_M_real_2_ce0 <= grp_DiagMatMul_fu_625_A_M_real_2_ce0;
        else 
            rxmat_delay_M_real_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_delay_M_real_2_we0_assign_proc : process(grp_DopplerDelay_fu_709_rxmat_delay_M_real_2_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_real_2_we0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_real_2_we0;
        else 
            rxmat_delay_M_real_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_delay_M_real_3_address0_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_A_M_real_3_address0, grp_DopplerDelay_fu_709_rxmat_delay_M_real_3_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_real_3_address0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_real_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            rxmat_delay_M_real_3_address0 <= grp_DiagMatMul_fu_625_A_M_real_3_address0;
        else 
            rxmat_delay_M_real_3_address0 <= "XXXX";
        end if; 
    end process;


    rxmat_delay_M_real_3_ce0_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_A_M_real_3_ce0, grp_DopplerDelay_fu_709_rxmat_delay_M_real_3_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_real_3_ce0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_real_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            rxmat_delay_M_real_3_ce0 <= grp_DiagMatMul_fu_625_A_M_real_3_ce0;
        else 
            rxmat_delay_M_real_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_delay_M_real_3_we0_assign_proc : process(grp_DopplerDelay_fu_709_rxmat_delay_M_real_3_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_real_3_we0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_real_3_we0;
        else 
            rxmat_delay_M_real_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_delay_M_real_4_address0_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_A_M_real_4_address0, grp_DopplerDelay_fu_709_rxmat_delay_M_real_4_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_real_4_address0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_real_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            rxmat_delay_M_real_4_address0 <= grp_DiagMatMul_fu_625_A_M_real_4_address0;
        else 
            rxmat_delay_M_real_4_address0 <= "XXXX";
        end if; 
    end process;


    rxmat_delay_M_real_4_ce0_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_A_M_real_4_ce0, grp_DopplerDelay_fu_709_rxmat_delay_M_real_4_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_real_4_ce0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_real_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            rxmat_delay_M_real_4_ce0 <= grp_DiagMatMul_fu_625_A_M_real_4_ce0;
        else 
            rxmat_delay_M_real_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_delay_M_real_4_we0_assign_proc : process(grp_DopplerDelay_fu_709_rxmat_delay_M_real_4_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_real_4_we0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_real_4_we0;
        else 
            rxmat_delay_M_real_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_delay_M_real_5_address0_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_A_M_real_5_address0, grp_DopplerDelay_fu_709_rxmat_delay_M_real_5_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_real_5_address0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_real_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            rxmat_delay_M_real_5_address0 <= grp_DiagMatMul_fu_625_A_M_real_5_address0;
        else 
            rxmat_delay_M_real_5_address0 <= "XXXX";
        end if; 
    end process;


    rxmat_delay_M_real_5_ce0_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_A_M_real_5_ce0, grp_DopplerDelay_fu_709_rxmat_delay_M_real_5_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_real_5_ce0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_real_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            rxmat_delay_M_real_5_ce0 <= grp_DiagMatMul_fu_625_A_M_real_5_ce0;
        else 
            rxmat_delay_M_real_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_delay_M_real_5_we0_assign_proc : process(grp_DopplerDelay_fu_709_rxmat_delay_M_real_5_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_real_5_we0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_real_5_we0;
        else 
            rxmat_delay_M_real_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_delay_M_real_6_address0_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_A_M_real_6_address0, grp_DopplerDelay_fu_709_rxmat_delay_M_real_6_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_real_6_address0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_real_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            rxmat_delay_M_real_6_address0 <= grp_DiagMatMul_fu_625_A_M_real_6_address0;
        else 
            rxmat_delay_M_real_6_address0 <= "XXXX";
        end if; 
    end process;


    rxmat_delay_M_real_6_ce0_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_A_M_real_6_ce0, grp_DopplerDelay_fu_709_rxmat_delay_M_real_6_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_real_6_ce0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_real_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            rxmat_delay_M_real_6_ce0 <= grp_DiagMatMul_fu_625_A_M_real_6_ce0;
        else 
            rxmat_delay_M_real_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_delay_M_real_6_we0_assign_proc : process(grp_DopplerDelay_fu_709_rxmat_delay_M_real_6_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_real_6_we0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_real_6_we0;
        else 
            rxmat_delay_M_real_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_delay_M_real_7_address0_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_A_M_real_7_address0, grp_DopplerDelay_fu_709_rxmat_delay_M_real_7_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_real_7_address0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_real_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            rxmat_delay_M_real_7_address0 <= grp_DiagMatMul_fu_625_A_M_real_7_address0;
        else 
            rxmat_delay_M_real_7_address0 <= "XXXX";
        end if; 
    end process;


    rxmat_delay_M_real_7_ce0_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_A_M_real_7_ce0, grp_DopplerDelay_fu_709_rxmat_delay_M_real_7_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_real_7_ce0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_real_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            rxmat_delay_M_real_7_ce0 <= grp_DiagMatMul_fu_625_A_M_real_7_ce0;
        else 
            rxmat_delay_M_real_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_delay_M_real_7_we0_assign_proc : process(grp_DopplerDelay_fu_709_rxmat_delay_M_real_7_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_real_7_we0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_real_7_we0;
        else 
            rxmat_delay_M_real_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_delay_M_real_s_address0_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_A_M_real_0_address0, grp_DopplerDelay_fu_709_rxmat_delay_M_real_s_address0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_real_s_address0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_real_s_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            rxmat_delay_M_real_s_address0 <= grp_DiagMatMul_fu_625_A_M_real_0_address0;
        else 
            rxmat_delay_M_real_s_address0 <= "XXXX";
        end if; 
    end process;


    rxmat_delay_M_real_s_ce0_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_A_M_real_0_ce0, grp_DopplerDelay_fu_709_rxmat_delay_M_real_s_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_real_s_ce0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_real_s_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            rxmat_delay_M_real_s_ce0 <= grp_DiagMatMul_fu_625_A_M_real_0_ce0;
        else 
            rxmat_delay_M_real_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_delay_M_real_s_we0_assign_proc : process(grp_DopplerDelay_fu_709_rxmat_delay_M_real_s_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_delay_M_real_s_we0 <= grp_DopplerDelay_fu_709_rxmat_delay_M_real_s_we0;
        else 
            rxmat_delay_M_real_s_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln1055_10_fu_1053_p3 <= 
        ap_const_lv32_0 when (icmp_ln1055_fu_891_p2(0) = '1') else 
        mulOut_M_real_1_0131174_fu_208;
    select_ln1055_11_fu_1061_p3 <= 
        mulOut_M_real_1_0131174_fu_208 when (icmp_ln1055_1_fu_905_p2(0) = '1') else 
        select_ln1055_10_fu_1053_p3;
    select_ln1055_12_fu_1077_p3 <= 
        ap_const_lv32_0 when (icmp_ln1055_1_fu_905_p2(0) = '1') else 
        mulOut_M_real_1_1132177_fu_212;
    select_ln1055_13_fu_1101_p3 <= 
        mulOut_M_real_1_3134183_fu_220 when (icmp_ln1055_fu_891_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln1055_14_fu_1109_p3 <= 
        mulOut_M_real_1_3134183_fu_220 when (icmp_ln1055_1_fu_905_p2(0) = '1') else 
        select_ln1055_13_fu_1101_p3;
    select_ln1055_15_fu_1125_p3 <= 
        ap_const_lv32_0 when (icmp_ln1055_fu_891_p2(0) = '1') else 
        mulOut_M_real_2_0135186_fu_224;
    select_ln1055_16_fu_1133_p3 <= 
        mulOut_M_real_2_0135186_fu_224 when (icmp_ln1055_1_fu_905_p2(0) = '1') else 
        select_ln1055_15_fu_1125_p3;
    select_ln1055_17_fu_1149_p3 <= 
        ap_const_lv32_0 when (icmp_ln1055_1_fu_905_p2(0) = '1') else 
        mulOut_M_real_2_1136189_fu_228;
    select_ln1055_18_fu_1173_p3 <= 
        mulOut_M_real_2_3138195_fu_236 when (icmp_ln1055_fu_891_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln1055_19_fu_1181_p3 <= 
        mulOut_M_real_2_3138195_fu_236 when (icmp_ln1055_1_fu_905_p2(0) = '1') else 
        select_ln1055_18_fu_1173_p3;
    select_ln1055_1_fu_911_p3 <= 
        mulOut_M_real_3_0139198_fu_240 when (icmp_ln1055_1_fu_905_p2(0) = '1') else 
        select_ln1055_fu_897_p3;
    select_ln1055_20_fu_1203_p3 <= 
        mulOut_M_real_3_3142207_fu_252 when (icmp_ln1055_3_fu_1197_p2(0) = '1') else 
        mulOut_M_real_3_3142206_fu_973_p3;
    select_ln1055_21_fu_1217_p3 <= 
        mulOut_M_real_3_3142207_fu_252 when (icmp_ln1055_4_fu_1211_p2(0) = '1') else 
        select_ln1055_20_fu_1203_p3;
    select_ln1055_22_fu_1231_p3 <= 
        mulOut_M_real_3_3142207_fu_252 when (icmp_ln1055_5_fu_1225_p2(0) = '1') else 
        select_ln1055_21_fu_1217_p3;
    select_ln1055_23_fu_1239_p3 <= 
        mulOut_M_real_3_2141204_fu_248 when (icmp_ln1055_3_fu_1197_p2(0) = '1') else 
        mulOut_M_real_3_2141203_fu_949_p3;
    select_ln1055_24_fu_1247_p3 <= 
        mulOut_M_real_3_2141204_fu_248 when (icmp_ln1055_4_fu_1211_p2(0) = '1') else 
        select_ln1055_23_fu_1239_p3;
    select_ln1055_25_fu_1255_p3 <= 
        mulOut_M_real_3_2141204_fu_248 when (icmp_ln1055_5_fu_1225_p2(0) = '1') else 
        select_ln1055_24_fu_1247_p3;
    select_ln1055_26_fu_1263_p3 <= 
        mulOut_M_real_3_1140201_fu_244 when (icmp_ln1055_3_fu_1197_p2(0) = '1') else 
        mulOut_M_real_3_1140200_fu_941_p3;
    select_ln1055_27_fu_1271_p3 <= 
        mulOut_M_real_3_1140201_fu_244 when (icmp_ln1055_4_fu_1211_p2(0) = '1') else 
        select_ln1055_26_fu_1263_p3;
    select_ln1055_28_fu_1279_p3 <= 
        mulOut_M_real_3_1140201_fu_244 when (icmp_ln1055_5_fu_1225_p2(0) = '1') else 
        select_ln1055_27_fu_1271_p3;
    select_ln1055_29_fu_1287_p3 <= 
        mulOut_M_real_3_0139198_fu_240 when (icmp_ln1055_3_fu_1197_p2(0) = '1') else 
        mulOut_M_real_3_0139197_fu_925_p3;
    select_ln1055_2_fu_933_p3 <= 
        ap_const_lv32_0 when (icmp_ln1055_1_fu_905_p2(0) = '1') else 
        mulOut_M_real_3_1140201_fu_244;
    select_ln1055_30_fu_1295_p3 <= 
        mulOut_M_real_3_0139198_fu_240 when (icmp_ln1055_4_fu_1211_p2(0) = '1') else 
        select_ln1055_29_fu_1287_p3;
    select_ln1055_31_fu_1303_p3 <= 
        mulOut_M_real_3_0139198_fu_240 when (icmp_ln1055_5_fu_1225_p2(0) = '1') else 
        select_ln1055_30_fu_1295_p3;
    select_ln1055_32_fu_1311_p3 <= 
        mulOut_M_real_2_3138194_fu_1189_p3 when (icmp_ln1055_3_fu_1197_p2(0) = '1') else 
        mulOut_M_real_2_3138195_fu_236;
    select_ln1055_33_fu_1319_p3 <= 
        mulOut_M_real_2_3138195_fu_236 when (icmp_ln1055_4_fu_1211_p2(0) = '1') else 
        select_ln1055_32_fu_1311_p3;
    select_ln1055_34_fu_1327_p3 <= 
        mulOut_M_real_2_3138195_fu_236 when (icmp_ln1055_5_fu_1225_p2(0) = '1') else 
        select_ln1055_33_fu_1319_p3;
    select_ln1055_35_fu_1335_p3 <= 
        mulOut_M_real_2_2137191_fu_1165_p3 when (icmp_ln1055_3_fu_1197_p2(0) = '1') else 
        mulOut_M_real_2_2137192_fu_232;
    select_ln1055_36_fu_1343_p3 <= 
        mulOut_M_real_2_2137192_fu_232 when (icmp_ln1055_4_fu_1211_p2(0) = '1') else 
        select_ln1055_35_fu_1335_p3;
    select_ln1055_37_fu_1351_p3 <= 
        mulOut_M_real_2_2137192_fu_232 when (icmp_ln1055_5_fu_1225_p2(0) = '1') else 
        select_ln1055_36_fu_1343_p3;
    select_ln1055_38_fu_1359_p3 <= 
        mulOut_M_real_2_1136188_fu_1157_p3 when (icmp_ln1055_3_fu_1197_p2(0) = '1') else 
        mulOut_M_real_2_1136189_fu_228;
    select_ln1055_39_fu_1367_p3 <= 
        mulOut_M_real_2_1136189_fu_228 when (icmp_ln1055_4_fu_1211_p2(0) = '1') else 
        select_ln1055_38_fu_1359_p3;
    select_ln1055_3_fu_957_p3 <= 
        mulOut_M_real_3_3142207_fu_252 when (icmp_ln1055_fu_891_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln1055_40_fu_1375_p3 <= 
        mulOut_M_real_2_1136189_fu_228 when (icmp_ln1055_5_fu_1225_p2(0) = '1') else 
        select_ln1055_39_fu_1367_p3;
    select_ln1055_41_fu_1383_p3 <= 
        mulOut_M_real_2_0135185_fu_1141_p3 when (icmp_ln1055_3_fu_1197_p2(0) = '1') else 
        mulOut_M_real_2_0135186_fu_224;
    select_ln1055_42_fu_1391_p3 <= 
        mulOut_M_real_2_0135186_fu_224 when (icmp_ln1055_4_fu_1211_p2(0) = '1') else 
        select_ln1055_41_fu_1383_p3;
    select_ln1055_43_fu_1399_p3 <= 
        mulOut_M_real_2_0135186_fu_224 when (icmp_ln1055_5_fu_1225_p2(0) = '1') else 
        select_ln1055_42_fu_1391_p3;
    select_ln1055_44_fu_1407_p3 <= 
        mulOut_M_real_1_3134182_fu_1117_p3 when (icmp_ln1055_4_fu_1211_p2(0) = '1') else 
        mulOut_M_real_1_3134183_fu_220;
    select_ln1055_45_fu_1415_p3 <= 
        mulOut_M_real_1_3134183_fu_220 when (icmp_ln1055_5_fu_1225_p2(0) = '1') else 
        select_ln1055_44_fu_1407_p3;
    select_ln1055_46_fu_1423_p3 <= 
        mulOut_M_real_1_2133179_fu_1093_p3 when (icmp_ln1055_4_fu_1211_p2(0) = '1') else 
        mulOut_M_real_1_2133180_fu_216;
    select_ln1055_47_fu_1431_p3 <= 
        mulOut_M_real_1_2133180_fu_216 when (icmp_ln1055_5_fu_1225_p2(0) = '1') else 
        select_ln1055_46_fu_1423_p3;
    select_ln1055_48_fu_1439_p3 <= 
        mulOut_M_real_1_1132176_fu_1085_p3 when (icmp_ln1055_4_fu_1211_p2(0) = '1') else 
        mulOut_M_real_1_1132177_fu_212;
    select_ln1055_49_fu_1447_p3 <= 
        mulOut_M_real_1_1132177_fu_212 when (icmp_ln1055_5_fu_1225_p2(0) = '1') else 
        select_ln1055_48_fu_1439_p3;
    select_ln1055_4_fu_965_p3 <= 
        mulOut_M_real_3_3142207_fu_252 when (icmp_ln1055_1_fu_905_p2(0) = '1') else 
        select_ln1055_3_fu_957_p3;
    select_ln1055_50_fu_1455_p3 <= 
        mulOut_M_real_1_0131173_fu_1069_p3 when (icmp_ln1055_4_fu_1211_p2(0) = '1') else 
        mulOut_M_real_1_0131174_fu_208;
    select_ln1055_51_fu_1463_p3 <= 
        mulOut_M_real_1_0131174_fu_208 when (icmp_ln1055_5_fu_1225_p2(0) = '1') else 
        select_ln1055_50_fu_1455_p3;
    select_ln1055_52_fu_1471_p3 <= 
        mulOut_M_real_0_3130171_fu_1045_p3 when (icmp_ln1055_5_fu_1225_p2(0) = '1') else 
        mulOut_M_real_0_3130169_fu_204;
    select_ln1055_53_fu_1479_p3 <= 
        mulOut_M_real_0_2129168_fu_1021_p3 when (icmp_ln1055_5_fu_1225_p2(0) = '1') else 
        mulOut_M_real_0_2129166_fu_200;
    select_ln1055_54_fu_1487_p3 <= 
        mulOut_M_real_0_1128165_fu_1013_p3 when (icmp_ln1055_5_fu_1225_p2(0) = '1') else 
        mulOut_M_real_0_1128163_fu_196;
    select_ln1055_55_fu_1495_p3 <= 
        mulOut_M_real_0_0127162_fu_997_p3 when (icmp_ln1055_5_fu_1225_p2(0) = '1') else 
        mulOut_M_real_0_0127160_fu_192;
    select_ln1055_5_fu_981_p3 <= 
        ap_const_lv32_0 when (icmp_ln1055_fu_891_p2(0) = '1') else 
        mulOut_M_real_0_0127160_fu_192;
    select_ln1055_6_fu_989_p3 <= 
        mulOut_M_real_0_0127160_fu_192 when (icmp_ln1055_1_fu_905_p2(0) = '1') else 
        select_ln1055_5_fu_981_p3;
    select_ln1055_7_fu_1005_p3 <= 
        ap_const_lv32_0 when (icmp_ln1055_1_fu_905_p2(0) = '1') else 
        mulOut_M_real_0_1128163_fu_196;
    select_ln1055_8_fu_1029_p3 <= 
        mulOut_M_real_0_3130169_fu_204 when (icmp_ln1055_fu_891_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln1055_9_fu_1037_p3 <= 
        mulOut_M_real_0_3130169_fu_204 when (icmp_ln1055_1_fu_905_p2(0) = '1') else 
        select_ln1055_8_fu_1029_p3;
    select_ln1055_fu_897_p3 <= 
        ap_const_lv32_0 when (icmp_ln1055_fu_891_p2(0) = '1') else 
        mulOut_M_real_3_0139198_fu_240;
    select_ln1056_10_fu_1647_p3 <= 
        ap_const_lv32_0 when (icmp_ln1055_fu_891_p2(0) = '1') else 
        mulOut_M_imag_1_0147222_fu_272;
    select_ln1056_11_fu_1655_p3 <= 
        mulOut_M_imag_1_0147222_fu_272 when (icmp_ln1055_1_fu_905_p2(0) = '1') else 
        select_ln1056_10_fu_1647_p3;
    select_ln1056_12_fu_1671_p3 <= 
        ap_const_lv32_0 when (icmp_ln1055_1_fu_905_p2(0) = '1') else 
        mulOut_M_imag_1_1148225_fu_276;
    select_ln1056_13_fu_1695_p3 <= 
        mulOut_M_imag_1_3150231_fu_284 when (icmp_ln1055_fu_891_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln1056_14_fu_1703_p3 <= 
        mulOut_M_imag_1_3150231_fu_284 when (icmp_ln1055_1_fu_905_p2(0) = '1') else 
        select_ln1056_13_fu_1695_p3;
    select_ln1056_15_fu_1719_p3 <= 
        ap_const_lv32_0 when (icmp_ln1055_fu_891_p2(0) = '1') else 
        mulOut_M_imag_2_0151234_fu_288;
    select_ln1056_16_fu_1727_p3 <= 
        mulOut_M_imag_2_0151234_fu_288 when (icmp_ln1055_1_fu_905_p2(0) = '1') else 
        select_ln1056_15_fu_1719_p3;
    select_ln1056_17_fu_1743_p3 <= 
        ap_const_lv32_0 when (icmp_ln1055_1_fu_905_p2(0) = '1') else 
        mulOut_M_imag_2_1152237_fu_292;
    select_ln1056_18_fu_1767_p3 <= 
        mulOut_M_imag_2_3154243_fu_300 when (icmp_ln1055_fu_891_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln1056_19_fu_1775_p3 <= 
        mulOut_M_imag_2_3154243_fu_300 when (icmp_ln1055_1_fu_905_p2(0) = '1') else 
        select_ln1056_18_fu_1767_p3;
    select_ln1056_1_fu_1511_p3 <= 
        mulOut_M_imag_3_0155246_fu_304 when (icmp_ln1055_1_fu_905_p2(0) = '1') else 
        select_ln1056_fu_1503_p3;
    select_ln1056_20_fu_1791_p3 <= 
        mulOut_M_imag_3_3158255_fu_316 when (icmp_ln1055_3_fu_1197_p2(0) = '1') else 
        mulOut_M_imag_3_3158254_fu_1567_p3;
    select_ln1056_21_fu_1799_p3 <= 
        mulOut_M_imag_3_3158255_fu_316 when (icmp_ln1055_4_fu_1211_p2(0) = '1') else 
        select_ln1056_20_fu_1791_p3;
    select_ln1056_22_fu_1807_p3 <= 
        mulOut_M_imag_3_3158255_fu_316 when (icmp_ln1055_5_fu_1225_p2(0) = '1') else 
        select_ln1056_21_fu_1799_p3;
    select_ln1056_23_fu_1815_p3 <= 
        mulOut_M_imag_3_2157252_fu_312 when (icmp_ln1055_3_fu_1197_p2(0) = '1') else 
        mulOut_M_imag_3_2157251_fu_1543_p3;
    select_ln1056_24_fu_1823_p3 <= 
        mulOut_M_imag_3_2157252_fu_312 when (icmp_ln1055_4_fu_1211_p2(0) = '1') else 
        select_ln1056_23_fu_1815_p3;
    select_ln1056_25_fu_1831_p3 <= 
        mulOut_M_imag_3_2157252_fu_312 when (icmp_ln1055_5_fu_1225_p2(0) = '1') else 
        select_ln1056_24_fu_1823_p3;
    select_ln1056_26_fu_1839_p3 <= 
        mulOut_M_imag_3_1156249_fu_308 when (icmp_ln1055_3_fu_1197_p2(0) = '1') else 
        mulOut_M_imag_3_1156248_fu_1535_p3;
    select_ln1056_27_fu_1847_p3 <= 
        mulOut_M_imag_3_1156249_fu_308 when (icmp_ln1055_4_fu_1211_p2(0) = '1') else 
        select_ln1056_26_fu_1839_p3;
    select_ln1056_28_fu_1855_p3 <= 
        mulOut_M_imag_3_1156249_fu_308 when (icmp_ln1055_5_fu_1225_p2(0) = '1') else 
        select_ln1056_27_fu_1847_p3;
    select_ln1056_29_fu_1863_p3 <= 
        mulOut_M_imag_3_0155246_fu_304 when (icmp_ln1055_3_fu_1197_p2(0) = '1') else 
        mulOut_M_imag_3_0155245_fu_1519_p3;
    select_ln1056_2_fu_1527_p3 <= 
        ap_const_lv32_0 when (icmp_ln1055_1_fu_905_p2(0) = '1') else 
        mulOut_M_imag_3_1156249_fu_308;
    select_ln1056_30_fu_1871_p3 <= 
        mulOut_M_imag_3_0155246_fu_304 when (icmp_ln1055_4_fu_1211_p2(0) = '1') else 
        select_ln1056_29_fu_1863_p3;
    select_ln1056_31_fu_1879_p3 <= 
        mulOut_M_imag_3_0155246_fu_304 when (icmp_ln1055_5_fu_1225_p2(0) = '1') else 
        select_ln1056_30_fu_1871_p3;
    select_ln1056_32_fu_1887_p3 <= 
        mulOut_M_imag_2_3154242_fu_1783_p3 when (icmp_ln1055_3_fu_1197_p2(0) = '1') else 
        mulOut_M_imag_2_3154243_fu_300;
    select_ln1056_33_fu_1895_p3 <= 
        mulOut_M_imag_2_3154243_fu_300 when (icmp_ln1055_4_fu_1211_p2(0) = '1') else 
        select_ln1056_32_fu_1887_p3;
    select_ln1056_34_fu_1903_p3 <= 
        mulOut_M_imag_2_3154243_fu_300 when (icmp_ln1055_5_fu_1225_p2(0) = '1') else 
        select_ln1056_33_fu_1895_p3;
    select_ln1056_35_fu_1911_p3 <= 
        mulOut_M_imag_2_2153239_fu_1759_p3 when (icmp_ln1055_3_fu_1197_p2(0) = '1') else 
        mulOut_M_imag_2_2153240_fu_296;
    select_ln1056_36_fu_1919_p3 <= 
        mulOut_M_imag_2_2153240_fu_296 when (icmp_ln1055_4_fu_1211_p2(0) = '1') else 
        select_ln1056_35_fu_1911_p3;
    select_ln1056_37_fu_1927_p3 <= 
        mulOut_M_imag_2_2153240_fu_296 when (icmp_ln1055_5_fu_1225_p2(0) = '1') else 
        select_ln1056_36_fu_1919_p3;
    select_ln1056_38_fu_1935_p3 <= 
        mulOut_M_imag_2_1152236_fu_1751_p3 when (icmp_ln1055_3_fu_1197_p2(0) = '1') else 
        mulOut_M_imag_2_1152237_fu_292;
    select_ln1056_39_fu_1943_p3 <= 
        mulOut_M_imag_2_1152237_fu_292 when (icmp_ln1055_4_fu_1211_p2(0) = '1') else 
        select_ln1056_38_fu_1935_p3;
    select_ln1056_3_fu_1551_p3 <= 
        mulOut_M_imag_3_3158255_fu_316 when (icmp_ln1055_fu_891_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln1056_40_fu_1951_p3 <= 
        mulOut_M_imag_2_1152237_fu_292 when (icmp_ln1055_5_fu_1225_p2(0) = '1') else 
        select_ln1056_39_fu_1943_p3;
    select_ln1056_41_fu_1959_p3 <= 
        mulOut_M_imag_2_0151233_fu_1735_p3 when (icmp_ln1055_3_fu_1197_p2(0) = '1') else 
        mulOut_M_imag_2_0151234_fu_288;
    select_ln1056_42_fu_1967_p3 <= 
        mulOut_M_imag_2_0151234_fu_288 when (icmp_ln1055_4_fu_1211_p2(0) = '1') else 
        select_ln1056_41_fu_1959_p3;
    select_ln1056_43_fu_1975_p3 <= 
        mulOut_M_imag_2_0151234_fu_288 when (icmp_ln1055_5_fu_1225_p2(0) = '1') else 
        select_ln1056_42_fu_1967_p3;
    select_ln1056_44_fu_1983_p3 <= 
        mulOut_M_imag_1_3150230_fu_1711_p3 when (icmp_ln1055_4_fu_1211_p2(0) = '1') else 
        mulOut_M_imag_1_3150231_fu_284;
    select_ln1056_45_fu_1991_p3 <= 
        mulOut_M_imag_1_3150231_fu_284 when (icmp_ln1055_5_fu_1225_p2(0) = '1') else 
        select_ln1056_44_fu_1983_p3;
    select_ln1056_46_fu_1999_p3 <= 
        mulOut_M_imag_1_2149227_fu_1687_p3 when (icmp_ln1055_4_fu_1211_p2(0) = '1') else 
        mulOut_M_imag_1_2149228_fu_280;
    select_ln1056_47_fu_2007_p3 <= 
        mulOut_M_imag_1_2149228_fu_280 when (icmp_ln1055_5_fu_1225_p2(0) = '1') else 
        select_ln1056_46_fu_1999_p3;
    select_ln1056_48_fu_2015_p3 <= 
        mulOut_M_imag_1_1148224_fu_1679_p3 when (icmp_ln1055_4_fu_1211_p2(0) = '1') else 
        mulOut_M_imag_1_1148225_fu_276;
    select_ln1056_49_fu_2023_p3 <= 
        mulOut_M_imag_1_1148225_fu_276 when (icmp_ln1055_5_fu_1225_p2(0) = '1') else 
        select_ln1056_48_fu_2015_p3;
    select_ln1056_4_fu_1559_p3 <= 
        mulOut_M_imag_3_3158255_fu_316 when (icmp_ln1055_1_fu_905_p2(0) = '1') else 
        select_ln1056_3_fu_1551_p3;
    select_ln1056_50_fu_2031_p3 <= 
        mulOut_M_imag_1_0147221_fu_1663_p3 when (icmp_ln1055_4_fu_1211_p2(0) = '1') else 
        mulOut_M_imag_1_0147222_fu_272;
    select_ln1056_51_fu_2039_p3 <= 
        mulOut_M_imag_1_0147222_fu_272 when (icmp_ln1055_5_fu_1225_p2(0) = '1') else 
        select_ln1056_50_fu_2031_p3;
    select_ln1056_52_fu_2047_p3 <= 
        mulOut_M_imag_0_3146219_fu_1639_p3 when (icmp_ln1055_5_fu_1225_p2(0) = '1') else 
        mulOut_M_imag_0_3146217_fu_268;
    select_ln1056_53_fu_2055_p3 <= 
        mulOut_M_imag_0_2145216_fu_1615_p3 when (icmp_ln1055_5_fu_1225_p2(0) = '1') else 
        mulOut_M_imag_0_2145214_fu_264;
    select_ln1056_54_fu_2063_p3 <= 
        mulOut_M_imag_0_1144213_fu_1607_p3 when (icmp_ln1055_5_fu_1225_p2(0) = '1') else 
        mulOut_M_imag_0_1144211_fu_260;
    select_ln1056_55_fu_2071_p3 <= 
        mulOut_M_imag_0_0143210_fu_1591_p3 when (icmp_ln1055_5_fu_1225_p2(0) = '1') else 
        mulOut_M_imag_0_0143208_fu_256;
    select_ln1056_5_fu_1575_p3 <= 
        ap_const_lv32_0 when (icmp_ln1055_fu_891_p2(0) = '1') else 
        mulOut_M_imag_0_0143208_fu_256;
    select_ln1056_6_fu_1583_p3 <= 
        mulOut_M_imag_0_0143208_fu_256 when (icmp_ln1055_1_fu_905_p2(0) = '1') else 
        select_ln1056_5_fu_1575_p3;
    select_ln1056_7_fu_1599_p3 <= 
        ap_const_lv32_0 when (icmp_ln1055_1_fu_905_p2(0) = '1') else 
        mulOut_M_imag_0_1144211_fu_260;
    select_ln1056_8_fu_1623_p3 <= 
        mulOut_M_imag_0_3146217_fu_268 when (icmp_ln1055_fu_891_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln1056_9_fu_1631_p3 <= 
        mulOut_M_imag_0_3146217_fu_268 when (icmp_ln1055_1_fu_905_p2(0) = '1') else 
        select_ln1056_8_fu_1623_p3;
    select_ln1056_fu_1503_p3 <= 
        ap_const_lv32_0 when (icmp_ln1055_fu_891_p2(0) = '1') else 
        mulOut_M_imag_3_0155246_fu_304;
    tmp_3_fu_2349_p3 <= (lshr_ln_fu_2339_p4 & ap_const_lv4_0);
    tmp_7_fu_2283_p3 <= (i_0_reg_569 & trunc_ln49_fu_2279_p1);
    trunc_ln1055_1_fu_877_p4 <= phi_ln36_reg_558(3 downto 2);
    trunc_ln1055_fu_887_p1 <= phi_ln36_reg_558(2 - 1 downto 0);
    trunc_ln49_1_fu_2269_p4 <= j_0_reg_581(3 downto 1);
    trunc_ln49_fu_2279_p1 <= j_0_reg_581(1 - 1 downto 0);
    trunc_ln60_fu_2335_p1 <= i_1_reg_592(2 - 1 downto 0);
    trunc_ln681_1_fu_2402_p1 <= in_stream_TDATA_int(32 - 1 downto 0);
    trunc_ln681_fu_2311_p1 <= in_stream_TDATA_int(32 - 1 downto 0);
    trunc_ln74_fu_2554_p1 <= i_2_reg_614(4 - 1 downto 0);
    valOut_last_V_fu_2606_p2 <= "1" when (i_2_reg_614 = ap_const_lv5_F) else "0";

    xmat_M_imag_0_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state9, grp_DiagMatMul_fu_625_B_M_imag_0_address0, zext_ln60_1_fu_2382_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_imag_0_address0 <= zext_ln60_1_fu_2382_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            xmat_M_imag_0_address0 <= grp_DiagMatMul_fu_625_B_M_imag_0_address0;
        else 
            xmat_M_imag_0_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_imag_0_ce0_assign_proc : process(ap_CS_fsm_state6, icmp_ln57_fu_2361_p2, ap_CS_fsm_state9, grp_DiagMatMul_fu_625_B_M_imag_0_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln57_fu_2361_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            xmat_M_imag_0_ce0 <= grp_DiagMatMul_fu_625_B_M_imag_0_ce0;
        else 
            xmat_M_imag_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_0_ce1_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_B_M_imag_0_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            xmat_M_imag_0_ce1 <= grp_DiagMatMul_fu_625_B_M_imag_0_ce1;
        else 
            xmat_M_imag_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_0_we0_assign_proc : process(ap_CS_fsm_state6, icmp_ln57_fu_2361_p2, trunc_ln60_reg_3014, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln57_fu_2361_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (trunc_ln60_reg_3014 = ap_const_lv2_0) and (icmp_ln57_fu_2361_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_0_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_1_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state9, grp_DiagMatMul_fu_625_B_M_imag_1_address0, zext_ln60_1_fu_2382_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_imag_1_address0 <= zext_ln60_1_fu_2382_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            xmat_M_imag_1_address0 <= grp_DiagMatMul_fu_625_B_M_imag_1_address0;
        else 
            xmat_M_imag_1_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_imag_1_ce0_assign_proc : process(ap_CS_fsm_state6, icmp_ln57_fu_2361_p2, ap_CS_fsm_state9, grp_DiagMatMul_fu_625_B_M_imag_1_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln57_fu_2361_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            xmat_M_imag_1_ce0 <= grp_DiagMatMul_fu_625_B_M_imag_1_ce0;
        else 
            xmat_M_imag_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_1_ce1_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_B_M_imag_1_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            xmat_M_imag_1_ce1 <= grp_DiagMatMul_fu_625_B_M_imag_1_ce1;
        else 
            xmat_M_imag_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_1_we0_assign_proc : process(ap_CS_fsm_state6, icmp_ln57_fu_2361_p2, trunc_ln60_reg_3014, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln57_fu_2361_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (trunc_ln60_reg_3014 = ap_const_lv2_1) and (icmp_ln57_fu_2361_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_1_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_2_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state9, grp_DiagMatMul_fu_625_B_M_imag_2_address0, zext_ln60_1_fu_2382_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_imag_2_address0 <= zext_ln60_1_fu_2382_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            xmat_M_imag_2_address0 <= grp_DiagMatMul_fu_625_B_M_imag_2_address0;
        else 
            xmat_M_imag_2_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_imag_2_ce0_assign_proc : process(ap_CS_fsm_state6, icmp_ln57_fu_2361_p2, ap_CS_fsm_state9, grp_DiagMatMul_fu_625_B_M_imag_2_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln57_fu_2361_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            xmat_M_imag_2_ce0 <= grp_DiagMatMul_fu_625_B_M_imag_2_ce0;
        else 
            xmat_M_imag_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_2_ce1_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_B_M_imag_2_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            xmat_M_imag_2_ce1 <= grp_DiagMatMul_fu_625_B_M_imag_2_ce1;
        else 
            xmat_M_imag_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_2_we0_assign_proc : process(ap_CS_fsm_state6, icmp_ln57_fu_2361_p2, trunc_ln60_reg_3014, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln57_fu_2361_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (trunc_ln60_reg_3014 = ap_const_lv2_2) and (icmp_ln57_fu_2361_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_2_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_3_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state9, grp_DiagMatMul_fu_625_B_M_imag_3_address0, zext_ln60_1_fu_2382_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_imag_3_address0 <= zext_ln60_1_fu_2382_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            xmat_M_imag_3_address0 <= grp_DiagMatMul_fu_625_B_M_imag_3_address0;
        else 
            xmat_M_imag_3_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_imag_3_ce0_assign_proc : process(ap_CS_fsm_state6, icmp_ln57_fu_2361_p2, ap_CS_fsm_state9, grp_DiagMatMul_fu_625_B_M_imag_3_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln57_fu_2361_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            xmat_M_imag_3_ce0 <= grp_DiagMatMul_fu_625_B_M_imag_3_ce0;
        else 
            xmat_M_imag_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_3_ce1_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_B_M_imag_3_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            xmat_M_imag_3_ce1 <= grp_DiagMatMul_fu_625_B_M_imag_3_ce1;
        else 
            xmat_M_imag_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_3_we0_assign_proc : process(ap_CS_fsm_state6, icmp_ln57_fu_2361_p2, trunc_ln60_reg_3014, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln57_fu_2361_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (trunc_ln60_reg_3014 = ap_const_lv2_3) and (icmp_ln57_fu_2361_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_3_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_0_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state9, grp_DiagMatMul_fu_625_B_M_real_0_address0, zext_ln60_1_fu_2382_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_real_0_address0 <= zext_ln60_1_fu_2382_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            xmat_M_real_0_address0 <= grp_DiagMatMul_fu_625_B_M_real_0_address0;
        else 
            xmat_M_real_0_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_real_0_ce0_assign_proc : process(ap_CS_fsm_state6, icmp_ln57_fu_2361_p2, ap_CS_fsm_state9, grp_DiagMatMul_fu_625_B_M_real_0_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln57_fu_2361_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            xmat_M_real_0_ce0 <= grp_DiagMatMul_fu_625_B_M_real_0_ce0;
        else 
            xmat_M_real_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_0_ce1_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_B_M_real_0_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            xmat_M_real_0_ce1 <= grp_DiagMatMul_fu_625_B_M_real_0_ce1;
        else 
            xmat_M_real_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_0_we0_assign_proc : process(ap_CS_fsm_state6, icmp_ln57_fu_2361_p2, trunc_ln60_reg_3014, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln57_fu_2361_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (trunc_ln60_reg_3014 = ap_const_lv2_0) and (icmp_ln57_fu_2361_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_0_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_1_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state9, grp_DiagMatMul_fu_625_B_M_real_1_address0, zext_ln60_1_fu_2382_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_real_1_address0 <= zext_ln60_1_fu_2382_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            xmat_M_real_1_address0 <= grp_DiagMatMul_fu_625_B_M_real_1_address0;
        else 
            xmat_M_real_1_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_real_1_ce0_assign_proc : process(ap_CS_fsm_state6, icmp_ln57_fu_2361_p2, ap_CS_fsm_state9, grp_DiagMatMul_fu_625_B_M_real_1_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln57_fu_2361_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            xmat_M_real_1_ce0 <= grp_DiagMatMul_fu_625_B_M_real_1_ce0;
        else 
            xmat_M_real_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_1_ce1_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_B_M_real_1_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            xmat_M_real_1_ce1 <= grp_DiagMatMul_fu_625_B_M_real_1_ce1;
        else 
            xmat_M_real_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_1_we0_assign_proc : process(ap_CS_fsm_state6, icmp_ln57_fu_2361_p2, trunc_ln60_reg_3014, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln57_fu_2361_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (trunc_ln60_reg_3014 = ap_const_lv2_1) and (icmp_ln57_fu_2361_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_1_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_2_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state9, grp_DiagMatMul_fu_625_B_M_real_2_address0, zext_ln60_1_fu_2382_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_real_2_address0 <= zext_ln60_1_fu_2382_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            xmat_M_real_2_address0 <= grp_DiagMatMul_fu_625_B_M_real_2_address0;
        else 
            xmat_M_real_2_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_real_2_ce0_assign_proc : process(ap_CS_fsm_state6, icmp_ln57_fu_2361_p2, ap_CS_fsm_state9, grp_DiagMatMul_fu_625_B_M_real_2_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln57_fu_2361_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            xmat_M_real_2_ce0 <= grp_DiagMatMul_fu_625_B_M_real_2_ce0;
        else 
            xmat_M_real_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_2_ce1_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_B_M_real_2_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            xmat_M_real_2_ce1 <= grp_DiagMatMul_fu_625_B_M_real_2_ce1;
        else 
            xmat_M_real_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_2_we0_assign_proc : process(ap_CS_fsm_state6, icmp_ln57_fu_2361_p2, trunc_ln60_reg_3014, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln57_fu_2361_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (trunc_ln60_reg_3014 = ap_const_lv2_2) and (icmp_ln57_fu_2361_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_2_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_3_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state9, grp_DiagMatMul_fu_625_B_M_real_3_address0, zext_ln60_1_fu_2382_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_real_3_address0 <= zext_ln60_1_fu_2382_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            xmat_M_real_3_address0 <= grp_DiagMatMul_fu_625_B_M_real_3_address0;
        else 
            xmat_M_real_3_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_real_3_ce0_assign_proc : process(ap_CS_fsm_state6, icmp_ln57_fu_2361_p2, ap_CS_fsm_state9, grp_DiagMatMul_fu_625_B_M_real_3_ce0, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln57_fu_2361_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            xmat_M_real_3_ce0 <= grp_DiagMatMul_fu_625_B_M_real_3_ce0;
        else 
            xmat_M_real_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_3_ce1_assign_proc : process(ap_CS_fsm_state9, grp_DiagMatMul_fu_625_B_M_real_3_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            xmat_M_real_3_ce1 <= grp_DiagMatMul_fu_625_B_M_real_3_ce1;
        else 
            xmat_M_real_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_3_we0_assign_proc : process(ap_CS_fsm_state6, icmp_ln57_fu_2361_p2, trunc_ln60_reg_3014, in_stream_TVALID_int)
    begin
        if ((not(((icmp_ln57_fu_2361_p2 = ap_const_lv1_0) and (in_stream_TVALID_int = ap_const_logic_0))) and (trunc_ln60_reg_3014 = ap_const_lv2_3) and (icmp_ln57_fu_2361_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_3_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln49_fu_2291_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_2283_p3),64));
    zext_ln57_fu_2357_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_2349_p3),7));
    zext_ln60_1_fu_2382_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln60_fu_2377_p2),64));
    zext_ln60_fu_2373_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_1_reg_603),7));
    zext_ln74_fu_2558_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln74_fu_2554_p1),5));
end behav;
