
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.40000000000000000000;
2.40000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_16_0";
mvm_32_32_16_0
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_16_0'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_16_0' with
	the parameters "32,32,16,0". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b16_g0 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b16_g0' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b16_g0' with
	the parameters "1,32,16,0|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b16_g0 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b16_g0' with
	the parameters "16,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b16_g0' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b16_g0' with
	the parameters "16,0". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:27: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:34: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g0 line 29 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE32' with
	the parameters "16,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b16_SIZE32_LOGSIZE5/105 |   32   |   16    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1211 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g0_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b16_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b16_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b16_g0_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'multipath_k32_p32_b16_g0'
  Processing 'mvm_32_32_16_0'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g0_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b16_g0_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b16_g0_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b16_g0_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b16_g0_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b16_g0_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b16_g0_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b16_g0_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b16_g0_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b16_g0_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b16_g0_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b16_g0_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b16_g0_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b16_g0_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b16_g0_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b16_g0_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b16_g0_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b16_g0_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b16_g0_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b16_g0_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b16_g0_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b16_g0_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b16_g0_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b16_g0_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b16_g0_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b16_g0_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b16_g0_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b16_g0_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b16_g0_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b16_g0_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b16_g0_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b16_g0_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_64_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Mapping 'mac_b16_g0_1_DW_mult_tc_0'
  Mapping 'mac_b16_g0_2_DW_mult_tc_0'
  Mapping 'mac_b16_g0_3_DW_mult_tc_0'
  Mapping 'mac_b16_g0_4_DW_mult_tc_0'
  Mapping 'mac_b16_g0_5_DW_mult_tc_0'
  Mapping 'mac_b16_g0_6_DW_mult_tc_0'
  Mapping 'mac_b16_g0_7_DW_mult_tc_0'
  Mapping 'mac_b16_g0_8_DW_mult_tc_0'
  Mapping 'mac_b16_g0_9_DW_mult_tc_0'
  Mapping 'mac_b16_g0_10_DW_mult_tc_0'
  Mapping 'mac_b16_g0_11_DW_mult_tc_0'
  Mapping 'mac_b16_g0_12_DW_mult_tc_0'
  Mapping 'mac_b16_g0_13_DW_mult_tc_0'
  Mapping 'mac_b16_g0_14_DW_mult_tc_0'
  Mapping 'mac_b16_g0_15_DW_mult_tc_0'
  Mapping 'mac_b16_g0_16_DW_mult_tc_0'
  Mapping 'mac_b16_g0_17_DW_mult_tc_0'
  Mapping 'mac_b16_g0_18_DW_mult_tc_0'
  Mapping 'mac_b16_g0_19_DW_mult_tc_0'
  Mapping 'mac_b16_g0_20_DW_mult_tc_0'
  Mapping 'mac_b16_g0_21_DW_mult_tc_0'
  Mapping 'mac_b16_g0_22_DW_mult_tc_0'
  Mapping 'mac_b16_g0_23_DW_mult_tc_0'
  Mapping 'mac_b16_g0_24_DW_mult_tc_0'
  Mapping 'mac_b16_g0_25_DW_mult_tc_0'
  Mapping 'mac_b16_g0_26_DW_mult_tc_0'
  Mapping 'mac_b16_g0_27_DW_mult_tc_0'
  Mapping 'mac_b16_g0_28_DW_mult_tc_0'
  Mapping 'mac_b16_g0_29_DW_mult_tc_0'
  Mapping 'mac_b16_g0_30_DW_mult_tc_0'
  Mapping 'mac_b16_g0_31_DW_mult_tc_0'
  Mapping 'mac_b16_g0_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:06  377260.9      1.48    3401.8   84997.7                          
    0:01:06  377260.9      1.48    3401.8   84997.7                          
    0:01:07  377862.6      1.48    3399.3   84578.2                          
    0:01:07  378456.3      1.48    3396.7   84158.8                          
    0:01:08  379050.0      1.48    3394.2   83739.2                          
    0:01:08  379643.7      1.48    3391.7   83319.8                          
    0:01:08  380237.4      1.48    3389.1   82900.3                          
    0:01:09  380831.1      1.48    3386.6   82480.8                          
    0:01:09  381424.8      1.48    3384.1   82061.3                          
    0:01:10  382018.6      1.48    3381.5   81641.8                          
    0:01:11  382754.3      1.48    2775.1   63519.3                          
    0:01:11  383502.8      1.48    2127.0   44586.2                          
    0:01:12  384251.9      1.48    1478.8   25540.2                          
    0:01:13  384979.4      1.48     871.1    7141.9                          
    0:01:40  388810.3      1.15     493.7       0.0                          
    0:01:41  388759.3      1.15     493.7       0.0                          
    0:01:41  388759.3      1.15     493.7       0.0                          
    0:01:42  388759.0      1.15     493.7       0.0                          
    0:01:44  388759.0      1.15     493.7       0.0                          
    0:02:12  341152.4      1.26     530.2       0.0                          
    0:02:14  341102.2      1.20     488.9       0.0                          
    0:02:18  341100.0      1.17     485.1       0.0                          
    0:02:20  341102.7      1.17     482.4       0.0                          
    0:02:31  341103.5      1.17     482.3       0.0                          
    0:02:32  341104.8      1.15     481.7       0.0                          
    0:02:33  341105.4      1.15     480.9       0.0                          
    0:02:34  341105.9      1.15     480.1       0.0                          
    0:02:35  341106.4      1.15     479.9       0.0                          
    0:02:36  341107.2      1.15     479.1       0.0                          
    0:02:37  341108.0      1.15     478.3       0.0                          
    0:02:38  341108.0      1.15     478.3       0.0                          
    0:02:39  341107.8      1.15     478.3       0.0                          
    0:02:39  341107.8      1.15     478.3       0.0                          
    0:02:39  341107.8      1.15     478.3       0.0                          
    0:02:39  341107.8      1.15     478.3       0.0                          
    0:02:39  341107.8      1.15     478.3       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:39  341107.8      1.15     478.3       0.0                          
    0:02:40  341142.1      1.15     472.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:40  341173.2      1.14     469.4       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:40  341203.0      1.13     465.0       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:40  341247.1      1.12     462.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:40  341271.6      1.12     461.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:40  341305.4      1.12     459.7       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:40  341328.0      1.12     458.3       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:40  341357.0      1.11     456.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:41  341374.6      1.11     455.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:41  341402.7      1.11     454.1       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:41  341429.3      1.11     452.7       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:41  341459.1      1.10     450.9       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:41  341480.2      1.10     449.0       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:41  341509.7      1.10     447.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:41  341532.8      1.09     447.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:42  341554.6      1.09     445.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:42  341569.5      1.09     444.4       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:42  341606.2      1.09     443.3       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:42  341637.1      1.09     442.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:42  341665.6      1.09     441.8       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:42  341677.5      1.09     441.4       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:42  341707.1      1.08     440.5       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:42  341730.5      1.08     439.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:42  341766.6      1.08     438.0       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:42  341791.9      1.08     437.1       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:43  341822.0      1.07     435.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:43  341835.0      1.07     434.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:43  341856.8      1.07     434.0       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:43  341881.5      1.07     433.4       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:43  341896.2      1.06     432.6       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:43  341908.4      1.06     432.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:43  341931.8      1.06     431.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:43  341951.5      1.06     430.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:43  341986.1      1.06     430.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:43  342014.0      1.05     428.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:43  342038.5      1.05     427.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:43  342072.8      1.05     426.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:44  342101.3      1.05     425.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:44  342112.4      1.05     424.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:44  342124.4      1.04     423.8       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:44  342149.7      1.04     423.3       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:44  342174.1      1.04     421.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:44  342192.8      1.04     420.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:44  342208.7      1.04     419.4       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:44  342246.2      1.04     417.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:44  342259.8      1.03     416.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:45  342282.9      1.03     416.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:45  342299.7      1.03     415.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:45  342318.3      1.03     414.8       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:45  342335.3      1.03     414.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:45  342354.8      1.03     413.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:45  342380.3      1.03     412.7       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:45  342406.4      1.02     411.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:45  342433.0      1.02     410.8       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:45  342449.5      1.02     409.9       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:45  342457.4      1.02     409.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:45  342476.9      1.02     409.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:46  342504.3      1.02     407.9       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:46  342533.0      1.02     407.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:46  342557.5      1.02     406.7       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:46  342582.5      1.02     405.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:46  342607.5      1.01     404.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:46  342629.5      1.01     403.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:46  342647.4      1.01     402.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:46  342682.7      1.01     400.9      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:46  342711.7      1.01     399.3      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:46  342733.5      1.01     398.5      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:47  342750.6      1.01     398.1      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:47  342773.4      1.01     397.8      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:47  342800.8      1.00     396.1      24.2 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:47  342835.7      1.00     394.8      24.2 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:47  342858.6      1.00     393.7      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:47  342872.4      1.00     393.0      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:47  342891.0      1.00     392.1      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:47  342899.0      1.00     392.0      24.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:47  342919.7      0.99     391.3      24.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:47  342939.7      0.99     390.8      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:47  342945.5      0.99     390.5      24.2 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:48  342972.7      0.99     389.9      24.2 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:48  342988.6      0.99     389.2      24.2 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:48  343002.7      0.99     388.3      24.2 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:48  343034.1      0.99     386.7      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:48  343055.9      0.98     386.1      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:48  343078.0      0.98     385.5      24.2 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:48  343104.9      0.98     384.6      24.2 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:48  343121.1      0.98     384.2      24.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:48  343145.3      0.98     383.3      24.2 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:48  343165.0      0.98     382.2      24.2 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:48  343182.8      0.98     381.1      24.2 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:48  343208.6      0.97     380.1      24.2 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:49  343218.5      0.97     379.1      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:49  343235.0      0.97     378.2      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:49  343247.5      0.97     377.9      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:49  343257.6      0.97     377.2      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:49  343281.5      0.96     376.2      24.2 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:49  343299.9      0.96     375.9      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:49  343305.4      0.96     375.5      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:49  343316.6      0.96     375.2      24.2 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:49  343324.9      0.96     374.9      24.2 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:49  343343.5      0.96     374.3      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:49  343356.0      0.96     373.9      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:49  343367.2      0.96     373.3      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:50  343374.9      0.96     372.9      24.2 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:50  343399.6      0.96     372.1      24.2 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:50  343415.0      0.95     371.4      24.2 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:50  343424.1      0.95     371.0      24.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:50  343438.2      0.95     370.5      24.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:50  343459.5      0.95     369.7      24.2 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:50  343470.9      0.95     369.4      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:50  343493.2      0.95     368.3      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:50  343518.0      0.95     367.4      24.2 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:51  343538.7      0.95     366.4      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:51  343549.1      0.95     366.3      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:51  343577.6      0.95     365.3      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:51  343600.2      0.94     364.4      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:51  343618.5      0.94     363.6      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:51  343644.3      0.94     362.5      24.2 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:51  343666.1      0.94     362.0      24.2 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:51  343697.3      0.93     361.0      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:51  343716.2      0.93     360.7      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:51  343744.1      0.93     359.9      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:51  343765.4      0.93     359.3      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:52  343779.2      0.93     358.8      24.2 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:52  343795.4      0.93     358.1      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:52  343814.0      0.92     357.5      24.2 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:52  343822.6      0.92     357.5      24.2 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:52  343837.7      0.92     357.1      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:52  343857.7      0.92     356.2      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:52  343863.0      0.92     355.6      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:52  343877.3      0.91     354.6      24.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:52  343885.3      0.91     354.3      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:52  343900.8      0.91     353.9      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:52  343913.8      0.91     353.3      24.2 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:52  343930.0      0.91     352.5      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:52  343948.4      0.91     352.1      24.2 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:52  343968.9      0.91     351.2      24.2 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:53  343988.3      0.91     350.6      24.2 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:53  344005.3      0.90     349.9      24.2 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:53  344018.1      0.90     349.4      24.2 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:53  344034.6      0.90     349.1      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:53  344041.2      0.90     348.6      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:53  344043.6      0.90     348.6      24.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:53  344051.0      0.90     348.2      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:53  344073.1      0.90     347.5      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:53  344098.4      0.90     346.4      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:53  344111.7      0.90     346.0      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:53  344124.2      0.90     345.8      48.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:53  344142.0      0.90     345.3      48.4 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:53  344156.1      0.89     344.7      48.4 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:53  344161.7      0.89     344.4      48.4 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:54  344168.9      0.89     344.0      48.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:54  344176.1      0.89     343.7      48.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:54  344185.1      0.89     343.4      48.4 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:54  344200.8      0.89     342.5      48.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:54  344213.3      0.89     341.8      48.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:54  344240.7      0.89     341.1      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:54  344261.7      0.89     340.2      48.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:54  344275.5      0.89     340.0      48.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:54  344302.4      0.88     339.2      48.4 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:54  344325.6      0.88     338.8      48.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:54  344329.8      0.88     338.7      48.4 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:54  344340.5      0.88     338.2      48.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:54  344348.7      0.88     337.6      48.4 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:54  344355.9      0.88     337.4      48.4 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:55  344373.2      0.88     336.8      48.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:55  344388.9      0.88     336.2      48.4 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:55  344400.0      0.88     335.7      48.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:55  344406.2      0.88     335.4      48.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:55  344413.9      0.88     335.0      48.4 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:55  344425.6      0.87     334.1      48.4 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:55  344443.4      0.87     333.4      48.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:55  344449.5      0.87     333.1      48.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:55  344458.6      0.87     332.7      48.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:55  344464.4      0.87     332.3      48.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:55  344471.3      0.87     332.0      48.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:55  344472.4      0.87     331.9      48.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:55  344487.8      0.87     331.7      48.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:55  344501.6      0.87     331.6      48.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:56  344511.0      0.87     331.5      48.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:56  344510.7      0.87     331.4      48.4 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:56  344512.6      0.86     331.2      48.4 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:56  344527.2      0.86     330.6      48.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:56  344530.4      0.86     330.4      48.4 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:56  344542.1      0.86     329.7      48.4 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:56  344553.8      0.86     329.5      48.4 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:56  344574.8      0.86     329.1      48.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:56  344582.0      0.86     328.6      48.4 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:56  344598.2      0.86     328.4      48.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:56  344618.7      0.86     327.5      48.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:56  344636.8      0.86     326.7      48.4 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:57  344658.1      0.86     326.0      48.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:57  344665.5      0.86     325.8      48.4 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:57  344680.1      0.86     325.1      48.4 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:57  344704.6      0.85     324.1      48.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:57  344718.7      0.85     324.0      72.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:57  344734.4      0.85     323.5      72.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:57  344740.3      0.85     323.2      72.7 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:57  344753.0      0.85     323.0      72.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:57  344767.1      0.85     322.2      72.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:57  344777.0      0.85     321.6      72.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:57  344796.9      0.85     320.7      72.7 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:58  344817.4      0.85     320.2      72.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:58  344821.9      0.85     319.9      72.7 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:58  344835.2      0.85     319.4      72.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:58  344838.1      0.84     319.0      72.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:58  344860.0      0.84     318.4      72.7 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:58  344867.9      0.84     317.9      72.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:58  344874.6      0.84     317.6      72.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:58  344881.2      0.84     317.5      72.7 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:58  344903.6      0.84     316.8      96.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:58  344903.6      0.84     316.7      96.9 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:58  344923.3      0.84     316.1      96.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:58  344938.4      0.84     315.8      96.9 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:58  344941.9      0.84     315.4      96.9 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:58  344958.6      0.84     315.0      96.9 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:59  344973.8      0.84     314.5      96.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:59  344991.9      0.84     314.2      96.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:59  345018.8      0.84     313.9      96.9 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:59  345029.1      0.84     313.6      96.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:59  345046.9      0.84     313.0      96.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:59  345061.3      0.84     312.4      96.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:59  345076.2      0.83     311.8      96.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:59  345091.4      0.83     311.3      96.9 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:59  345102.8      0.83     311.2      96.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:59  345121.4      0.83     310.7      96.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:59  345128.3      0.83     310.4      96.9 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:59  345135.5      0.83     310.3      96.9 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:00  345141.9      0.83     309.8      96.9 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:00  345154.1      0.83     309.4      96.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:00  345182.1      0.83     308.7      96.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:00  345202.0      0.83     308.1      96.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:00  345228.1      0.82     306.8      96.9 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:00  345231.0      0.82     306.8      96.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:00  345244.9      0.82     306.0      96.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:00  345254.7      0.82     305.4      96.9 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:00  345274.6      0.82     305.0      96.9 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:00  345288.2      0.82     304.6      96.9 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:00  345300.7      0.82     304.3      96.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:01  345309.8      0.82     304.0      96.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:01  345311.6      0.82     303.8      96.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:01  345314.3      0.82     303.7      96.9 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:01  345325.2      0.82     303.2      96.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:01  345339.3      0.81     302.7      96.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:01  345365.4      0.81     302.1      96.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:01  345386.9      0.81     301.5      96.9 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:01  345388.0      0.81     301.4      96.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:01  345405.0      0.81     300.7      96.9 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:01  345405.8      0.81     300.6      96.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:01  345417.5      0.81     300.2      96.9 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:01  345431.9      0.81     299.9      96.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:02  345443.6      0.81     299.7      96.9 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:02  345469.1      0.81     298.6      96.9 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:02  345473.9      0.81     298.5      96.9 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:02  345487.4      0.81     297.9      96.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:02  345494.6      0.81     297.6      96.9 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:02  345504.2      0.81     297.1      96.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:02  345504.7      0.81     297.1      96.9 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:02  345509.8      0.81     296.8      96.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:02  345524.2      0.81     296.5      96.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:02  345541.7      0.81     296.0      96.9 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:02  345552.9      0.81     295.5      96.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:02  345561.7      0.80     295.0      96.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  345575.2      0.80     294.7      96.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  345606.1      0.80     294.3      96.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  345622.8      0.80     294.1      96.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  345634.8      0.80     294.1      96.9 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  345644.7      0.80     294.0      96.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  345658.0      0.80     293.7      96.9 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  345672.6      0.80     293.3      96.9 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  345690.9      0.80     293.0      96.9 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  345698.6      0.80     293.0      96.9 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  345704.8      0.80     292.9      96.9 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  345707.7      0.80     292.5      96.9 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  345710.1      0.80     292.3      96.9 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  345719.7      0.79     291.8      96.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  345723.7      0.79     291.7      96.9 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  345737.0      0.79     291.2      96.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  345741.5      0.79     290.9      96.9 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  345747.1      0.79     290.7      96.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  345760.9      0.79     289.8      96.9 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  345770.7      0.79     289.4      96.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  345786.7      0.79     288.6      96.9 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  345788.0      0.79     288.6      96.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  345791.5      0.79     288.3      96.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:05  345804.3      0.78     287.6      96.9 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:05  345807.7      0.78     287.4      96.9 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:05  345817.8      0.78     287.2      96.9 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:05  345825.0      0.78     286.9      96.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:05  345825.3      0.78     286.7      96.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:05  345833.5      0.78     286.5      96.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:05  345838.6      0.78     286.3      96.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:05  345858.0      0.78     285.8      96.9 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:05  345859.3      0.78     285.5      96.9 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:05  345860.6      0.78     285.5      96.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:05  345864.9      0.78     285.2      96.9 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:05  345876.3      0.78     284.3      96.9 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:05  345883.5      0.78     283.7      96.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:05  345893.4      0.78     283.6      96.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  345892.3      0.78     283.2      96.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  345902.7      0.78     282.9      96.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  345902.9      0.77     282.8      96.9 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  345902.9      0.77     282.7      96.9 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  345904.0      0.77     282.7      96.9 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  345916.5      0.77     282.3     120.4 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  345926.6      0.77     282.3     120.4 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  345927.1      0.77     282.1     120.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  345934.6      0.77     281.8     120.4 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  345948.4      0.77     281.6     120.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  345954.8      0.77     281.3     120.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  345960.7      0.77     281.0     120.4 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  345967.0      0.77     280.7     120.4 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  345967.6      0.77     280.6     120.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:06  345972.6      0.77     280.2     120.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:07  345978.2      0.77     279.9     120.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:07  345995.0      0.77     279.5     120.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:07  345997.9      0.77     279.2     120.4 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:07  346000.3      0.77     279.1     120.4 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:07  346007.5      0.77     279.0     120.4 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:07  346026.4      0.77     278.3     120.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:07  346031.7      0.77     278.1     120.4 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:07  346041.3      0.77     278.0     120.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:07  346050.8      0.77     277.9     120.4 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:07  346059.9      0.77     277.6     120.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:07  346066.0      0.77     277.3     120.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:07  346084.3      0.76     276.7     120.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:07  346096.3      0.76     276.7     120.4 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:07  346114.1      0.76     276.2     120.4 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:08  346130.9      0.76     275.7     120.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:08  346136.8      0.76     275.5     120.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:08  346136.8      0.76     275.5     120.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:08  346139.9      0.76     275.2     120.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:08  346145.8      0.76     275.0     120.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:08  346154.0      0.76     274.9     120.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:08  346166.0      0.76     274.6     120.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:08  346183.8      0.76     274.4     144.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:08  346193.4      0.76     274.1     144.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:08  346204.0      0.76     273.5     144.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:08  346217.9      0.76     273.1     144.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:08  346221.1      0.76     272.9     144.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  346224.0      0.76     272.8     144.6 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  346223.7      0.76     272.6     144.6 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  346224.8      0.76     272.5     144.6 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  346230.6      0.76     272.2     144.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  346235.4      0.76     271.9     144.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  346240.2      0.76     271.7     144.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  346251.9      0.76     271.6     144.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  346254.3      0.76     271.5     144.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  346267.6      0.75     270.9     144.6 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  346270.0      0.75     270.9     144.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  346273.5      0.75     270.8     144.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  346282.8      0.75     270.6     144.6 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  346295.3      0.75     270.3     144.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  346294.5      0.75     270.1     144.6 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  346300.1      0.75     269.7     144.6 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  346305.4      0.75     269.3     144.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  346305.4      0.75     269.3     144.6 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  346317.6      0.75     268.8     144.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  346326.7      0.75     268.3     144.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  346335.5      0.75     267.7     144.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  346348.5      0.75     267.5     144.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  346354.6      0.75     267.3     144.6 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  346358.9      0.75     267.2     144.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  346362.9      0.75     267.0     144.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  346380.1      0.75     266.5     144.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  346383.6      0.75     266.3     144.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  346387.1      0.75     266.3     144.6 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  346387.1      0.75     266.2     144.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:11  346386.3      0.75     266.0     144.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:11  346388.9      0.75     265.8     144.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:11  346389.7      0.75     265.7     144.6 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:11  346391.6      0.75     265.5     144.6 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:11  346408.9      0.75     264.9     144.6 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:11  346420.0      0.75     264.8     144.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:11  346429.1      0.75     264.6     144.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:11  346450.4      0.74     264.2     144.6 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:11  346458.9      0.74     263.9     144.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:11  346479.4      0.74     263.4     144.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:11  346495.1      0.74     263.2     144.6 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:11  346496.4      0.74     263.2     144.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  346499.3      0.74     263.0     144.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  346510.5      0.74     262.7     144.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  346513.1      0.74     262.7     144.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  346513.1      0.74     262.7     144.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  346523.5      0.74     262.1     144.6 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  346523.2      0.74     262.1     144.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  346533.1      0.74     261.7     144.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  346546.9      0.74     261.4     144.6 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  346555.2      0.74     261.0     144.6 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  346560.8      0.74     260.9     144.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  346568.2      0.74     260.8     144.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  346574.9      0.74     260.6     144.6 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  346586.8      0.74     260.2     144.6 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  346591.9      0.74     259.7     144.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:13  346591.9      0.74     259.7     144.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  346612.6      0.74     259.1     144.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  346626.7      0.73     258.8     144.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  346640.6      0.73     258.2     144.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  346652.5      0.73     257.7     144.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  346652.5      0.73     257.6     144.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  346682.1      0.73     257.1     144.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  346682.1      0.73     257.1     144.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  346693.0      0.73     256.8     144.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  346694.3      0.73     256.6     144.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  346694.3      0.73     256.6     144.6 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  346697.5      0.73     256.6     144.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  346706.3      0.73     256.3     144.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:14  346706.3      0.73     256.3     144.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  346714.5      0.73     256.2     144.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  346715.6      0.73     256.1     144.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:14  346720.6      0.73     256.0     144.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  346729.1      0.73     255.8     144.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  346729.1      0.73     255.8     144.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  346731.0      0.73     255.7     144.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  346736.0      0.73     255.7     144.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  346739.2      0.73     255.6     144.6 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:15  346752.8      0.73     255.4     144.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:15  346753.1      0.73     255.4     144.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:15  346761.9      0.73     255.3     144.6 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:15  346762.4      0.73     255.3     144.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:15  346775.4      0.73     255.2     144.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:15  346785.3      0.72     254.9     144.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:15  346785.5      0.72     254.9     144.6 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:15  346785.5      0.72     254.8     144.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:15  346786.9      0.72     254.7     144.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:15  346790.3      0.72     254.7     144.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:15  346793.5      0.72     254.4     144.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:15  346808.7      0.72     254.0     144.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:15  346821.2      0.72     253.8     144.6 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  346837.4      0.72     253.5     144.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  346849.6      0.72     253.2     144.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  346876.0      0.72     252.7     144.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  346877.3      0.72     252.6     144.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  346887.9      0.72     252.2     144.6 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  346891.9      0.72     251.9     144.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  346892.5      0.72     251.4     144.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  346899.6      0.72     251.3     144.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  346911.6      0.72     250.8     144.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  346925.2      0.72     250.6     144.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  346925.4      0.72     250.6     144.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  346925.4      0.72     250.5     144.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  346931.3      0.72     250.3     144.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  346940.9      0.72     249.8     144.6 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  346940.9      0.72     249.8     144.6 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  346943.8      0.72     249.6     144.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  346946.2      0.71     249.6     144.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  346949.1      0.71     249.5     144.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  346949.9      0.71     249.3     144.6 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  346952.8      0.71     249.2     144.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  346954.7      0.71     249.1     144.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  346974.4      0.71     249.0     144.6 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  346983.2      0.71     248.7     144.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  346983.2      0.71     248.7     144.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:18  346985.0      0.71     248.6     144.6 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:18  346996.5      0.71     248.2     144.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:18  347001.8      0.71     248.0     144.6 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:18  347002.0      0.71     247.9     144.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:18  347002.0      0.71     247.8     144.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:18  347002.0      0.71     247.8     144.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:18  347005.5      0.71     247.8     144.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:18  347008.2      0.71     247.6     144.6 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:18  347011.4      0.71     247.5     144.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:18  347026.0      0.71     247.2     144.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:18  347028.9      0.71     247.2     144.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:18  347028.9      0.71     247.1     144.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:18  347039.3      0.71     246.6     144.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:19  347044.6      0.71     246.3     144.6 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:19  347045.7      0.71     246.2     144.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:19  347045.7      0.71     246.1     144.6 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:19  347045.4      0.71     246.1     144.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:19  347046.2      0.71     246.1     144.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:19  347046.2      0.71     246.0     144.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:19  347046.2      0.71     246.0     144.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:19  347047.0      0.71     245.8     144.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:19  347047.5      0.71     245.8     144.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:19  347047.5      0.71     245.8     144.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:19  347055.0      0.71     245.3     144.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:20  347055.0      0.71     245.2     144.6 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:20  347062.4      0.70     245.2     144.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:20  347063.0      0.70     245.2     144.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:20  347065.4      0.70     245.1     144.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:20  347066.2      0.70     245.0     144.6 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:20  347066.2      0.70     244.9     144.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:20  347070.1      0.70     244.8     144.6 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:20  347078.9      0.70     244.8     144.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:20  347084.0      0.70     244.6     144.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:20  347089.3      0.70     244.4     144.6 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:20  347091.4      0.70     244.2     144.6 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:21  347091.4      0.70     244.2     144.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:21  347102.6      0.70     244.0     144.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:21  347114.8      0.70     243.7     144.6 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:21  347123.1      0.70     243.4     144.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:21  347130.3      0.70     243.2     144.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:21  347138.8      0.70     242.8     144.6 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:21  347144.9      0.70     242.6     144.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:21  347154.7      0.70     242.4     144.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:21  347159.3      0.70     242.2     144.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:22  347169.1      0.69     241.9     144.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:22  347175.5      0.69     241.6     144.6 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:22  347181.3      0.69     241.2     144.6 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:22  347192.5      0.69     240.6     144.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:22  347198.1      0.69     240.4     144.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:22  347208.2      0.69     240.1     144.6 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:22  347215.4      0.69     239.9     144.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:22  347221.5      0.69     239.7     144.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:22  347226.6      0.69     239.4     144.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:22  347232.7      0.69     239.3     144.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:22  347239.1      0.69     239.0     144.6 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  347248.9      0.69     238.7     144.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  347264.3      0.69     238.5     168.8 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:23  347276.3      0.69     238.3     193.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  347281.9      0.69     238.0     193.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  347288.8      0.69     237.7     193.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  347294.1      0.68     237.5     193.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  347299.4      0.68     237.2     193.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  347303.7      0.68     236.8     168.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:23  347310.3      0.68     236.6     168.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  347315.9      0.68     236.7     168.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  347325.2      0.68     236.4     168.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  347336.7      0.68     236.2     168.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  347343.3      0.68     235.7     168.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:24  347349.2      0.68     235.5     168.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:24  347355.0      0.68     235.3     168.8 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:24  347358.5      0.68     235.0     168.8 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:24  347363.5      0.68     234.6     168.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:24  347367.5      0.68     234.6     168.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:24  347383.0      0.68     234.2     193.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:24  347393.1      0.68     233.9     193.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:24  347401.8      0.68     233.6     193.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:24  347408.8      0.67     233.4     193.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:24  347415.7      0.67     233.0     193.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:24  347423.4      0.67     232.8     193.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:24  347430.6      0.67     232.7     193.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:24  347446.0      0.67     232.5     217.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  347453.7      0.67     232.4     217.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  347463.0      0.67     232.2     217.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  347479.0      0.67     232.0     241.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  347487.2      0.67     231.8     241.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  347492.3      0.67     231.7     241.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  347510.1      0.67     231.4     265.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  347520.7      0.67     231.1     265.7 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  347526.1      0.67     231.0     265.7 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  347535.9      0.67     230.7     265.7 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  347550.5      0.67     230.6     289.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  347554.5      0.67     230.2     289.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  347564.4      0.67     229.8     289.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  347571.0      0.67     229.8     289.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  347577.7      0.67     229.6     289.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  347581.9      0.67     229.5     289.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  347592.0      0.67     229.1     289.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  347604.8      0.66     228.8     289.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  347613.8      0.66     228.4     289.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  347628.2      0.66     228.1     289.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  347633.3      0.66     227.8     289.2 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  347638.9      0.66     227.7     289.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  347650.0      0.66     227.4     289.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  347659.6      0.66     227.2     289.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  347666.5      0.66     227.0     289.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  347675.0      0.66     226.8     289.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  347696.8      0.66     226.4     312.7 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  347703.5      0.66     226.4     312.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:27  347713.1      0.66     226.1     312.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:27  347726.6      0.66     225.6     312.7 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:27  347733.5      0.66     225.5     312.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:27  347745.8      0.66     225.2     312.7 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:27  347750.6      0.66     225.0     312.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:27  347763.9      0.66     224.8     312.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:27  347767.1      0.66     224.8     312.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:27  347776.1      0.66     224.7     312.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:27  347783.3      0.65     224.5     312.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:27  347791.8      0.65     224.3     312.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:27  347799.5      0.65     223.9     312.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:27  347800.8      0.65     223.8     312.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:27  347807.2      0.65     223.7     312.7 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:27  347814.7      0.65     223.4     312.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  347819.2      0.65     223.3     312.7 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  347807.8      0.65     223.3     288.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  347811.0      0.65     223.2     288.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  347812.6      0.65     223.1     288.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  347821.1      0.65     222.9     288.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  347828.2      0.65     222.7     288.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:28  347837.0      0.65     222.7     288.5 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  347843.7      0.65     222.5     288.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  347845.8      0.65     222.5     288.5 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:29  347845.8      0.65     222.5     288.5                          
    0:03:31  347709.1      0.65     222.5     288.5                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:31  347709.1      0.65     222.5     288.5                          
    0:03:31  347610.1      0.65     222.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:31  347616.5      0.65     222.3       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:31  347616.5      0.65     222.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:31  347616.5      0.65     222.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:31  347616.5      0.65     222.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:31  347616.5      0.65     222.1       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:31  347615.7      0.65     222.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:32  347625.0      0.65     222.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:32  347626.4      0.65     222.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:32  347625.3      0.65     222.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:32  347625.8      0.65     222.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:32  347634.6      0.65     221.9       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:32  347635.9      0.65     221.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:32  347635.7      0.65     221.8       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:32  347640.2      0.65     221.6       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:32  347639.4      0.65     221.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:32  347639.4      0.65     221.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:32  347645.5      0.65     221.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:32  347645.5      0.65     221.3       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:32  347645.5      0.65     221.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:32  347645.5      0.65     221.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:33  347646.0      0.65     221.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:33  347646.8      0.65     221.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:33  347655.9      0.65     221.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:33  347656.1      0.65     221.0       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:33  347668.4      0.65     220.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:33  347675.8      0.65     220.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:33  347676.6      0.65     220.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:33  347676.6      0.65     220.5       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:33  347679.0      0.65     220.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:33  347688.9      0.65     220.3      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:33  347696.0      0.65     219.9      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:33  347698.2      0.65     219.8      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:33  347697.9      0.65     219.8      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:34  347697.9      0.65     219.7      24.2 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:34  347697.9      0.65     219.7      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:34  347697.4      0.64     219.7      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:34  347697.6      0.64     219.7      24.2 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:34  347698.4      0.64     219.6      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:34  347702.7      0.64     219.4      24.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:34  347703.2      0.64     219.4      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:34  347704.0      0.64     219.3      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:34  347714.9      0.64     219.3      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:34  347716.0      0.64     219.1      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:34  347727.7      0.64     219.0      48.4 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:34  347727.7      0.64     218.9      48.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:34  347733.0      0.64     218.7      48.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:34  347741.8      0.64     218.6      48.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  347749.2      0.64     218.6      48.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  347749.2      0.64     218.6      48.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  347753.0      0.64     218.4      48.4 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  347753.0      0.64     218.4      48.4 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  347753.0      0.64     218.3      48.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  347753.0      0.64     218.3      48.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  347760.4      0.64     218.1      48.4 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  347762.8      0.64     218.1      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  347773.2      0.64     217.7      48.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  347773.2      0.64     217.7      48.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  347778.8      0.64     217.7      48.4 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  347780.6      0.64     217.7      48.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  347781.2      0.64     217.7      48.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:36  347783.6      0.64     217.6      48.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:36  347784.6      0.64     217.6      48.4 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:36  347791.8      0.64     217.5      48.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:36  347794.2      0.64     217.4      48.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:36  347794.2      0.64     217.3      48.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:36  347795.3      0.64     217.3      48.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:36  347795.3      0.64     217.3      48.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:36  347796.9      0.64     217.2      48.4 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:37  347788.6      0.64     217.2      24.2 path/genblk1[2].path/path/mult_21/net280028
    0:03:37  347780.9      0.64     217.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:37  347784.6      0.64     217.0       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:37  347793.9      0.64     216.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:37  347798.7      0.64     216.6       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  347803.2      0.64     216.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  347803.2      0.64     216.3       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  347803.8      0.64     216.3       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  347804.0      0.64     216.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  347804.0      0.64     216.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  347808.0      0.64     216.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  347813.9      0.64     215.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:38  347813.9      0.64     215.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  347813.9      0.64     215.9       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  347814.9      0.64     215.8       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  347814.9      0.64     215.8       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  347814.9      0.64     215.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  347816.3      0.64     215.8       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  347819.2      0.64     215.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  347822.1      0.64     215.5       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  347821.6      0.64     215.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  347826.9      0.64     215.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:39  347835.7      0.64     215.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  347840.2      0.64     215.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  347840.2      0.64     215.2       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  347843.1      0.64     215.1       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  347843.1      0.64     215.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  347843.1      0.64     215.1       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  347843.1      0.64     215.0       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  347846.1      0.64     214.9       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  347846.3      0.64     214.8       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  347846.9      0.64     214.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:40  347848.5      0.64     214.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:40  347855.1      0.64     214.5       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:40  347855.1      0.64     214.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:40  347861.0      0.64     214.4       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:40  347867.3      0.64     214.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:40  347867.3      0.64     214.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:40  347869.7      0.64     214.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:40  347870.5      0.64     214.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:41  347870.5      0.64     214.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:41  347869.5      0.63     214.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:41  347871.3      0.63     214.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:41  347871.3      0.63     214.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:41  347871.1      0.63     214.0       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:41  347875.9      0.63     213.8       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:41  347877.7      0.63     213.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:41  347888.6      0.63     212.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:41  347891.0      0.63     212.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:41  347891.0      0.63     212.8       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:41  347904.3      0.63     212.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:42  347907.8      0.63     212.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:42  347907.8      0.63     212.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:42  347916.8      0.63     212.1       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:42  347920.3      0.63     212.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:42  347922.7      0.63     212.0       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:42  347922.7      0.63     212.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:42  347925.9      0.63     211.8       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:42  347927.2      0.63     211.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:42  347936.2      0.63     211.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:42  347936.5      0.63     211.3       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:42  347936.5      0.63     211.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:42  347936.5      0.63     211.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:42  347937.3      0.63     211.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:43  347941.0      0.63     211.0       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:43  347943.4      0.63     210.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:43  347943.7      0.63     210.8       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:43  347943.7      0.63     210.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:43  347944.5      0.63     210.8       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:43  347945.3      0.63     210.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:43  347950.1      0.63     210.5       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:43  347950.6      0.63     210.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:43  347953.5      0.63     210.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:44  347953.5      0.63     210.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:44  347958.3      0.63     210.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:44  347963.6      0.63     210.0       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:44  347963.6      0.63     210.0       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:44  347974.3      0.63     209.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:44  347976.4      0.63     209.7       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:44  347976.4      0.63     209.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:44  347976.4      0.63     209.7       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:44  347978.5      0.63     209.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:44  347987.3      0.63     209.3       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:44  347988.9      0.63     209.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:44  347996.4      0.63     209.0       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:45  348014.4      0.62     208.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:45  348016.3      0.62     208.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:45  348024.0      0.62     208.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:45  348031.5      0.62     208.2       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:45  348034.7      0.62     208.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:45  348040.2      0.62     207.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:45  348051.4      0.62     207.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:45  348057.3      0.62     207.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:45  348064.5      0.62     206.8       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:45  348073.0      0.62     206.6       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:45  348079.6      0.62     206.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:45  348082.5      0.62     206.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:45  348086.8      0.62     206.1       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:45  348097.2      0.62     205.7       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:45  348108.3      0.62     205.4       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:46  348115.0      0.62     205.3       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:46  348125.1      0.62     205.1       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:46  348137.6      0.62     204.8       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:46  348145.3      0.61     204.2       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:46  348153.0      0.61     204.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:46  348160.2      0.61     204.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:46  348164.7      0.61     203.9       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:46  348169.8      0.61     203.9       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:46  348174.6      0.61     203.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:46  348177.0      0.61     203.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:46  348178.6      0.61     203.6       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:46  348183.6      0.61     203.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:46  348188.1      0.61     203.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:46  348196.1      0.61     203.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:46  348199.8      0.61     203.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:47  348210.5      0.61     202.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:47  348212.1      0.61     202.6       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:47  348219.8      0.61     202.5       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:47  348225.4      0.61     202.4       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:47  348226.2      0.61     202.4       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:47  348231.2      0.61     202.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:47  348240.8      0.61     202.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:47  348244.3      0.61     201.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:47  348244.3      0.61     201.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:47  348250.9      0.61     201.7       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:47  348255.2      0.61     201.7       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:47  348262.4      0.61     201.7       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:47  348266.9      0.61     201.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:47  348273.5      0.61     201.4       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:48  348275.7      0.61     201.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:48  348277.3      0.61     201.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:48  348283.6      0.61     201.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:48  348285.8      0.61     201.1       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:48  348291.9      0.61     201.0       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:48  348295.3      0.61     200.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:48  348300.1      0.61     200.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:48  348308.1      0.61     200.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:48  348308.9      0.61     200.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:48  348312.4      0.60     200.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:48  348313.2      0.60     200.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:48  348315.3      0.60     200.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:48  348325.4      0.60     200.0       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:49  348325.1      0.60     200.0       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:49  348327.0      0.60     200.0       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:49  348331.0      0.60     199.8       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:49  348335.0      0.60     199.7       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:49  348341.9      0.60     199.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:49  348344.0      0.60     199.7       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:49  348353.3      0.60     199.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:49  348354.7      0.60     199.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:49  348354.7      0.60     199.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:49  348362.9      0.60     199.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:49  348366.9      0.60     199.1       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:49  348375.4      0.60     199.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  348378.3      0.60     199.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  348382.9      0.60     198.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  348389.5      0.60     198.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  348398.8      0.60     198.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  348404.4      0.60     198.0       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  348406.0      0.60     198.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  348406.8      0.60     198.0       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  348409.7      0.60     198.0       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  348414.8      0.60     197.9       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  348420.4      0.60     197.8       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  348421.4      0.60     197.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  348425.4      0.60     197.8       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  348427.3      0.60     197.8       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  348429.4      0.60     197.8       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  348430.2      0.60     197.7       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  348433.4      0.60     197.6       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  348438.7      0.60     197.4       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  348443.5      0.60     197.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  348448.3      0.60     197.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  348452.0      0.60     197.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  348456.5      0.60     196.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  348466.4      0.60     196.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  348471.4      0.60     196.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  348475.7      0.60     196.6       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  348481.3      0.60     196.6       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  348485.5      0.60     196.5       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  348489.8      0.60     196.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  348495.6      0.60     196.4       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:52  348502.0      0.59     196.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:52  348506.0      0.59     196.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:52  348513.5      0.59     196.1       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:52  348521.4      0.59     196.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:52  348524.4      0.59     195.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:52  348524.4      0.59     195.9       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:52  348528.1      0.59     195.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:52  348528.1      0.59     195.9       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:52  348531.8      0.59     195.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:52  348534.7      0.59     195.7       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:52  348539.3      0.59     195.7       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:52  348543.0      0.59     195.7       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:52  348544.8      0.59     195.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:53  348547.0      0.59     195.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:53  348553.6      0.59     195.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:53  348556.0      0.59     195.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:53  348558.9      0.59     195.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:53  348563.2      0.59     195.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:53  348566.9      0.59     195.1       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:53  348568.8      0.59     195.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:53  348572.5      0.59     195.0       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:53  348571.4      0.59     195.0       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:53  348579.7      0.59     194.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:53  348584.7      0.59     194.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:54  348584.7      0.59     194.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:54  348584.7      0.59     194.8       0.0                          
    0:03:55  348584.7      0.59     194.8       0.0                          
    0:04:03  347898.2      0.64     195.3       0.0                          
    0:04:06  347824.3      0.65     195.4       0.0                          
    0:04:10  347786.5      0.65     195.4       0.0                          
    0:04:10  347784.9      0.65     195.4       0.0                          
    0:04:11  347783.3      0.65     195.4       0.0                          
    0:04:11  347783.3      0.65     195.4       0.0                          
    0:04:11  347783.6      0.59     194.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:11  347783.6      0.59     194.5       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:13  347783.6      0.59     194.5       0.0                          
    0:04:14  347679.3      0.59     195.4       0.0                          
    0:04:14  347676.1      0.59     195.5       0.0                          
    0:04:14  347676.1      0.59     195.5       0.0                          
    0:04:14  347676.1      0.59     195.5       0.0                          
    0:04:14  347676.1      0.59     195.5       0.0                          
    0:04:14  347676.1      0.59     195.5       0.0                          
    0:04:14  347676.1      0.59     195.5       0.0                          
    0:04:15  347677.4      0.59     195.4       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:15  347678.0      0.59     195.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:15  347679.0      0.59     195.3       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:15  347680.1      0.59     195.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:15  347682.5      0.59     195.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:15  347683.0      0.59     195.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:15  347694.2      0.59     195.1       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:15  347695.8      0.59     195.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:15  347696.6      0.59     195.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:15  347700.8      0.59     194.8       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:15  347701.9      0.59     194.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:15  347702.4      0.59     194.8       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:16  347703.0      0.59     194.8       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:16  347703.5      0.59     194.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:16  347704.6      0.59     194.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:16  347704.6      0.59     194.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:16  347706.4      0.59     194.6       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:16  347716.8      0.59     194.6       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:16  347722.4      0.59     194.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:16  347724.8      0.59     194.3       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:16  347730.6      0.59     194.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:16  347732.5      0.59     194.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:16  347732.2      0.59     194.2       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:16  347732.5      0.59     194.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:16  347742.6      0.59     193.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:17  347749.5      0.59     193.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:04:17  347750.0      0.59     193.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:17  347750.0      0.59     193.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:17  347750.8      0.59     193.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:17  347755.1      0.59     193.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:17  347755.9      0.59     193.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:17  347755.1      0.59     193.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:17  347757.5      0.59     193.4       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:17  347760.1      0.59     193.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:17  347761.7      0.59     193.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:17  347761.5      0.59     193.1       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:17  347764.7      0.59     193.0       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:17  347765.7      0.59     192.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:18  347765.7      0.59     192.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:18  347765.7      0.59     192.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:18  347770.0      0.59     192.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:18  347772.7      0.59     192.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:18  347775.3      0.59     192.7       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:18  347775.3      0.59     192.7       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:18  347775.8      0.59     192.6       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:18  347775.8      0.59     192.6       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:04:18  347782.0      0.59     192.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:18  347784.4      0.59     192.5       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:18  347784.4      0.59     192.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:18  347787.3      0.59     192.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:19  347787.8      0.59     192.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:19  347788.3      0.59     192.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:19  347788.3      0.59     192.2       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:19  347788.6      0.59     192.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:19  347795.5      0.59     192.1       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:19  347795.5      0.59     192.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:19  347797.7      0.59     192.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:19  347802.2      0.59     191.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:19  347804.8      0.59     191.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:19  347809.4      0.59     191.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:19  347809.6      0.59     191.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:20  347804.0      0.59     191.6       0.0                          
    0:04:21  347760.1      0.59     191.6       0.0                          
    0:04:31  347692.3      0.59     191.6       0.0                          
    0:04:32  347581.4      0.59     191.6       0.0                          
    0:04:33  347470.5      0.59     191.6       0.0                          
    0:04:33  347359.6      0.59     191.6       0.0                          
    0:04:34  347247.0      0.59     191.6       0.0                          
    0:04:35  347136.1      0.59     191.6       0.0                          
    0:04:35  347025.2      0.59     191.6       0.0                          
    0:04:36  346914.3      0.59     191.6       0.0                          
    0:04:36  346803.3      0.59     191.6       0.0                          
    0:04:37  346692.4      0.59     191.6       0.0                          
    0:04:37  346581.5      0.59     191.6       0.0                          
    0:04:38  346470.6      0.59     191.6       0.0                          
    0:04:38  346358.9      0.59     191.6       0.0                          
    0:04:39  346248.7      0.59     191.6       0.0                          
    0:04:39  346137.0      0.59     191.6       0.0                          
    0:04:40  346026.9      0.59     191.6       0.0                          
    0:04:40  345943.9      0.59     191.6       0.0                          
    0:04:40  345899.2      0.59     191.6       0.0                          
    0:04:41  345848.9      0.59     191.6       0.0                          
    0:04:41  345793.1      0.59     191.6       0.0                          
    0:04:41  345736.4      0.59     191.6       0.0                          
    0:04:42  345679.0      0.59     191.5       0.0                          
    0:04:42  345629.5      0.59     191.5       0.0                          
    0:04:43  345572.0      0.59     191.5       0.0                          
    0:04:43  345510.6      0.59     191.5       0.0                          
    0:04:43  345459.5      0.59     191.5       0.0                          
    0:04:44  345390.9      0.59     191.5       0.0                          
    0:04:44  345332.6      0.59     191.5       0.0                          
    0:04:45  345263.2      0.59     191.5       0.0                          
    0:04:45  345210.5      0.59     191.3       0.0                          
    0:04:46  345136.3      0.59     191.3       0.0                          
    0:04:46  345076.5      0.59     191.3       0.0                          
    0:04:47  345007.0      0.59     191.3       0.0                          
    0:04:47  344932.0      0.59     191.3       0.0                          
    0:04:48  344861.5      0.59     191.3       0.0                          
    0:04:48  344787.3      0.59     191.3       0.0                          
    0:04:49  344709.9      0.59     191.3       0.0                          
    0:04:49  344636.8      0.59     191.3       0.0                          
    0:04:50  344562.8      0.59     191.3       0.0                          
    0:04:50  344488.3      0.59     191.3       0.0                          
    0:04:51  344412.3      0.59     191.3       0.0                          
    0:04:51  344358.0      0.59     191.3       0.0                          
    0:04:51  344354.8      0.59     191.2       0.0                          
    0:04:52  344347.1      0.59     191.2       0.0                          
    0:04:52  344343.1      0.59     191.2       0.0                          
    0:04:53  344313.1      0.59     191.2       0.0                          
    0:04:54  344255.6      0.59     191.2       0.0                          
    0:04:57  344248.9      0.59     191.1       0.0                          
    0:04:58  344246.6      0.59     191.1       0.0                          
    0:04:59  344243.4      0.59     191.1       0.0                          
    0:04:59  344242.6      0.59     191.1       0.0                          
    0:05:00  344238.6      0.59     190.9       0.0                          
    0:05:00  344235.4      0.59     190.9       0.0                          
    0:05:01  344231.7      0.59     190.9       0.0                          
    0:05:01  344230.1      0.59     190.9       0.0                          
    0:05:01  344225.8      0.59     190.9       0.0                          
    0:05:02  344224.2      0.59     190.9       0.0                          
    0:05:03  344220.2      0.59     190.9       0.0                          
    0:05:03  344217.8      0.59     190.9       0.0                          
    0:05:04  344206.7      0.59     190.9       0.0                          
    0:05:05  344184.8      0.59     191.5       0.0                          
    0:05:05  344183.8      0.59     191.6       0.0                          
    0:05:05  344183.8      0.59     191.6       0.0                          
    0:05:05  344183.8      0.59     191.6       0.0                          
    0:05:06  344183.8      0.59     191.6       0.0                          
    0:05:06  344183.8      0.59     191.6       0.0                          
    0:05:06  344183.8      0.59     191.6       0.0                          
    0:05:06  344184.6      0.59     191.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:06  344186.2      0.59     191.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:06  344187.8      0.59     191.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:06  344189.9      0.59     191.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:06  344190.2      0.59     191.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:06  344190.7      0.59     191.3       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:06  344191.2      0.59     191.1       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:06  344192.6      0.59     191.1       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:06  344195.5      0.59     191.0       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:07  344201.9      0.59     191.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:07  344202.4      0.59     191.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:07  344207.5      0.59     191.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:07  344207.5      0.59     191.0       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:05:07  344207.5      0.59     190.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:05:07  344209.6      0.59     190.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:07  344212.8      0.59     190.4       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:07  344212.8      0.59     190.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:07  344214.1      0.59     190.3       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:07  344214.1      0.59     190.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:07  344217.3      0.59     190.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:07  344219.2      0.59     190.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:08  344220.2      0.58     190.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:08  344220.8      0.58     190.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:08  344224.5      0.58     190.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_16_0' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/path/reset': 1603 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 39624 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_16_0
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 22:33:14 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_16_0' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             160450.934973
Buf/Inv area:                     6575.785954
Noncombinational area:          183773.541590
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                344224.476562
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_16_0
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 22:33:28 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_16_0         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  84.8790 mW   (89%)
  Net Switching Power  =  10.6953 mW   (11%)
                         ---------
Total Dynamic Power    =  95.5744 mW  (100%)

Cell Leakage Power     =   7.1024 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       8.0393e+04        1.0336e+03        3.1239e+06        8.4549e+04  (  82.34%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  4.4879e+03        9.6618e+03        3.9786e+06        1.8128e+04  (  17.66%)
--------------------------------------------------------------------------------------------------
Total          8.4881e+04 uW     1.0695e+04 uW     7.1024e+06 nW     1.0268e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_16_0
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 22:33:29 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[14].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_16_0     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[14].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[14].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[14].path/Mat_a_Mem/Mem/data_out_tri[1]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[14].path/Mat_a_Mem/Mem/data_out[1] (memory_b16_SIZE32_LOGSIZE5_36)
                                                          0.00       0.22 f
  path/genblk1[14].path/Mat_a_Mem/data_out[1] (seqMemory_b16_SIZE32_36)
                                                          0.00       0.22 f
  path/genblk1[14].path/path/in0[1] (mac_b16_g0_18)       0.00       0.22 f
  path/genblk1[14].path/path/mult_21/a[1] (mac_b16_g0_18_DW_mult_tc_0)
                                                          0.00       0.22 f
  path/genblk1[14].path/path/mult_21/U834/ZN (INV_X1)     0.04       0.26 r
  path/genblk1[14].path/path/mult_21/U541/Z (BUF_X2)      0.04       0.30 r
  path/genblk1[14].path/path/mult_21/U642/Z (XOR2_X1)     0.07       0.37 r
  path/genblk1[14].path/path/mult_21/U610/Z (BUF_X1)      0.04       0.40 r
  path/genblk1[14].path/path/mult_21/U874/ZN (OAI22_X1)
                                                          0.03       0.44 f
  path/genblk1[14].path/path/mult_21/U187/S (HA_X1)       0.08       0.51 f
  path/genblk1[14].path/path/mult_21/U79/CO (FA_X1)       0.10       0.61 f
  path/genblk1[14].path/path/mult_21/U802/ZN (NAND2_X1)
                                                          0.05       0.66 r
  path/genblk1[14].path/path/mult_21/U662/ZN (NAND3_X1)
                                                          0.04       0.70 f
  path/genblk1[14].path/path/mult_21/U703/ZN (NAND2_X1)
                                                          0.04       0.74 r
  path/genblk1[14].path/path/mult_21/U705/ZN (NAND3_X1)
                                                          0.04       0.77 f
  path/genblk1[14].path/path/mult_21/U710/ZN (NAND2_X1)
                                                          0.03       0.81 r
  path/genblk1[14].path/path/mult_21/U661/ZN (NAND3_X1)
                                                          0.04       0.85 f
  path/genblk1[14].path/path/mult_21/U675/ZN (NAND2_X1)
                                                          0.03       0.88 r
  path/genblk1[14].path/path/mult_21/U678/ZN (NAND3_X1)
                                                          0.04       0.92 f
  path/genblk1[14].path/path/mult_21/U546/ZN (NAND2_X1)
                                                          0.04       0.96 r
  path/genblk1[14].path/path/mult_21/U549/ZN (NAND3_X1)
                                                          0.04       1.00 f
  path/genblk1[14].path/path/mult_21/U627/ZN (NAND2_X1)
                                                          0.04       1.04 r
  path/genblk1[14].path/path/mult_21/U608/ZN (NAND3_X1)
                                                          0.04       1.08 f
  path/genblk1[14].path/path/mult_21/U740/ZN (NAND2_X1)
                                                          0.03       1.12 r
  path/genblk1[14].path/path/mult_21/U742/ZN (NAND3_X1)
                                                          0.04       1.16 f
  path/genblk1[14].path/path/mult_21/U746/ZN (NAND2_X1)
                                                          0.04       1.19 r
  path/genblk1[14].path/path/mult_21/U580/ZN (NAND3_X1)
                                                          0.04       1.23 f
  path/genblk1[14].path/path/mult_21/U615/ZN (NAND2_X1)
                                                          0.04       1.28 r
  path/genblk1[14].path/path/mult_21/U585/ZN (NAND3_X1)
                                                          0.04       1.31 f
  path/genblk1[14].path/path/mult_21/U669/ZN (NAND2_X1)
                                                          0.03       1.34 r
  path/genblk1[14].path/path/mult_21/U672/ZN (NAND3_X1)
                                                          0.04       1.39 f
  path/genblk1[14].path/path/mult_21/U633/ZN (NAND2_X1)
                                                          0.04       1.42 r
  path/genblk1[14].path/path/mult_21/U635/ZN (NAND3_X1)
                                                          0.04       1.47 f
  path/genblk1[14].path/path/mult_21/U728/ZN (NAND2_X1)
                                                          0.04       1.51 r
  path/genblk1[14].path/path/mult_21/U717/ZN (NAND3_X1)
                                                          0.04       1.55 f
  path/genblk1[14].path/path/mult_21/U734/ZN (NAND2_X1)
                                                          0.04       1.59 r
  path/genblk1[14].path/path/mult_21/U576/ZN (NAND3_X1)
                                                          0.04       1.62 f
  path/genblk1[14].path/path/mult_21/U620/ZN (NAND2_X1)
                                                          0.03       1.66 r
  path/genblk1[14].path/path/mult_21/U623/ZN (NAND3_X1)
                                                          0.04       1.70 f
  path/genblk1[14].path/path/mult_21/U768/ZN (NAND2_X1)
                                                          0.04       1.73 r
  path/genblk1[14].path/path/mult_21/U761/ZN (NAND3_X1)
                                                          0.04       1.77 f
  path/genblk1[14].path/path/mult_21/U779/ZN (NAND2_X1)
                                                          0.04       1.81 r
  path/genblk1[14].path/path/mult_21/U597/ZN (NAND3_X1)
                                                          0.04       1.85 f
  path/genblk1[14].path/path/mult_21/U784/ZN (NAND2_X1)
                                                          0.04       1.88 r
  path/genblk1[14].path/path/mult_21/U787/ZN (NAND3_X1)
                                                          0.04       1.92 f
  path/genblk1[14].path/path/mult_21/U793/ZN (NAND2_X1)
                                                          0.04       1.96 r
  path/genblk1[14].path/path/mult_21/U795/ZN (NAND3_X1)
                                                          0.04       2.00 f
  path/genblk1[14].path/path/mult_21/U753/ZN (NAND2_X1)
                                                          0.03       2.03 r
  path/genblk1[14].path/path/mult_21/U755/ZN (NAND3_X1)
                                                          0.04       2.07 f
  path/genblk1[14].path/path/mult_21/U684/ZN (NAND2_X1)
                                                          0.04       2.11 r
  path/genblk1[14].path/path/mult_21/U687/ZN (NAND3_X1)
                                                          0.04       2.15 f
  path/genblk1[14].path/path/mult_21/U601/ZN (NAND2_X1)
                                                          0.04       2.19 r
  path/genblk1[14].path/path/mult_21/U603/ZN (NAND3_X1)
                                                          0.04       2.23 f
  path/genblk1[14].path/path/mult_21/U715/ZN (NAND2_X1)
                                                          0.04       2.27 r
  path/genblk1[14].path/path/mult_21/U636/ZN (NAND3_X1)
                                                          0.04       2.31 f
  path/genblk1[14].path/path/mult_21/U721/ZN (NAND2_X1)
                                                          0.04       2.34 r
  path/genblk1[14].path/path/mult_21/U724/ZN (NAND3_X1)
                                                          0.04       2.38 f
  path/genblk1[14].path/path/mult_21/U697/ZN (NAND2_X1)
                                                          0.04       2.42 r
  path/genblk1[14].path/path/mult_21/U604/ZN (NAND3_X1)
                                                          0.04       2.46 f
  path/genblk1[14].path/path/mult_21/U758/ZN (NAND2_X1)
                                                          0.03       2.49 r
  path/genblk1[14].path/path/mult_21/U658/ZN (NAND3_X1)
                                                          0.04       2.53 f
  path/genblk1[14].path/path/mult_21/U773/ZN (NAND2_X1)
                                                          0.03       2.56 r
  path/genblk1[14].path/path/mult_21/U775/ZN (NAND3_X1)
                                                          0.04       2.60 f
  path/genblk1[14].path/path/mult_21/U52/S (FA_X1)        0.14       2.73 r
  path/genblk1[14].path/path/mult_21/product[30] (mac_b16_g0_18_DW_mult_tc_0)
                                                          0.00       2.73 r
  path/genblk1[14].path/path/add_27/A[30] (mac_b16_g0_18_DW01_add_0)
                                                          0.00       2.73 r
  path/genblk1[14].path/path/add_27/U1_30/CO (FA_X1)      0.08       2.81 r
  path/genblk1[14].path/path/add_27/U95/ZN (XNOR2_X1)     0.06       2.87 r
  path/genblk1[14].path/path/add_27/SUM[31] (mac_b16_g0_18_DW01_add_0)
                                                          0.00       2.87 r
  path/genblk1[14].path/path/out[31] (mac_b16_g0_18)      0.00       2.87 r
  path/genblk1[14].path/genblk1.Vec_y_Mem/data_in[31] (seqMemory_b32_SIZE1_18)
                                                          0.00       2.87 r
  path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/data_in[31] (memory_b32_SIZE1_LOGSIZE1_18)
                                                          0.00       2.87 r
  path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/U106/ZN (INV_X1)
                                                          0.02       2.89 f
  path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/U107/ZN (OAI22_X1)
                                                          0.05       2.94 r
  path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D (DFF_X1)
                                                          0.01       2.95 r
  data arrival time                                                  2.95

  clock clk (rise edge)                                   2.40       2.40
  clock network delay (ideal)                             0.00       2.40
  path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/CK (DFF_X1)
                                                          0.00       2.40 r
  library setup time                                     -0.04       2.36
  data required time                                                 2.36
  --------------------------------------------------------------------------
  data required time                                                 2.36
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.58


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b16_g0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
