// Seed: 3032271574
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  not primCall (id_1, id_2);
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_6,
      id_6
  );
  input wire id_1;
endmodule
module module_2;
  supply1 [1 'b0 : 1] id_1 = -1;
endmodule
