\doxysection{Class List}
Here are the classes, structs, unions and interfaces with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\mbox{\hyperlink{structBOT__CBWTypeDef_1_1____CBW}{B\+O\+T\+\_\+\+C\+B\+W\+Type\+Def\+::\+\_\+\+\_\+\+C\+BW}} }{\pageref{structBOT__CBWTypeDef_1_1____CBW}}{}
\item\contentsline{section}{\mbox{\hyperlink{structBOT__CSWTypeDef_1_1____CSW}{B\+O\+T\+\_\+\+C\+S\+W\+Type\+Def\+::\+\_\+\+\_\+\+C\+SW}} }{\pageref{structBOT__CSWTypeDef_1_1____CSW}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct____DMA__HandleTypeDef}{\+\_\+\+\_\+\+D\+M\+A\+\_\+\+Handle\+Type\+Def}} \\*D\+MA handle Structure definition }{\pageref{struct____DMA__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct____iar__u32}{\+\_\+\+\_\+iar\+\_\+u32}} }{\pageref{struct____iar__u32}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct____UART__HandleTypeDef}{\+\_\+\+\_\+\+U\+A\+R\+T\+\_\+\+Handle\+Type\+Def}} \\*U\+A\+RT handle Structure definition }{\pageref{struct____UART__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__ConfigurationDescriptor}{\+\_\+\+Configuration\+Descriptor}} }{\pageref{struct__ConfigurationDescriptor}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__DescHeader}{\+\_\+\+Desc\+Header}} }{\pageref{struct__DescHeader}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__DeviceDescriptor}{\+\_\+\+Device\+Descriptor}} }{\pageref{struct__DeviceDescriptor}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__EndpointDescriptor}{\+\_\+\+Endpoint\+Descriptor}} }{\pageref{struct__EndpointDescriptor}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__FDID}{\+\_\+\+F\+D\+ID}} }{\pageref{struct__FDID}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__InterfaceDescriptor}{\+\_\+\+Interface\+Descriptor}} }{\pageref{struct__InterfaceDescriptor}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__MSC__Process}{\+\_\+\+M\+S\+C\+\_\+\+Process}} }{\pageref{struct__MSC__Process}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__USB__Setup_1_1__SetupPkt__Struc}{\+\_\+\+U\+S\+B\+\_\+\+Setup\+::\+\_\+\+Setup\+Pkt\+\_\+\+Struc}} }{\pageref{struct__USB__Setup_1_1__SetupPkt__Struc}}{}
\item\contentsline{section}{\mbox{\hyperlink{union__USB__Setup}{\+\_\+\+U\+S\+B\+\_\+\+Setup}} }{\pageref{union__USB__Setup}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct__USBH__HandleTypeDef}{\+\_\+\+U\+S\+B\+H\+\_\+\+Handle\+Type\+Def}} }{\pageref{struct__USBH__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structADC__Common__TypeDef}{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}} }{\pageref{structADC__Common__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structADC__TypeDef}{A\+D\+C\+\_\+\+Type\+Def}} \\*Analog to Digital Converter ~\newline
 }{\pageref{structADC__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionAPSR__Type}{A\+P\+S\+R\+\_\+\+Type}} \\*Union type to access the Application Program Status Register (A\+P\+SR) }{\pageref{unionAPSR__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structARM__MPU__Region__t}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+Region\+\_\+t}} }{\pageref{structARM__MPU__Region__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionBOT__CBWTypeDef}{B\+O\+T\+\_\+\+C\+B\+W\+Type\+Def}} }{\pageref{unionBOT__CBWTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionBOT__CSWTypeDef}{B\+O\+T\+\_\+\+C\+S\+W\+Type\+Def}} }{\pageref{unionBOT__CSWTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structBOT__HandleTypeDef}{B\+O\+T\+\_\+\+Handle\+Type\+Def}} }{\pageref{structBOT__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structuint16__t__uint8__t_1_1BW}{uint16\+\_\+t\+\_\+uint8\+\_\+t\+::\+BW}} }{\pageref{structuint16__t__uint8__t_1_1BW}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCAN__FIFOMailBox__TypeDef}{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def}} \\*Controller Area Network F\+I\+F\+O\+Mail\+Box }{\pageref{structCAN__FIFOMailBox__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCAN__FilterRegister__TypeDef}{C\+A\+N\+\_\+\+Filter\+Register\+\_\+\+Type\+Def}} \\*Controller Area Network Filter\+Register }{\pageref{structCAN__FilterRegister__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCAN__TxMailBox__TypeDef}{C\+A\+N\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def}} \\*Controller Area Network Tx\+Mail\+Box }{\pageref{structCAN__TxMailBox__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCAN__TypeDef}{C\+A\+N\+\_\+\+Type\+Def}} \\*Controller Area Network }{\pageref{structCAN__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionCONTROL__Type}{C\+O\+N\+T\+R\+O\+L\+\_\+\+Type}} \\*Union type to access the Control Registers (C\+O\+N\+T\+R\+OL) }{\pageref{unionCONTROL__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCoreDebug__Type}{Core\+Debug\+\_\+\+Type}} \\*Structure type to access the Core Debug Register (Core\+Debug) }{\pageref{structCoreDebug__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCRC__TypeDef}{C\+R\+C\+\_\+\+Type\+Def}} \\*C\+RC calculation unit }{\pageref{structCRC__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDAC__TypeDef}{D\+A\+C\+\_\+\+Type\+Def}} \\*Digital to Analog Converter }{\pageref{structDAC__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDBGMCU__TypeDef}{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}} \\*Debug M\+CU }{\pageref{structDBGMCU__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDCMI__TypeDef}{D\+C\+M\+I\+\_\+\+Type\+Def}} \\*D\+C\+MI }{\pageref{structDCMI__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDIR}{D\+IR}} }{\pageref{structDIR}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDisk__drvTypeDef}{Disk\+\_\+drv\+Type\+Def}} \\*Global Disk IO Drivers structure definition }{\pageref{structDisk__drvTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDiskio__drvTypeDef}{Diskio\+\_\+drv\+Type\+Def}} \\*Disk IO Driver structure definition }{\pageref{structDiskio__drvTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDMA2D__TypeDef}{D\+M\+A2\+D\+\_\+\+Type\+Def}} \\*D\+M\+A2D Controller }{\pageref{structDMA2D__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDMA__InitTypeDef}{D\+M\+A\+\_\+\+Init\+Type\+Def}} \\*D\+MA Configuration Structure definition }{\pageref{structDMA__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDMA__Stream__TypeDef}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} \\*D\+MA Controller }{\pageref{structDMA__Stream__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDMA__TypeDef}{D\+M\+A\+\_\+\+Type\+Def}} }{\pageref{structDMA__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDWT__Type}{D\+W\+T\+\_\+\+Type}} \\*Structure type to access the Data Watchpoint and Trace Register (D\+WT) }{\pageref{structDWT__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structETH__TypeDef}{E\+T\+H\+\_\+\+Type\+Def}} \\*Ethernet M\+AC }{\pageref{structETH__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structEXTI__ConfigTypeDef}{E\+X\+T\+I\+\_\+\+Config\+Type\+Def}} \\*E\+X\+TI Configuration structure definition }{\pageref{structEXTI__ConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structEXTI__HandleTypeDef}{E\+X\+T\+I\+\_\+\+Handle\+Type\+Def}} \\*E\+X\+TI Handle structure definition }{\pageref{structEXTI__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structEXTI__TypeDef}{E\+X\+T\+I\+\_\+\+Type\+Def}} \\*External Interrupt/\+Event Controller }{\pageref{structEXTI__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFATFS}{F\+A\+T\+FS}} }{\pageref{structFATFS}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFIL}{F\+IL}} }{\pageref{structFIL}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFILINFO}{F\+I\+L\+I\+N\+FO}} }{\pageref{structFILINFO}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFLASH__EraseInitTypeDef}{F\+L\+A\+S\+H\+\_\+\+Erase\+Init\+Type\+Def}} \\*F\+L\+A\+SH Erase structure definition }{\pageref{structFLASH__EraseInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFLASH__OBProgramInitTypeDef}{F\+L\+A\+S\+H\+\_\+\+O\+B\+Program\+Init\+Type\+Def}} \\*F\+L\+A\+SH Option Bytes Program structure definition }{\pageref{structFLASH__OBProgramInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFLASH__ProcessTypeDef}{F\+L\+A\+S\+H\+\_\+\+Process\+Type\+Def}} \\*F\+L\+A\+SH handle Structure definition ~\newline
 }{\pageref{structFLASH__ProcessTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFLASH__TypeDef}{F\+L\+A\+S\+H\+\_\+\+Type\+Def}} \\*F\+L\+A\+SH Registers }{\pageref{structFLASH__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFMC__Bank1__TypeDef}{F\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def}} \\*Flexible Memory Controller }{\pageref{structFMC__Bank1__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFMC__Bank1E__TypeDef}{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \\*Flexible Memory Controller Bank1E }{\pageref{structFMC__Bank1E__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFMC__Bank2__3__TypeDef}{F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}} \\*Flexible Memory Controller Bank2 }{\pageref{structFMC__Bank2__3__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFMC__Bank4__TypeDef}{F\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}} \\*Flexible Memory Controller Bank4 }{\pageref{structFMC__Bank4__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFMC__Bank5__6__TypeDef}{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}} \\*Flexible Memory Controller Bank5\+\_\+6 }{\pageref{structFMC__Bank5__6__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFPU__Type}{F\+P\+U\+\_\+\+Type}} \\*Structure type to access the Floating Point Unit (F\+PU) }{\pageref{structFPU__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structGPIO__InitTypeDef}{G\+P\+I\+O\+\_\+\+Init\+Type\+Def}} \\*G\+P\+IO Init structure definition ~\newline
 }{\pageref{structGPIO__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}} \\*General Purpose I/O }{\pageref{structGPIO__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structI2C__TypeDef}{I2\+C\+\_\+\+Type\+Def}} \\*Inter-\/integrated Circuit Interface }{\pageref{structI2C__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionIPSR__Type}{I\+P\+S\+R\+\_\+\+Type}} \\*Union type to access the Interrupt Program Status Register (I\+P\+SR) }{\pageref{unionIPSR__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structITM__Type}{I\+T\+M\+\_\+\+Type}} \\*Structure type to access the Instrumentation Trace Macrocell Register (I\+TM) }{\pageref{structITM__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structIWDG__TypeDef}{I\+W\+D\+G\+\_\+\+Type\+Def}} \\*Independent W\+A\+T\+C\+H\+D\+OG }{\pageref{structIWDG__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structLTDC__Layer__TypeDef}{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}} \\*L\+C\+D-\/\+T\+FT Display layer x Controller }{\pageref{structLTDC__Layer__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structLTDC__TypeDef}{L\+T\+D\+C\+\_\+\+Type\+Def}} \\*L\+C\+D-\/\+T\+FT Display Controller }{\pageref{structLTDC__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structMSC__LUNTypeDef}{M\+S\+C\+\_\+\+L\+U\+N\+Type\+Def}} }{\pageref{structMSC__LUNTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structNVIC__Type}{N\+V\+I\+C\+\_\+\+Type}} \\*Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC) }{\pageref{structNVIC__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structpdm__fir__filter__config__t}{pdm\+\_\+fir\+\_\+filter\+\_\+config\+\_\+t}} \\*Struct Containing the Config of the Filter }{\pageref{structpdm__fir__filter__config__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structpdm__fir__filter__t}{pdm\+\_\+fir\+\_\+filter\+\_\+t}} \\*Struct Containing the filter internal Data }{\pageref{structpdm__fir__filter__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structPWR__PVDTypeDef}{P\+W\+R\+\_\+\+P\+V\+D\+Type\+Def}} \\*P\+WR P\+VD configuration structure definition }{\pageref{structPWR__PVDTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structPWR__TypeDef}{P\+W\+R\+\_\+\+Type\+Def}} \\*Power Control }{\pageref{structPWR__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRCC__ClkInitTypeDef}{R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def}} \\*R\+CC System, A\+HB and A\+PB busses clock configuration structure definition }{\pageref{structRCC__ClkInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRCC__OscInitTypeDef}{R\+C\+C\+\_\+\+Osc\+Init\+Type\+Def}} \\*R\+CC Internal/\+External Oscillator (H\+SE, H\+SI, L\+SE and L\+SI) configuration structure definition }{\pageref{structRCC__OscInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRCC__PLLInitTypeDef}{R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def}} \\*R\+CC P\+LL configuration structure definition }{\pageref{structRCC__PLLInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRCC__TypeDef}{R\+C\+C\+\_\+\+Type\+Def}} \\*Reset and Clock Control }{\pageref{structRCC__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRNG__TypeDef}{R\+N\+G\+\_\+\+Type\+Def}} \\*R\+NG }{\pageref{structRNG__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRTC__TypeDef}{R\+T\+C\+\_\+\+Type\+Def}} \\*Real-\/\+Time Clock }{\pageref{structRTC__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSAI__Block__TypeDef}{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}} }{\pageref{structSAI__Block__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSAI__TypeDef}{S\+A\+I\+\_\+\+Type\+Def}} \\*Serial Audio Interface }{\pageref{structSAI__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSCB__Type}{S\+C\+B\+\_\+\+Type}} \\*Structure type to access the System Control Block (S\+CB) }{\pageref{structSCB__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSCnSCB__Type}{S\+Cn\+S\+C\+B\+\_\+\+Type}} \\*Structure type to access the System Control and ID Register not in the S\+CB }{\pageref{structSCnSCB__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSCSI__CapacityTypeDef}{S\+C\+S\+I\+\_\+\+Capacity\+Type\+Def}} }{\pageref{structSCSI__CapacityTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSCSI__SenseTypeDef}{S\+C\+S\+I\+\_\+\+Sense\+Type\+Def}} }{\pageref{structSCSI__SenseTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSCSI__StdInquiryDataTypeDef}{S\+C\+S\+I\+\_\+\+Std\+Inquiry\+Data\+Type\+Def}} }{\pageref{structSCSI__StdInquiryDataTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSDIO__TypeDef}{S\+D\+I\+O\+\_\+\+Type\+Def}} \\*SD host Interface }{\pageref{structSDIO__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSPI__TypeDef}{S\+P\+I\+\_\+\+Type\+Def}} \\*Serial Peripheral Interface }{\pageref{structSPI__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSYSCFG__TypeDef}{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}} \\*System configuration controller }{\pageref{structSYSCFG__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSysTick__Type}{Sys\+Tick\+\_\+\+Type}} \\*Structure type to access the System Timer (Sys\+Tick) }{\pageref{structSysTick__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__Base__InitTypeDef}{T\+I\+M\+\_\+\+Base\+\_\+\+Init\+Type\+Def}} \\*T\+IM Time base Configuration Structure definition }{\pageref{structTIM__Base__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef}{T\+I\+M\+\_\+\+Break\+Dead\+Time\+Config\+Type\+Def}} \\*T\+IM Break input(s) and Dead time configuration Structure definition }{\pageref{structTIM__BreakDeadTimeConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__ClearInputConfigTypeDef}{T\+I\+M\+\_\+\+Clear\+Input\+Config\+Type\+Def}} \\*T\+IM Clear Input Configuration Handle Structure definition }{\pageref{structTIM__ClearInputConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__ClockConfigTypeDef}{T\+I\+M\+\_\+\+Clock\+Config\+Type\+Def}} \\*Clock Configuration Handle Structure definition }{\pageref{structTIM__ClockConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__Encoder__InitTypeDef}{T\+I\+M\+\_\+\+Encoder\+\_\+\+Init\+Type\+Def}} \\*T\+IM Encoder Configuration Structure definition }{\pageref{structTIM__Encoder__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__HallSensor__InitTypeDef}{T\+I\+M\+\_\+\+Hall\+Sensor\+\_\+\+Init\+Type\+Def}} \\*T\+IM Hall sensor Configuration Structure definition }{\pageref{structTIM__HallSensor__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} \\*T\+IM Time Base Handle Structure definition }{\pageref{structTIM__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__IC__InitTypeDef}{T\+I\+M\+\_\+\+I\+C\+\_\+\+Init\+Type\+Def}} \\*T\+IM Input Capture Configuration Structure definition }{\pageref{structTIM__IC__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__MasterConfigTypeDef}{T\+I\+M\+\_\+\+Master\+Config\+Type\+Def}} \\*T\+IM Master configuration Structure definition }{\pageref{structTIM__MasterConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__OC__InitTypeDef}{T\+I\+M\+\_\+\+O\+C\+\_\+\+Init\+Type\+Def}} \\*T\+IM Output Compare Configuration Structure definition }{\pageref{structTIM__OC__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__OnePulse__InitTypeDef}{T\+I\+M\+\_\+\+One\+Pulse\+\_\+\+Init\+Type\+Def}} \\*T\+IM One Pulse Mode Configuration Structure definition }{\pageref{structTIM__OnePulse__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__SlaveConfigTypeDef}{T\+I\+M\+\_\+\+Slave\+Config\+Type\+Def}} \\*T\+IM Slave configuration Structure definition }{\pageref{structTIM__SlaveConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__TypeDef}{T\+I\+M\+\_\+\+Type\+Def}} \\*T\+IM }{\pageref{structTIM__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTPI__Type}{T\+P\+I\+\_\+\+Type}} \\*Structure type to access the Trace Port Interface Register (T\+PI) }{\pageref{structTPI__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structUART__InitTypeDef}{U\+A\+R\+T\+\_\+\+Init\+Type\+Def}} \\*U\+A\+RT Init Structure definition }{\pageref{structUART__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionuint16__t__uint8__t}{uint16\+\_\+t\+\_\+uint8\+\_\+t}} }{\pageref{unionuint16__t__uint8__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structUSART__TypeDef}{U\+S\+A\+R\+T\+\_\+\+Type\+Def}} \\*Universal Synchronous Asynchronous Receiver Transmitter }{\pageref{structUSART__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structUSB__OTG__DeviceTypeDef}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}} \\*U\+S\+B\+\_\+\+O\+T\+G\+\_\+device\+\_\+\+Registers }{\pageref{structUSB__OTG__DeviceTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structUSB__OTG__GlobalTypeDef}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}} \\*U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Core\+\_\+\+Registers }{\pageref{structUSB__OTG__GlobalTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structUSB__OTG__HostChannelTypeDef}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def}} \\*U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers }{\pageref{structUSB__OTG__HostChannelTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structUSB__OTG__HostTypeDef}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def}} \\*U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+\_\+\+Mode\+\_\+\+Register\+\_\+\+Structures }{\pageref{structUSB__OTG__HostTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structUSB__OTG__INEndpointTypeDef}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+Endpoint\+Type\+Def}} \\*U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Register }{\pageref{structUSB__OTG__INEndpointTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structUSB__OTG__OUTEndpointTypeDef}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+Endpoint\+Type\+Def}} \\*U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Registers }{\pageref{structUSB__OTG__OUTEndpointTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structUSBH__ClassTypeDef}{U\+S\+B\+H\+\_\+\+Class\+Type\+Def}} }{\pageref{structUSBH__ClassTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structUSBH__CtrlTypeDef}{U\+S\+B\+H\+\_\+\+Ctrl\+Type\+Def}} }{\pageref{structUSBH__CtrlTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structUSBH__DeviceTypeDef}{U\+S\+B\+H\+\_\+\+Device\+Type\+Def}} }{\pageref{structUSBH__DeviceTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structWWDG__TypeDef}{W\+W\+D\+G\+\_\+\+Type\+Def}} \\*Window W\+A\+T\+C\+H\+D\+OG }{\pageref{structWWDG__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionxPSR__Type}{x\+P\+S\+R\+\_\+\+Type}} \\*Union type to access the Special-\/\+Purpose Program Status Registers (x\+P\+SR) }{\pageref{unionxPSR__Type}}{}
\end{DoxyCompactList}
