```
module top_module (
    input clk,
    input d,
    output reg q
);

    reg q_pos;
    reg q_neg;

    always @(posedge clk) begin
        q_pos <= d;
    end

    always @(negedge clk) begin
        q_neg <= d;
    end

    always @(*) begin
        q = q_pos | q_neg;
    end

endmodule
```