Reading OpenROAD database at '/content/openlane_run/10-openroad-globalrouting/sort.odb'…
Reading library file at '/content/openlane_run/tmp/efcb71ff3eba47aaaf80056ae7b936b7.lib'…
Reading design constraints file at '/content/openlane/scripts/base.sdc'…
[WARNING STA-0337] port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[WARNING STA-0337] port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0559] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[WARNING STA-0376] cell 'sky130_fd_sc_hd__a2111oi_0' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__a21boi_0' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__and2_0' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__buf_16' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__clkdlybuf4s15_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__clkdlybuf4s18_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__fa_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_bleeder_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkbufkapwr_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkbufkapwr_16' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkbufkapwr_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkbufkapwr_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkbufkapwr_8' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkinvkapwr_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkinvkapwr_16' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkinvkapwr_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkinvkapwr_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_clkinvkapwr_8' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_decapkapwr_6' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_decapkapwr_8' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_inputiso0n_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_inputiso0p_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_inputiso1n_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_inputiso1p_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_inputisolatch_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_isobufsrc_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_isobufsrc_16' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_isobufsrc_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_isobufsrc_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_isobufsrc_8' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_isobufsrckapwr_16' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__mux4_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__o21ai_0' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__o311ai_0' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__or2_0' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__probe_p_8' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__probec_p_8' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__xor3_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__xor3_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__xor3_4' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__xnor3_1' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__xnor3_2' not found.
[WARNING STA-0376] cell 'sky130_fd_sc_hd__xnor3_4' not found.
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   sort
Die area:                 ( 0 0 ) ( 617240 627960 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     24654
Number of terminals:      258
Number of snets:          2
Number of nets:           19186

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
[INFO DRT-0164] Number of unique instances = 341.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 547806.
[INFO DRT-0033] mcon shape region query size = 313050.
[INFO DRT-0033] met1 shape region query size = 63416.
[INFO DRT-0033] via shape region query size = 4460.
[INFO DRT-0033] met2 shape region query size = 2676.
[INFO DRT-0033] via2 shape region query size = 3568.
[INFO DRT-0033] met3 shape region query size = 2932.
[INFO DRT-0033] via3 shape region query size = 3568.
[INFO DRT-0033] met4 shape region query size = 940.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1451 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 335 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0084]   Complete 12520 groups.
#scanned instances     = 24654
#unique  instances     = 341
#stdCellGenAp          = 10049
#stdCellValidPlanarAp  = 37
#stdCellValidViaAp     = 7873
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 68569
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:06:02, elapsed time = 00:04:06, memory = 244.78 (MB), peak = 254.64 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

Number of guides:     138898

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 89 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 91 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 49271.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 38140.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 19022.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 1281.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 426.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 68719 vertical wires in 2 frboxes and 39421 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 6283 vertical wires in 2 frboxes and 11366 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:11, memory = 440.23 (MB), peak = 440.23 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 440.23 (MB), peak = 440.23 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:35, memory = 503.57 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:01:38, memory = 708.53 (MB).
    Completing 30% with 2328 violations.
    elapsed time = 00:02:19, memory = 847.36 (MB).
    Completing 40% with 2328 violations.
    elapsed time = 00:03:31, memory = 865.92 (MB).
    Completing 50% with 2328 violations.
    elapsed time = 00:04:32, memory = 866.95 (MB).
    Completing 60% with 4546 violations.
    elapsed time = 00:05:22, memory = 894.28 (MB).
    Completing 70% with 4546 violations.
    elapsed time = 00:06:48, memory = 900.21 (MB).
    Completing 80% with 6833 violations.
    elapsed time = 00:07:53, memory = 914.90 (MB).
    Completing 90% with 6833 violations.
    elapsed time = 00:09:23, memory = 940.68 (MB).
    Completing 100% with 9059 violations.
    elapsed time = 00:10:29, memory = 960.79 (MB).
[INFO DRT-0199]   Number of violations = 11665.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0     26      0      0      0      0      0
Metal Spacing      177      0   2104      0    293     46      1
Min Hole             0      0      8      0      0      0      0
NS Metal             1      0      1      0      0      0      0
Recheck              9      0   1724      0    807     59      7
Short                0      0   5917      1    484      0      0
[INFO DRT-0267] cpu time = 00:15:34, elapsed time = 00:10:31, memory = 1059.34 (MB), peak = 1059.34 (MB)
Total wire length = 606131 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 268599 um.
Total wire length on LAYER met2 = 253632 um.
Total wire length on LAYER met3 = 58227 um.
Total wire length on LAYER met4 = 25671 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 140200.
Up-via summary (total 140200):.

-------------------------
 FR_MASTERSLICE         0
            li1     67979
           met1     69662
           met2      1787
           met3       772
           met4         0
-------------------------
                   140200


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 11665 violations.
    elapsed time = 00:00:39, memory = 1059.34 (MB).
    Completing 20% with 11665 violations.
    elapsed time = 00:02:01, memory = 1059.34 (MB).
    Completing 30% with 10085 violations.
    elapsed time = 00:02:45, memory = 1089.04 (MB).
    Completing 40% with 10085 violations.
    elapsed time = 00:03:40, memory = 1089.04 (MB).
    Completing 50% with 10085 violations.
    elapsed time = 00:04:48, memory = 1089.04 (MB).
    Completing 60% with 8356 violations.
    elapsed time = 00:05:47, memory = 1089.82 (MB).
    Completing 70% with 8356 violations.
    elapsed time = 00:07:10, memory = 1089.82 (MB).
    Completing 80% with 7099 violations.
    elapsed time = 00:07:58, memory = 1063.70 (MB).
    Completing 90% with 7099 violations.
    elapsed time = 00:09:06, memory = 1063.70 (MB).
    Completing 100% with 5662 violations.
    elapsed time = 00:10:01, memory = 1063.90 (MB).
[INFO DRT-0199]   Number of violations = 5668.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing         17      0      0      0      0      0
Metal Spacing        0   1154      0    170     12      2
Recheck              0      6      0      0      0      0
Short                0   4106      1    196      4      0
[INFO DRT-0267] cpu time = 00:14:41, elapsed time = 00:10:03, memory = 1066.22 (MB), peak = 1089.82 (MB)
Total wire length = 602653 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 266582 um.
Total wire length on LAYER met2 = 252199 um.
Total wire length on LAYER met3 = 58386 um.
Total wire length on LAYER met4 = 25483 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 139654.
Up-via summary (total 139654):.

-------------------------
 FR_MASTERSLICE         0
            li1     67884
           met1     69207
           met2      1828
           met3       735
           met4         0
-------------------------
                   139654


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 5668 violations.
    elapsed time = 00:00:43, memory = 1066.22 (MB).
    Completing 20% with 5668 violations.
    elapsed time = 00:02:09, memory = 1066.22 (MB).
    Completing 30% with 5629 violations.
    elapsed time = 00:02:44, memory = 1093.03 (MB).
    Completing 40% with 5629 violations.
    elapsed time = 00:03:48, memory = 1093.03 (MB).
    Completing 50% with 5629 violations.
    elapsed time = 00:05:00, memory = 1093.03 (MB).
    Completing 60% with 5607 violations.
    elapsed time = 00:06:05, memory = 1067.52 (MB).
    Completing 70% with 5607 violations.
    elapsed time = 00:07:09, memory = 1067.63 (MB).
    Completing 80% with 5559 violations.
    elapsed time = 00:07:47, memory = 1067.63 (MB).
    Completing 90% with 5559 violations.
    elapsed time = 00:08:54, memory = 1067.63 (MB).
    Completing 100% with 5310 violations.
    elapsed time = 00:09:40, memory = 1067.63 (MB).
[INFO DRT-0199]   Number of violations = 5312.
Viol/Layer        mcon   met1    via   met2   met3
Cut Spacing          7      0      1      0      0
Metal Spacing        0   1055      0    131      4
Min Hole             0      1      0      0      0
Recheck              0      2      0      0      0
Short                0   3950      0    161      0
[INFO DRT-0267] cpu time = 00:14:17, elapsed time = 00:09:42, memory = 1071.50 (MB), peak = 1093.03 (MB)
Total wire length = 601385 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 266137 um.
Total wire length on LAYER met2 = 252053 um.
Total wire length on LAYER met3 = 57849 um.
Total wire length on LAYER met4 = 25344 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 139454.
Up-via summary (total 139454):.

-------------------------
 FR_MASTERSLICE         0
            li1     67882
           met1     69115
           met2      1731
           met3       726
           met4         0
-------------------------
                   139454


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 5312 violations.
    elapsed time = 00:00:21, memory = 1071.50 (MB).
    Completing 20% with 5312 violations.
    elapsed time = 00:00:57, memory = 1092.70 (MB).
    Completing 30% with 4135 violations.
    elapsed time = 00:01:27, memory = 1092.70 (MB).
    Completing 40% with 4135 violations.
    elapsed time = 00:02:23, memory = 1093.21 (MB).
    Completing 50% with 4135 violations.
    elapsed time = 00:03:08, memory = 1093.98 (MB).
    Completing 60% with 2867 violations.
    elapsed time = 00:03:43, memory = 1093.98 (MB).
    Completing 70% with 2867 violations.
    elapsed time = 00:04:27, memory = 1093.98 (MB).
    Completing 80% with 1535 violations.
    elapsed time = 00:04:53, memory = 1116.41 (MB).
    Completing 90% with 1535 violations.
    elapsed time = 00:05:53, memory = 1117.96 (MB).
    Completing 100% with 325 violations.
    elapsed time = 00:06:39, memory = 1118.99 (MB).
[INFO DRT-0199]   Number of violations = 325.
Viol/Layer        mcon   met1    via   met2
Cut Spacing          2      0      1      0
Metal Spacing        0    142      0     26
Short                0    143      0     11
[INFO DRT-0267] cpu time = 00:09:51, elapsed time = 00:06:40, memory = 1118.99 (MB), peak = 1118.99 (MB)
Total wire length = 600575 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 252624 um.
Total wire length on LAYER met2 = 253111 um.
Total wire length on LAYER met3 = 69267 um.
Total wire length on LAYER met4 = 25571 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 142279.
Up-via summary (total 142279):.

-------------------------
 FR_MASTERSLICE         0
            li1     67882
           met1     70487
           met2      3162
           met3       748
           met4         0
-------------------------
                   142279


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 325 violations.
    elapsed time = 00:00:02, memory = 1118.99 (MB).
    Completing 20% with 325 violations.
    elapsed time = 00:00:08, memory = 1118.99 (MB).
    Completing 30% with 260 violations.
    elapsed time = 00:00:13, memory = 1118.99 (MB).
    Completing 40% with 260 violations.
    elapsed time = 00:00:17, memory = 1118.99 (MB).
    Completing 50% with 260 violations.
    elapsed time = 00:00:27, memory = 1118.99 (MB).
    Completing 60% with 126 violations.
    elapsed time = 00:00:32, memory = 1118.99 (MB).
    Completing 70% with 126 violations.
    elapsed time = 00:00:37, memory = 1118.99 (MB).
    Completing 80% with 93 violations.
    elapsed time = 00:00:41, memory = 1093.82 (MB).
    Completing 90% with 93 violations.
    elapsed time = 00:00:52, memory = 1093.82 (MB).
    Completing 100% with 27 violations.
    elapsed time = 00:00:55, memory = 1093.82 (MB).
[INFO DRT-0199]   Number of violations = 27.
Viol/Layer        met1   met2
Metal Spacing       18      1
Short                8      0
[INFO DRT-0267] cpu time = 00:01:17, elapsed time = 00:00:56, memory = 1093.82 (MB), peak = 1118.99 (MB)
Total wire length = 600522 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 252279 um.
Total wire length on LAYER met2 = 253126 um.
Total wire length on LAYER met3 = 69559 um.
Total wire length on LAYER met4 = 25557 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 142289.
Up-via summary (total 142289):.

-------------------------
 FR_MASTERSLICE         0
            li1     67882
           met1     70473
           met2      3183
           met3       751
           met4         0
-------------------------
                   142289


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 27 violations.
    elapsed time = 00:00:00, memory = 1093.82 (MB).
    Completing 20% with 27 violations.
    elapsed time = 00:00:00, memory = 1093.82 (MB).
    Completing 30% with 17 violations.
    elapsed time = 00:00:01, memory = 1093.82 (MB).
    Completing 40% with 17 violations.
    elapsed time = 00:00:01, memory = 1093.82 (MB).
    Completing 50% with 17 violations.
    elapsed time = 00:00:01, memory = 1093.82 (MB).
    Completing 60% with 17 violations.
    elapsed time = 00:00:01, memory = 1093.82 (MB).
    Completing 70% with 17 violations.
    elapsed time = 00:00:02, memory = 1093.82 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:02, memory = 1093.82 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:02, memory = 1093.82 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:04, memory = 1093.82 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1093.82 (MB), peak = 1118.99 (MB)
Total wire length = 600537 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 252271 um.
Total wire length on LAYER met2 = 253141 um.
Total wire length on LAYER met3 = 69567 um.
Total wire length on LAYER met4 = 25557 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 142290.
Up-via summary (total 142290):.

-------------------------
 FR_MASTERSLICE         0
            li1     67882
           met1     70476
           met2      3181
           met3       751
           met4         0
-------------------------
                   142290


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1093.82 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1093.82 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1093.82 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1093.82 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1093.82 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 1093.82 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 1093.82 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 1093.82 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 1093.82 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 1093.82 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1093.82 (MB), peak = 1118.99 (MB)
Total wire length = 600537 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 252272 um.
Total wire length on LAYER met2 = 253140 um.
Total wire length on LAYER met3 = 69567 um.
Total wire length on LAYER met4 = 25557 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 142290.
Up-via summary (total 142290):.

-------------------------
 FR_MASTERSLICE         0
            li1     67882
           met1     70476
           met2      3181
           met3       751
           met4         0
-------------------------
                   142290


[INFO DRT-0198] Complete detail routing.
Total wire length = 600537 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 252272 um.
Total wire length on LAYER met2 = 253140 um.
Total wire length on LAYER met3 = 69567 um.
Total wire length on LAYER met4 = 25557 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 142290.
Up-via summary (total 142290):.

-------------------------
 FR_MASTERSLICE         0
            li1     67882
           met1     70476
           met2      3181
           met3       751
           met4         0
-------------------------
                   142290


[INFO DRT-0267] cpu time = 00:55:50, elapsed time = 00:38:02, memory = 1093.82 (MB), peak = 1118.99 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/content/openlane_run/11-openroad-detailedrouting/sort.odb'…
Writing netlist to '/content/openlane_run/11-openroad-detailedrouting/sort.nl.v'…
Writing powered netlist to '/content/openlane_run/11-openroad-detailedrouting/sort.pnl.v'…
Writing layout to '/content/openlane_run/11-openroad-detailedrouting/sort.def'…
Writing timing constraints to '/content/openlane_run/11-openroad-detailedrouting/sort.sdc'…
