library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity adder is
	port (
		N : in std_logic_vector(2 downto 0);
		S : in std_logic_vector(1 downto 0);
		OTPT : out std_logic_vector(2 downto 0)
	);
end entity adder;

architecture adder_arch of adder is
begin
	
end architecture adder_arch;