
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns -870.41

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns -35.86

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack -35.86

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
     2    1.57   15.25   38.14   38.14 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx2_ASAP7_75t_R)
                                         _043_ (net)
                 15.25    0.02   38.16 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.61    8.33    6.93   45.09 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.33    0.01   45.10 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx2_ASAP7_75t_R)
                                 45.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
                          6.82    6.82   library hold time
                                  6.82   data required time
-----------------------------------------------------------------------------
                                  6.82   data required time
                                -45.10   data arrival time
-----------------------------------------------------------------------------
                                 38.28   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx3_ASAP7_75t_R)
     1    0.70   14.67   40.99   40.99 ^ dpath.a_reg.out[7]$_DFFE_PP_/QN (DFFHQNx3_ASAP7_75t_R)
                                         _033_ (net)
                 14.67    0.00   40.99 ^ _352_/A (INVx1_ASAP7_75t_R)
     3    2.92   17.66   12.85   53.84 v _352_/Y (INVx1_ASAP7_75t_R)
                                         dpath.a_lt_b$in0[7] (net)
                 17.67    0.05   53.89 v _569_/B (HAxp5_ASAP7_75t_R)
     5    4.26   86.21   70.49  124.38 v _569_/SN (HAxp5_ASAP7_75t_R)
                                         _049_ (net)
                 86.21    0.08  124.46 v _303_/A2 (OA211x2_ASAP7_75t_R)
     1    0.73   10.44   40.16  164.62 v _303_/Y (OA211x2_ASAP7_75t_R)
                                         _087_ (net)
                 10.44    0.01  164.63 v _305_/A1 (OA21x2_ASAP7_75t_R)
     2    1.31    7.64   17.92  182.55 v _305_/Y (OA21x2_ASAP7_75t_R)
                                         _089_ (net)
                  7.64    0.02  182.57 v _306_/B (OR2x2_ASAP7_75t_R)
     2    1.82   12.02   20.44  203.01 v _306_/Y (OR2x2_ASAP7_75t_R)
                                         _090_ (net)
                 12.02    0.03  203.04 v _368_/A2 (AO21x1_ASAP7_75t_R)
     3    2.88   18.95   21.29  224.33 v _368_/Y (AO21x1_ASAP7_75t_R)
                                         _133_ (net)
                 18.95    0.06  224.39 v _370_/A (AND3x1_ASAP7_75t_R)
     1    1.29    9.85   17.72  242.12 v _370_/Y (AND3x1_ASAP7_75t_R)
                                         _135_ (net)
                  9.85    0.01  242.13 v _372_/A1 (OAI21x1_ASAP7_75t_R)
     9    8.84   58.80   29.00  271.13 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
                                         _137_ (net)
                 58.97    1.80  272.93 ^ _444_/A (BUFx6f_ASAP7_75t_R)
    10   13.14   18.21   26.17  299.10 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
                                         _196_ (net)
                 18.50    1.26  300.36 ^ _450_/B (NOR2x1_ASAP7_75t_R)
     1    0.65   12.04    9.50  309.86 v _450_/Y (NOR2x1_ASAP7_75t_R)
                                         _200_ (net)
                 12.04    0.00  309.86 v _451_/B3 (OA33x2_ASAP7_75t_R)
     1    0.71    9.91   25.08  334.94 v _451_/Y (OA33x2_ASAP7_75t_R)
                                         _060_ (net)
                  9.91    0.01  334.95 v dpath.a_reg.out[2]$_DFFE_PP_/D (DFFHQNx3_ASAP7_75t_R)
                                334.95   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                                310.00 ^ dpath.a_reg.out[2]$_DFFE_PP_/CLK (DFFHQNx3_ASAP7_75t_R)
                        -10.91  299.09   library setup time
                                299.09   data required time
-----------------------------------------------------------------------------
                                299.09   data required time
                               -334.95   data arrival time
-----------------------------------------------------------------------------
                                -35.86   slack (VIOLATED)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx3_ASAP7_75t_R)
     1    0.70   14.67   40.99   40.99 ^ dpath.a_reg.out[7]$_DFFE_PP_/QN (DFFHQNx3_ASAP7_75t_R)
                                         _033_ (net)
                 14.67    0.00   40.99 ^ _352_/A (INVx1_ASAP7_75t_R)
     3    2.92   17.66   12.85   53.84 v _352_/Y (INVx1_ASAP7_75t_R)
                                         dpath.a_lt_b$in0[7] (net)
                 17.67    0.05   53.89 v _569_/B (HAxp5_ASAP7_75t_R)
     5    4.26   86.21   70.49  124.38 v _569_/SN (HAxp5_ASAP7_75t_R)
                                         _049_ (net)
                 86.21    0.08  124.46 v _303_/A2 (OA211x2_ASAP7_75t_R)
     1    0.73   10.44   40.16  164.62 v _303_/Y (OA211x2_ASAP7_75t_R)
                                         _087_ (net)
                 10.44    0.01  164.63 v _305_/A1 (OA21x2_ASAP7_75t_R)
     2    1.31    7.64   17.92  182.55 v _305_/Y (OA21x2_ASAP7_75t_R)
                                         _089_ (net)
                  7.64    0.02  182.57 v _306_/B (OR2x2_ASAP7_75t_R)
     2    1.82   12.02   20.44  203.01 v _306_/Y (OR2x2_ASAP7_75t_R)
                                         _090_ (net)
                 12.02    0.03  203.04 v _368_/A2 (AO21x1_ASAP7_75t_R)
     3    2.88   18.95   21.29  224.33 v _368_/Y (AO21x1_ASAP7_75t_R)
                                         _133_ (net)
                 18.95    0.06  224.39 v _370_/A (AND3x1_ASAP7_75t_R)
     1    1.29    9.85   17.72  242.12 v _370_/Y (AND3x1_ASAP7_75t_R)
                                         _135_ (net)
                  9.85    0.01  242.13 v _372_/A1 (OAI21x1_ASAP7_75t_R)
     9    8.84   58.80   29.00  271.13 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
                                         _137_ (net)
                 58.97    1.80  272.93 ^ _444_/A (BUFx6f_ASAP7_75t_R)
    10   13.14   18.21   26.17  299.10 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
                                         _196_ (net)
                 18.50    1.26  300.36 ^ _450_/B (NOR2x1_ASAP7_75t_R)
     1    0.65   12.04    9.50  309.86 v _450_/Y (NOR2x1_ASAP7_75t_R)
                                         _200_ (net)
                 12.04    0.00  309.86 v _451_/B3 (OA33x2_ASAP7_75t_R)
     1    0.71    9.91   25.08  334.94 v _451_/Y (OA33x2_ASAP7_75t_R)
                                         _060_ (net)
                  9.91    0.01  334.95 v dpath.a_reg.out[2]$_DFFE_PP_/D (DFFHQNx3_ASAP7_75t_R)
                                334.95   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                                310.00 ^ dpath.a_reg.out[2]$_DFFE_PP_/CLK (DFFHQNx3_ASAP7_75t_R)
                        -10.91  299.09   library setup time
                                299.09   data required time
-----------------------------------------------------------------------------
                                299.09   data required time
                               -334.95   data arrival time
-----------------------------------------------------------------------------
                                -35.86   slack (VIOLATED)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
228.1088409423828

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7128

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
18.497529983520508

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8028

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 32

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx3_ASAP7_75t_R)
  40.99   40.99 ^ dpath.a_reg.out[7]$_DFFE_PP_/QN (DFFHQNx3_ASAP7_75t_R)
  12.85   53.84 v _352_/Y (INVx1_ASAP7_75t_R)
  70.54  124.38 v _569_/SN (HAxp5_ASAP7_75t_R)
  40.24  164.62 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.93  182.55 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.46  203.01 v _306_/Y (OR2x2_ASAP7_75t_R)
  21.32  224.33 v _368_/Y (AO21x1_ASAP7_75t_R)
  17.78  242.12 v _370_/Y (AND3x1_ASAP7_75t_R)
  29.02  271.13 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  27.97  299.10 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.76  309.86 v _450_/Y (NOR2x1_ASAP7_75t_R)
  25.08  334.94 v _451_/Y (OA33x2_ASAP7_75t_R)
   0.01  334.95 v dpath.a_reg.out[2]$_DFFE_PP_/D (DFFHQNx3_ASAP7_75t_R)
         334.95   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[2]$_DFFE_PP_/CLK (DFFHQNx3_ASAP7_75t_R)
 -10.91  299.09   library setup time
         299.09   data required time
---------------------------------------------------------
         299.09   data required time
        -334.95   data arrival time
---------------------------------------------------------
         -35.86   slack (VIOLATED)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
  38.14   38.14 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx2_ASAP7_75t_R)
   6.95   45.09 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   45.10 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx2_ASAP7_75t_R)
          45.10   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
   6.82    6.82   library hold time
           6.82   data required time
---------------------------------------------------------
           6.82   data required time
         -45.10   data arrival time
---------------------------------------------------------
          38.28   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
334.9478

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
-35.8563

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
-10.705041

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.25e-04   2.44e-05   6.82e-09   2.49e-04  38.3%
Combinational          2.09e-04   1.92e-04   2.54e-08   4.02e-04  61.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.34e-04   2.17e-04   3.22e-08   6.51e-04 100.0%
                          66.7%      33.3%       0.0%
