{
  "module_name": "dsi_phy_10nm.xml.h",
  "hash_id": "b53d9405d054909693be96b43bf9e7bd95776638b8309bfbbef4f22f125a197d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/msm/dsi/dsi_phy_10nm.xml.h",
  "human_readable_source": "#ifndef DSI_PHY_10NM_XML\n#define DSI_PHY_10NM_XML\n\n \n\n\n#define REG_DSI_10nm_PHY_CMN_REVISION_ID0\t\t\t0x00000000\n\n#define REG_DSI_10nm_PHY_CMN_REVISION_ID1\t\t\t0x00000004\n\n#define REG_DSI_10nm_PHY_CMN_REVISION_ID2\t\t\t0x00000008\n\n#define REG_DSI_10nm_PHY_CMN_REVISION_ID3\t\t\t0x0000000c\n\n#define REG_DSI_10nm_PHY_CMN_CLK_CFG0\t\t\t\t0x00000010\n\n#define REG_DSI_10nm_PHY_CMN_CLK_CFG1\t\t\t\t0x00000014\n\n#define REG_DSI_10nm_PHY_CMN_GLBL_CTRL\t\t\t\t0x00000018\n\n#define REG_DSI_10nm_PHY_CMN_RBUF_CTRL\t\t\t\t0x0000001c\n\n#define REG_DSI_10nm_PHY_CMN_VREG_CTRL\t\t\t\t0x00000020\n\n#define REG_DSI_10nm_PHY_CMN_CTRL_0\t\t\t\t0x00000024\n\n#define REG_DSI_10nm_PHY_CMN_CTRL_1\t\t\t\t0x00000028\n\n#define REG_DSI_10nm_PHY_CMN_CTRL_2\t\t\t\t0x0000002c\n\n#define REG_DSI_10nm_PHY_CMN_LANE_CFG0\t\t\t\t0x00000030\n\n#define REG_DSI_10nm_PHY_CMN_LANE_CFG1\t\t\t\t0x00000034\n\n#define REG_DSI_10nm_PHY_CMN_PLL_CNTRL\t\t\t\t0x00000038\n\n#define REG_DSI_10nm_PHY_CMN_LANE_CTRL0\t\t\t\t0x00000098\n\n#define REG_DSI_10nm_PHY_CMN_LANE_CTRL1\t\t\t\t0x0000009c\n\n#define REG_DSI_10nm_PHY_CMN_LANE_CTRL2\t\t\t\t0x000000a0\n\n#define REG_DSI_10nm_PHY_CMN_LANE_CTRL3\t\t\t\t0x000000a4\n\n#define REG_DSI_10nm_PHY_CMN_LANE_CTRL4\t\t\t\t0x000000a8\n\n#define REG_DSI_10nm_PHY_CMN_TIMING_CTRL_0\t\t\t0x000000ac\n\n#define REG_DSI_10nm_PHY_CMN_TIMING_CTRL_1\t\t\t0x000000b0\n\n#define REG_DSI_10nm_PHY_CMN_TIMING_CTRL_2\t\t\t0x000000b4\n\n#define REG_DSI_10nm_PHY_CMN_TIMING_CTRL_3\t\t\t0x000000b8\n\n#define REG_DSI_10nm_PHY_CMN_TIMING_CTRL_4\t\t\t0x000000bc\n\n#define REG_DSI_10nm_PHY_CMN_TIMING_CTRL_5\t\t\t0x000000c0\n\n#define REG_DSI_10nm_PHY_CMN_TIMING_CTRL_6\t\t\t0x000000c4\n\n#define REG_DSI_10nm_PHY_CMN_TIMING_CTRL_7\t\t\t0x000000c8\n\n#define REG_DSI_10nm_PHY_CMN_TIMING_CTRL_8\t\t\t0x000000cc\n\n#define REG_DSI_10nm_PHY_CMN_TIMING_CTRL_9\t\t\t0x000000d0\n\n#define REG_DSI_10nm_PHY_CMN_TIMING_CTRL_10\t\t\t0x000000d4\n\n#define REG_DSI_10nm_PHY_CMN_TIMING_CTRL_11\t\t\t0x000000d8\n\n#define REG_DSI_10nm_PHY_CMN_PHY_STATUS\t\t\t\t0x000000ec\n\n#define REG_DSI_10nm_PHY_CMN_LANE_STATUS0\t\t\t0x000000f4\n\n#define REG_DSI_10nm_PHY_CMN_LANE_STATUS1\t\t\t0x000000f8\n\nstatic inline uint32_t REG_DSI_10nm_PHY_LN(uint32_t i0) { return 0x00000000 + 0x80*i0; }\n\nstatic inline uint32_t REG_DSI_10nm_PHY_LN_CFG0(uint32_t i0) { return 0x00000000 + 0x80*i0; }\n\nstatic inline uint32_t REG_DSI_10nm_PHY_LN_CFG1(uint32_t i0) { return 0x00000004 + 0x80*i0; }\n\nstatic inline uint32_t REG_DSI_10nm_PHY_LN_CFG2(uint32_t i0) { return 0x00000008 + 0x80*i0; }\n\nstatic inline uint32_t REG_DSI_10nm_PHY_LN_CFG3(uint32_t i0) { return 0x0000000c + 0x80*i0; }\n\nstatic inline uint32_t REG_DSI_10nm_PHY_LN_TEST_DATAPATH(uint32_t i0) { return 0x00000010 + 0x80*i0; }\n\nstatic inline uint32_t REG_DSI_10nm_PHY_LN_PIN_SWAP(uint32_t i0) { return 0x00000014 + 0x80*i0; }\n\nstatic inline uint32_t REG_DSI_10nm_PHY_LN_HSTX_STR_CTRL(uint32_t i0) { return 0x00000018 + 0x80*i0; }\n\nstatic inline uint32_t REG_DSI_10nm_PHY_LN_OFFSET_TOP_CTRL(uint32_t i0) { return 0x0000001c + 0x80*i0; }\n\nstatic inline uint32_t REG_DSI_10nm_PHY_LN_OFFSET_BOT_CTRL(uint32_t i0) { return 0x00000020 + 0x80*i0; }\n\nstatic inline uint32_t REG_DSI_10nm_PHY_LN_LPTX_STR_CTRL(uint32_t i0) { return 0x00000024 + 0x80*i0; }\n\nstatic inline uint32_t REG_DSI_10nm_PHY_LN_LPRX_CTRL(uint32_t i0) { return 0x00000028 + 0x80*i0; }\n\nstatic inline uint32_t REG_DSI_10nm_PHY_LN_TX_DCTRL(uint32_t i0) { return 0x0000002c + 0x80*i0; }\n\n#define REG_DSI_10nm_PHY_PLL_ANALOG_CONTROLS_ONE\t\t0x00000000\n\n#define REG_DSI_10nm_PHY_PLL_ANALOG_CONTROLS_TWO\t\t0x00000004\n\n#define REG_DSI_10nm_PHY_PLL_ANALOG_CONTROLS_THREE\t\t0x00000010\n\n#define REG_DSI_10nm_PHY_PLL_DSM_DIVIDER\t\t\t0x0000001c\n\n#define REG_DSI_10nm_PHY_PLL_FEEDBACK_DIVIDER\t\t\t0x00000020\n\n#define REG_DSI_10nm_PHY_PLL_SYSTEM_MUXES\t\t\t0x00000024\n\n#define REG_DSI_10nm_PHY_PLL_CMODE\t\t\t\t0x0000002c\n\n#define REG_DSI_10nm_PHY_PLL_CALIBRATION_SETTINGS\t\t0x00000030\n\n#define REG_DSI_10nm_PHY_PLL_BAND_SEL_CAL_SETTINGS_THREE\t0x00000054\n\n#define REG_DSI_10nm_PHY_PLL_FREQ_DETECT_SETTINGS_ONE\t\t0x00000064\n\n#define REG_DSI_10nm_PHY_PLL_PFILT\t\t\t\t0x0000007c\n\n#define REG_DSI_10nm_PHY_PLL_IFILT\t\t\t\t0x00000080\n\n#define REG_DSI_10nm_PHY_PLL_OUTDIV\t\t\t\t0x00000094\n\n#define REG_DSI_10nm_PHY_PLL_CORE_OVERRIDE\t\t\t0x000000a4\n\n#define REG_DSI_10nm_PHY_PLL_CORE_INPUT_OVERRIDE\t\t0x000000a8\n\n#define REG_DSI_10nm_PHY_PLL_PLL_DIGITAL_TIMERS_TWO\t\t0x000000b4\n\n#define REG_DSI_10nm_PHY_PLL_DECIMAL_DIV_START_1\t\t0x000000cc\n\n#define REG_DSI_10nm_PHY_PLL_FRAC_DIV_START_LOW_1\t\t0x000000d0\n\n#define REG_DSI_10nm_PHY_PLL_FRAC_DIV_START_MID_1\t\t0x000000d4\n\n#define REG_DSI_10nm_PHY_PLL_FRAC_DIV_START_HIGH_1\t\t0x000000d8\n\n#define REG_DSI_10nm_PHY_PLL_SSC_STEPSIZE_LOW_1\t\t\t0x0000010c\n\n#define REG_DSI_10nm_PHY_PLL_SSC_STEPSIZE_HIGH_1\t\t0x00000110\n\n#define REG_DSI_10nm_PHY_PLL_SSC_DIV_PER_LOW_1\t\t\t0x00000114\n\n#define REG_DSI_10nm_PHY_PLL_SSC_DIV_PER_HIGH_1\t\t\t0x00000118\n\n#define REG_DSI_10nm_PHY_PLL_SSC_DIV_ADJPER_LOW_1\t\t0x0000011c\n\n#define REG_DSI_10nm_PHY_PLL_SSC_DIV_ADJPER_HIGH_1\t\t0x00000120\n\n#define REG_DSI_10nm_PHY_PLL_SSC_CONTROL\t\t\t0x0000013c\n\n#define REG_DSI_10nm_PHY_PLL_PLL_OUTDIV_RATE\t\t\t0x00000140\n\n#define REG_DSI_10nm_PHY_PLL_PLL_LOCKDET_RATE_1\t\t\t0x00000144\n\n#define REG_DSI_10nm_PHY_PLL_PLL_PROP_GAIN_RATE_1\t\t0x0000014c\n\n#define REG_DSI_10nm_PHY_PLL_PLL_BAND_SET_RATE_1\t\t0x00000154\n\n#define REG_DSI_10nm_PHY_PLL_PLL_INT_GAIN_IFILT_BAND_1\t\t0x0000015c\n\n#define REG_DSI_10nm_PHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_1\t0x00000164\n\n#define REG_DSI_10nm_PHY_PLL_PLL_LOCK_OVERRIDE\t\t\t0x00000180\n\n#define REG_DSI_10nm_PHY_PLL_PLL_LOCK_DELAY\t\t\t0x00000184\n\n#define REG_DSI_10nm_PHY_PLL_CLOCK_INVERTERS\t\t\t0x0000018c\n\n#define REG_DSI_10nm_PHY_PLL_COMMON_STATUS_ONE\t\t\t0x000001a0\n\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}