ARXIV_CATEGORIES=cs.AR,cs.ET,cs.CE,eess.SY,eess.SP
KEYWORDS=computer architecture,microarchitecture,gpu,tpu,npu,accelerator,asic,fpga,rtl,verilog,systemverilog,vhdl,eda,logic synthesis,place and route,hardware verification,formal equivalence,hls,risc-v,embedded,rtos,firmware
