

================================================================
== Vitis HLS Report for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_350_3'
================================================================
* Date:           Thu May  9 19:06:40 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.788 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max |   Type  |
    +---------+---------+-----------+----------+-----+------+---------+
    |        4|     1924|  13.332 ns|  6.413 us|    4|  1924|       no|
    +---------+---------+-----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_350_3  |        2|     1922|         3|          1|          1|  0 ~ 1920|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.78>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:350]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i120 %m_axis_video_V_data_V, i15 %m_axis_video_V_keep_V, i15 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty_5"   --->   Operation 7 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m_axis_video_V_dest_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_user_V, i15 %m_axis_video_V_strb_V, i15 %m_axis_video_V_keep_V, i120 %m_axis_video_V_data_V, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %img, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%muxLogicCE_to_tmp = muxlogic"   --->   Operation 10 'muxlogic' 'muxLogicCE_to_tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty"   --->   Operation 11 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%muxLogicCE_to_tmp_12 = muxlogic"   --->   Operation 12 'muxlogic' 'muxLogicCE_to_tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_12 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_72"   --->   Operation 13 'read' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%muxLogicCE_to_tmp_13 = muxlogic"   --->   Operation 14 'muxlogic' 'muxLogicCE_to_tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_13 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_71"   --->   Operation 15 'read' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%muxLogicCE_to_tmp_14 = muxlogic"   --->   Operation 16 'muxlogic' 'muxLogicCE_to_tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_14 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_70"   --->   Operation 17 'read' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%muxLogicCE_to_tmp_15 = muxlogic"   --->   Operation 18 'muxlogic' 'muxLogicCE_to_tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_15 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_69"   --->   Operation 19 'read' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%muxLogicCE_to_tmp_16 = muxlogic"   --->   Operation 20 'muxlogic' 'muxLogicCE_to_tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_16 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_68"   --->   Operation 21 'read' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%muxLogicCE_to_tmp_17 = muxlogic"   --->   Operation 22 'muxlogic' 'muxLogicCE_to_tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_17 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_67"   --->   Operation 23 'read' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%muxLogicCE_to_tmp_18 = muxlogic"   --->   Operation 24 'muxlogic' 'muxLogicCE_to_tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_18 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_66"   --->   Operation 25 'read' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%muxLogicCE_to_tmp_19 = muxlogic"   --->   Operation 26 'muxlogic' 'muxLogicCE_to_tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_19 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_65"   --->   Operation 27 'read' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%muxLogicCE_to_tmp_20 = muxlogic"   --->   Operation 28 'muxlogic' 'muxLogicCE_to_tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_20 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_64"   --->   Operation 29 'read' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%muxLogicCE_to_tmp_21 = muxlogic"   --->   Operation 30 'muxlogic' 'muxLogicCE_to_tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_21 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_63"   --->   Operation 31 'read' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%muxLogicCE_to_tmp_22 = muxlogic"   --->   Operation 32 'muxlogic' 'muxLogicCE_to_tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_22 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_62"   --->   Operation 33 'read' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%muxLogicCE_to_sub_read = muxlogic"   --->   Operation 34 'muxlogic' 'muxLogicCE_to_sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sub_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub"   --->   Operation 35 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%muxLogicCE_to_div_cast1_read = muxlogic"   --->   Operation 36 'muxlogic' 'muxLogicCE_to_div_cast1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%div_cast1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %div_cast1"   --->   Operation 37 'read' 'div_cast1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%muxLogicCE_to_sof_read = muxlogic"   --->   Operation 38 'muxlogic' 'muxLogicCE_to_sof_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sof_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sof"   --->   Operation 39 'read' 'sof_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln350 = muxlogic i11 0"   --->   Operation 40 'muxlogic' 'muxLogicData_to_store_ln350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln350 = muxlogic i11 %j"   --->   Operation 41 'muxlogic' 'muxLogicAddr_to_store_ln350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.49ns)   --->   "%store_ln350 = store i11 0, i11 %j" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:350]   --->   Operation 42 'store' 'store_ln350' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 43 [1/1] (0.33ns)   --->   "%br_ln0 = br void %for.body69"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 0.33>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_j_1 = muxlogic i11 %j"   --->   Operation 44 'muxlogic' 'MuxLogicAddr_to_j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%j_1 = load i11 %j" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:350]   --->   Operation 45 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.80ns)   --->   "%j_2 = add i11 %j_1, i11 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:350]   --->   Operation 46 'add' 'j_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.80ns)   --->   "%icmp_ln350 = icmp_eq  i11 %j_1, i11 %div_cast1_read" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:350]   --->   Operation 47 'icmp' 'icmp_ln350' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln350 = br i1 %icmp_ln350, void %for.body69.split, void %for.inc113.loopexit.exitStub" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:350]   --->   Operation 48 'br' 'br_ln350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln350 = zext i11 %j_1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:350]   --->   Operation 49 'zext' 'zext_ln350' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.81ns)   --->   "%axi_last = icmp_eq  i12 %zext_ln350, i12 %sub_read" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:366]   --->   Operation 50 'icmp' 'axi_last' <Predicate = (!icmp_ln350)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln350 = muxlogic i11 %j_2"   --->   Operation 51 'muxlogic' 'muxLogicData_to_store_ln350' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln350 = muxlogic i11 %j"   --->   Operation 52 'muxlogic' 'muxLogicAddr_to_store_ln350' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.49ns)   --->   "%store_ln350 = store i11 %j_2, i11 %j" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:350]   --->   Operation 53 'store' 'store_ln350' <Predicate = (!icmp_ln350)> <Delay = 0.49>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln350 = br void %for.body69" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:350]   --->   Operation 54 'br' 'br_ln350' <Predicate = (!icmp_ln350)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%muxLogicCE_to_img_read = muxlogic"   --->   Operation 55 'muxlogic' 'muxLogicCE_to_img_read' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.85ns)   --->   "%img_read = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:374]   --->   Operation 56 'read' 'img_read' <Predicate = (!icmp_ln350)> <Delay = 0.85> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 2> <FIFO>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%pix = trunc i120 %img_read" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:374]   --->   Operation 57 'trunc' 'pix' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%pix_1 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 10, i32 19" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:374]   --->   Operation 58 'partselect' 'pix_1' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%pix_2 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 20, i32 29" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:374]   --->   Operation 59 'partselect' 'pix_2' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%pix_3 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 30, i32 39" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:374]   --->   Operation 60 'partselect' 'pix_3' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%pix_4 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 40, i32 49" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:374]   --->   Operation 61 'partselect' 'pix_4' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%pix_5 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 50, i32 59" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:374]   --->   Operation 62 'partselect' 'pix_5' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%pix_6 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 60, i32 69" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:374]   --->   Operation 63 'partselect' 'pix_6' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%pix_7 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 70, i32 79" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:374]   --->   Operation 64 'partselect' 'pix_7' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%pix_8 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 80, i32 89" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:374]   --->   Operation 65 'partselect' 'pix_8' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%pix_9 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 90, i32 99" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:374]   --->   Operation 66 'partselect' 'pix_9' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%pix_11 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 100, i32 109" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:374]   --->   Operation 67 'partselect' 'pix_11' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%pix_10 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 110, i32 119" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:374]   --->   Operation 68 'partselect' 'pix_10' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.89ns)   --->   "%tmp_s = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.12i10.i10.i4, i4 0, i10 %pix, i4 1, i10 %pix_1, i4 2, i10 %pix_2, i4 3, i10 %pix_3, i4 4, i10 %pix_4, i4 5, i10 %pix_5, i4 6, i10 %pix_6, i4 7, i10 %pix_7, i4 8, i10 %pix_8, i4 9, i10 %pix_9, i4 10, i10 %pix_11, i4 11, i10 %pix_10, i10 0, i4 %tmp_22" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:383]   --->   Operation 69 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln350)> <Delay = 0.89> <CoreInst = "SparseMux">   --->   Core 153 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.89ns)   --->   "%tmp_2 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.12i10.i10.i4, i4 0, i10 %pix, i4 1, i10 %pix_1, i4 2, i10 %pix_2, i4 3, i10 %pix_3, i4 4, i10 %pix_4, i4 5, i10 %pix_5, i4 6, i10 %pix_6, i4 7, i10 %pix_7, i4 8, i10 %pix_8, i4 9, i10 %pix_9, i4 10, i10 %pix_11, i4 11, i10 %pix_10, i10 0, i4 %tmp_21" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:383]   --->   Operation 70 'sparsemux' 'tmp_2' <Predicate = (!icmp_ln350)> <Delay = 0.89> <CoreInst = "SparseMux">   --->   Core 153 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.89ns)   --->   "%tmp_3 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.12i10.i10.i4, i4 0, i10 %pix, i4 1, i10 %pix_1, i4 2, i10 %pix_2, i4 3, i10 %pix_3, i4 4, i10 %pix_4, i4 5, i10 %pix_5, i4 6, i10 %pix_6, i4 7, i10 %pix_7, i4 8, i10 %pix_8, i4 9, i10 %pix_9, i4 10, i10 %pix_11, i4 11, i10 %pix_10, i10 0, i4 %tmp_20" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:383]   --->   Operation 71 'sparsemux' 'tmp_3' <Predicate = (!icmp_ln350)> <Delay = 0.89> <CoreInst = "SparseMux">   --->   Core 153 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.89ns)   --->   "%tmp_4 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.12i10.i10.i4, i4 0, i10 %pix, i4 1, i10 %pix_1, i4 2, i10 %pix_2, i4 3, i10 %pix_3, i4 4, i10 %pix_4, i4 5, i10 %pix_5, i4 6, i10 %pix_6, i4 7, i10 %pix_7, i4 8, i10 %pix_8, i4 9, i10 %pix_9, i4 10, i10 %pix_11, i4 11, i10 %pix_10, i10 0, i4 %tmp_19" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:383]   --->   Operation 72 'sparsemux' 'tmp_4' <Predicate = (!icmp_ln350)> <Delay = 0.89> <CoreInst = "SparseMux">   --->   Core 153 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.89ns)   --->   "%tmp_5 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.12i10.i10.i4, i4 0, i10 %pix, i4 1, i10 %pix_1, i4 2, i10 %pix_2, i4 3, i10 %pix_3, i4 4, i10 %pix_4, i4 5, i10 %pix_5, i4 6, i10 %pix_6, i4 7, i10 %pix_7, i4 8, i10 %pix_8, i4 9, i10 %pix_9, i4 10, i10 %pix_11, i4 11, i10 %pix_10, i10 0, i4 %tmp_18" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:383]   --->   Operation 73 'sparsemux' 'tmp_5' <Predicate = (!icmp_ln350)> <Delay = 0.89> <CoreInst = "SparseMux">   --->   Core 153 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.89ns)   --->   "%tmp_6 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.12i10.i10.i4, i4 0, i10 %pix, i4 1, i10 %pix_1, i4 2, i10 %pix_2, i4 3, i10 %pix_3, i4 4, i10 %pix_4, i4 5, i10 %pix_5, i4 6, i10 %pix_6, i4 7, i10 %pix_7, i4 8, i10 %pix_8, i4 9, i10 %pix_9, i4 10, i10 %pix_11, i4 11, i10 %pix_10, i10 0, i4 %tmp_17" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:383]   --->   Operation 74 'sparsemux' 'tmp_6' <Predicate = (!icmp_ln350)> <Delay = 0.89> <CoreInst = "SparseMux">   --->   Core 153 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.89ns)   --->   "%tmp_7 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.12i10.i10.i4, i4 0, i10 %pix, i4 1, i10 %pix_1, i4 2, i10 %pix_2, i4 3, i10 %pix_3, i4 4, i10 %pix_4, i4 5, i10 %pix_5, i4 6, i10 %pix_6, i4 7, i10 %pix_7, i4 8, i10 %pix_8, i4 9, i10 %pix_9, i4 10, i10 %pix_11, i4 11, i10 %pix_10, i10 0, i4 %tmp_16" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:383]   --->   Operation 75 'sparsemux' 'tmp_7' <Predicate = (!icmp_ln350)> <Delay = 0.89> <CoreInst = "SparseMux">   --->   Core 153 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.89ns)   --->   "%tmp_8 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.12i10.i10.i4, i4 0, i10 %pix, i4 1, i10 %pix_1, i4 2, i10 %pix_2, i4 3, i10 %pix_3, i4 4, i10 %pix_4, i4 5, i10 %pix_5, i4 6, i10 %pix_6, i4 7, i10 %pix_7, i4 8, i10 %pix_8, i4 9, i10 %pix_9, i4 10, i10 %pix_11, i4 11, i10 %pix_10, i10 0, i4 %tmp_15" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:383]   --->   Operation 76 'sparsemux' 'tmp_8' <Predicate = (!icmp_ln350)> <Delay = 0.89> <CoreInst = "SparseMux">   --->   Core 153 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.89ns)   --->   "%tmp_9 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.12i10.i10.i4, i4 0, i10 %pix, i4 1, i10 %pix_1, i4 2, i10 %pix_2, i4 3, i10 %pix_3, i4 4, i10 %pix_4, i4 5, i10 %pix_5, i4 6, i10 %pix_6, i4 7, i10 %pix_7, i4 8, i10 %pix_8, i4 9, i10 %pix_9, i4 10, i10 %pix_11, i4 11, i10 %pix_10, i10 0, i4 %tmp_14" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:383]   --->   Operation 77 'sparsemux' 'tmp_9' <Predicate = (!icmp_ln350)> <Delay = 0.89> <CoreInst = "SparseMux">   --->   Core 153 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.89ns)   --->   "%tmp_1 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.12i10.i10.i4, i4 0, i10 %pix, i4 1, i10 %pix_1, i4 2, i10 %pix_2, i4 3, i10 %pix_3, i4 4, i10 %pix_4, i4 5, i10 %pix_5, i4 6, i10 %pix_6, i4 7, i10 %pix_7, i4 8, i10 %pix_8, i4 9, i10 %pix_9, i4 10, i10 %pix_11, i4 11, i10 %pix_10, i10 0, i4 %tmp_13" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:383]   --->   Operation 78 'sparsemux' 'tmp_1' <Predicate = (!icmp_ln350)> <Delay = 0.89> <CoreInst = "SparseMux">   --->   Core 153 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.89ns)   --->   "%tmp_10 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.12i10.i10.i4, i4 0, i10 %pix, i4 1, i10 %pix_1, i4 2, i10 %pix_2, i4 3, i10 %pix_3, i4 4, i10 %pix_4, i4 5, i10 %pix_5, i4 6, i10 %pix_6, i4 7, i10 %pix_7, i4 8, i10 %pix_8, i4 9, i10 %pix_9, i4 10, i10 %pix_11, i4 11, i10 %pix_10, i10 0, i4 %tmp_12" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:383]   --->   Operation 79 'sparsemux' 'tmp_10' <Predicate = (!icmp_ln350)> <Delay = 0.89> <CoreInst = "SparseMux">   --->   Core 153 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.89ns)   --->   "%tmp_11 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.12i10.i10.i4, i4 0, i10 %pix, i4 1, i10 %pix_1, i4 2, i10 %pix_2, i4 3, i10 %pix_3, i4 4, i10 %pix_4, i4 5, i10 %pix_5, i4 6, i10 %pix_6, i4 7, i10 %pix_7, i4 8, i10 %pix_8, i4 9, i10 %pix_9, i4 10, i10 %pix_11, i4 11, i10 %pix_10, i10 0, i4 %tmp" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:383]   --->   Operation 80 'sparsemux' 'tmp_11' <Predicate = (!icmp_ln350)> <Delay = 0.89> <CoreInst = "SparseMux">   --->   Core 153 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sof_2 = phi i1 %sof_read, void %newFuncRoot, i1 0, void %for.body69.split"   --->   Operation 81 'phi' 'sof_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1920, i64 0"   --->   Operation 82 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%specpipeline_ln353 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:353]   --->   Operation 83 'specpipeline' 'specpipeline_ln353' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln350 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:350]   --->   Operation 84 'specloopname' 'specloopname_ln350' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%axi_data = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10, i10 %tmp_11, i10 %tmp_10, i10 %tmp_1, i10 %tmp_9, i10 %tmp_8, i10 %tmp_7, i10 %tmp_6, i10 %tmp_5, i10 %tmp_4, i10 %tmp_3, i10 %tmp_2, i10 %tmp_s" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:383]   --->   Operation 85 'bitconcatenate' 'axi_data' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln388 = muxlogic i15 %m_axis_video_V_keep_V"   --->   Operation 86 'muxlogic' 'muxLogicData_to_write_ln388' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.00ns)   --->   "%write_ln388 = write void @_ssdm_op_Write.axis.volatile.i120P0A.i15P0A.i15P0A.i1P0A.i1P0A.i1P0A.i1P0A, i120 %m_axis_video_V_data_V, i15 %m_axis_video_V_keep_V, i15 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i120 %axi_data, i15 32767, i15 0, i1 %sof_2, i1 %axi_last, i1 0, i1 0" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:388]   --->   Operation 87 'write' 'write_ln388' <Predicate = (!icmp_ln350)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 88 'ret' 'ret_ln0' <Predicate = (icmp_ln350)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 1.788ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln350', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:350) of constant 0 on local variable 'j', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:350 [60]  (0.493 ns)
	'load' operation 11 bit ('j', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:350) on local variable 'j', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:350 [65]  (0.000 ns)
	'add' operation 11 bit ('j', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:350) [66]  (0.802 ns)
	'muxlogic' operation 0 bit ('muxLogicData_to_store_ln350') [104]  (0.000 ns)
	'store' operation 0 bit ('store_ln350', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:350) of variable 'j', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:350 on local variable 'j', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:350 [106]  (0.493 ns)

 <State 2>: 1.756ns
The critical path consists of the following:
	'muxlogic' operation 120 bit ('muxLogicCE_to_img_read') [75]  (0.000 ns)
	fifo read operation ('img_read', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:374) on port 'img' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:374) [76]  (0.857 ns)
	'sparsemux' operation 10 bit ('tmp_s', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:383) [89]  (0.899 ns)

 <State 3>: 1.000ns
The critical path consists of the following:
	'phi' operation 1 bit ('sof') with incoming values : ('sof_read') [63]  (0.000 ns)
	axis write operation ('write_ln388', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:388) on port 'm_axis_video_V_data_V' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:388) [103]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
