# Hi there! ðŸ‘‹

## I'm kkenshin (Mingjun Jiang)

- An Intergrated Circuit Engineering Graduate Student at SJTU.
- Interested in Digital IC Design/Verification and FPGA Heterogeneous Computing
- Currently Working on Graduation Project: Hardware Accelerator for BWA-MEN


### ðŸ›  &nbsp;Tech Stack
![Verilog](https://img.shields.io/badge/-Verilog-c5b8a5?style=flat)
![SystemVerilog](https://img.shields.io/badge/-SystemVerilog-c5b8a5?style=flat)
![C](https://img.shields.io/badge/-C%2FC%2B%2B-c5b8a5?style=flat)
![OpenCL](https://img.shields.io/badge/-OpenCL-c5b8a5?style=flat)
![UVM](https://img.shields.io/badge/-UVM-c5b8a5?style=flat)

<!--
**kkenshin1/kkenshin1** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ðŸ”­ Iâ€™m currently working on ...
- ðŸŒ± Iâ€™m currently learning ...
- ðŸ‘¯ Iâ€™m looking to collaborate on ...
- ðŸ¤” Iâ€™m looking for help with ...
- ðŸ’¬ Ask me about ...
- ðŸ“« How to reach me: ...
- ðŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
