timestamp 1676559991
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use INV_45746474_0_0_1676553145 INV_45746474_0_0_1676553145_0 -1 0 516 0 -1 3024
use PMOS_S_95137167_X1_Y1_1676553148 PMOS_S_95137167_X1_Y1_1676553148_2 -1 0 1032 0 -1 1512
use NMOS_S_54129001_X1_Y1_1676553147 NMOS_S_54129001_X1_Y1_1676553147_2 1 0 1032 0 -1 1512
use DP_PMOS_83764739_X1_Y1_1676553146 DP_PMOS_83764739_X1_Y1_1676553146_0 1 0 2064 0 -1 1512
use NMOS_S_54129001_X1_Y1_1676553147 NMOS_S_54129001_X1_Y1_1676553147_0 -1 0 1892 0 1 1512
use NMOS_S_54129001_X1_Y1_1676553147 NMOS_S_54129001_X1_Y1_1676553147_1 -1 0 2064 0 -1 1512
use PMOS_S_95137167_X1_Y1_1676553148 PMOS_S_95137167_X1_Y1_1676553148_1 1 0 1892 0 1 1512
use PMOS_S_95137167_X1_Y1_1676553148 PMOS_S_95137167_X1_Y1_1676553148_0 -1 0 2924 0 1 1512
use NMOS_S_54129001_X1_Y1_1676553147 NMOS_S_54129001_X1_Y1_1676553147_3 1 0 2924 0 1 1512
use NMOS_S_54129001_X1_Y1_1676553147 NMOS_S_54129001_X1_Y1_1676553147_4 1 0 2752 0 -1 1512
node "C" 0 0 1720 2436 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "F" 0 0 860 588 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "D" 0 0 2752 2436 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VSS" 0 0 1376 756 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VDD" 0 0 2580 714 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "B" 0 0 2408 504 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "A" 0 0 1892 588 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "Y" 0 0 172 1428 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "E" 0 0 172 588 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_1344_224#" 5 177.958 1344 224 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 99904 3680 7168 480 0 0 0 0 0 0 0 0
node "m1_312_224#" 2 236.896 312 224 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22848 928 7168 480 0 0 0 0 0 0 0 0
node "m1_1978_560#" 0 58.3015 1978 560 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9632 456 0 0 0 0 0 0 0 0 0 0
node "m1_946_560#" 0 71.6036 946 560 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9632 456 0 0 0 0 0 0 0 0 0 0
node "m1_2634_1400#" 2 457.1 2634 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11424 520 17416 846 161920 2344 0 0 0 0 0 0
node "m1_2204_1400#" 1 53.6451 2204 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3584 240 15904 680 0 0 0 0 0 0 0 0
node "m1_258_1400#" 1 90.9257 258 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28896 1144 0 0 0 0 0 0 0 0 0 0
node "m1_3064_1484#" 2 229.492 3064 1484 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13216 584 22400 1024 0 0 0 0 0 0 0 0
node "m1_2462_1316#" 2 109.536 2462 1316 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11984 652 24192 1088 0 0 0 0 0 0 0 0
node "m1_1516_1484#" 2 117.038 1516 1484 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13216 584 22400 1024 0 0 0 0 0 0 0 0
node "m1_2978_1400#" 1 77.4548 2978 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 12992 576 0 0 0 0 0 0 0 0
node "m1_2150_1568#" 1 -24.8316 2150 1568 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28896 1144 0 0 0 0 0 0 0 0 0 0
node "m1_1946_1568#" 2 491.085 1946 1568 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3584 240 20048 940 216960 3032 0 0 0 0 0 0
node "m1_1774_1400#" 1 64.884 1774 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 12992 576 0 0 0 0 0 0 0 0
node "m1_2838_2408#" 0 85.4369 2838 2408 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9632 456 0 0 0 0 0 0 0 0 0 0
node "m1_1806_2408#" 0 77.1296 1806 2408 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9632 456 0 0 0 0 0 0 0 0 0 0
node "li_2813_487#" 32 124.514 2813 487 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5900 336 24976 1116 0 0 0 0 0 0 0 0 0 0
node "li_1093_1411#" 33 46.4428 1093 1411 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5900 336 50848 2040 11200 512 0 0 0 0 0 0 0 0
node "li_921_1411#" 54 184.642 921 1411 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10100 504 44240 1804 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_312_224#" "m1_258_1400#" 23.0616
cap "m1_1516_1484#" "li_1093_1411#" 11.7557
cap "m1_2634_1400#" "m1_1946_1568#" 145.278
cap "m1_2634_1400#" "li_2813_487#" 15.787
cap "m1_1806_2408#" "m1_1946_1568#" 3.06647
cap "m1_2838_2408#" "m1_2978_1400#" 1.72834
cap "m1_1946_1568#" "m1_2150_1568#" 13.1922
cap "m1_2150_1568#" "li_2813_487#" 0.891344
cap "m1_946_560#" "m1_1978_560#" 2.70769
cap "m1_1978_560#" "m1_1946_1568#" 1.63362
cap "m1_312_224#" "m1_1344_224#" 8.29781
cap "m1_1978_560#" "li_2813_487#" 3.63334
cap "m1_946_560#" "li_921_1411#" 1.8001
cap "m1_3064_1484#" "m1_1946_1568#" 0.943761
cap "m1_258_1400#" "m1_1946_1568#" 59.0864
cap "li_921_1411#" "m1_1946_1568#" 108.542
cap "m1_1806_2408#" "m1_2634_1400#" 0.484745
cap "m1_2634_1400#" "m1_2150_1568#" 51.3682
cap "m1_2462_1316#" "m1_1946_1568#" 3.40138
cap "m1_1946_1568#" "m1_1774_1400#" 147.637
cap "m1_2462_1316#" "li_2813_487#" 5.55984
cap "m1_1946_1568#" "m1_2978_1400#" 0.814649
cap "m1_2634_1400#" "m1_1978_560#" 3.86331
cap "m1_1946_1568#" "m1_2204_1400#" 29.4566
cap "m1_3064_1484#" "m1_2634_1400#" 7.64566
cap "m1_1946_1568#" "m1_1344_224#" 9.2397
cap "li_2813_487#" "m1_1344_224#" 101.554
cap "m1_312_224#" "li_1093_1411#" 2.2293
cap "m1_3064_1484#" "m1_2150_1568#" 0.728934
cap "m1_2462_1316#" "m1_2634_1400#" 96.874
cap "m1_2634_1400#" "m1_1774_1400#" 10.2916
cap "m1_1946_1568#" "m1_1516_1484#" 161.816
cap "li_921_1411#" "m1_2150_1568#" 0.122342
cap "m1_2634_1400#" "m1_2978_1400#" 24.891
cap "m1_1806_2408#" "m1_1774_1400#" 1.72834
cap "m1_2634_1400#" "m1_2204_1400#" 26.3348
cap "m1_2462_1316#" "m1_2150_1568#" 195.415
cap "m1_2150_1568#" "m1_1774_1400#" 0.281309
cap "m1_2634_1400#" "m1_1344_224#" 46.2218
cap "m1_2150_1568#" "m1_2978_1400#" 7.28574
cap "li_921_1411#" "m1_258_1400#" 15.1239
cap "m1_2150_1568#" "m1_2204_1400#" 93.5747
cap "m1_946_560#" "li_1093_1411#" 6.78485
cap "m1_3064_1484#" "m1_2462_1316#" 8.73704
cap "m1_3064_1484#" "m1_1774_1400#" 0.0612344
cap "m1_2634_1400#" "m1_1516_1484#" 38.8911
cap "m1_2150_1568#" "m1_1344_224#" 8.15546
cap "m1_1946_1568#" "li_1093_1411#" 114.116
cap "li_921_1411#" "m1_2462_1316#" 0.059633
cap "li_921_1411#" "m1_1774_1400#" 9.67561
cap "m1_3064_1484#" "m1_2978_1400#" 87.5422
cap "m1_3064_1484#" "m1_2204_1400#" 0.0790779
cap "li_921_1411#" "m1_2978_1400#" 0.00371597
cap "m1_1978_560#" "m1_1344_224#" 34.4
cap "m1_2462_1316#" "m1_1774_1400#" 0.207761
cap "li_921_1411#" "m1_2204_1400#" 0.918851
cap "m1_3064_1484#" "m1_1344_224#" 4.87723
cap "m1_2150_1568#" "m1_1516_1484#" 0.097858
cap "m1_2462_1316#" "m1_2978_1400#" 15.0812
cap "m1_1774_1400#" "m1_2978_1400#" 0.00147079
cap "li_921_1411#" "m1_1344_224#" 5.68672
cap "m1_2462_1316#" "m1_2204_1400#" 42.245
cap "m1_1774_1400#" "m1_2204_1400#" 15.4179
cap "m1_3064_1484#" "m1_1516_1484#" 0.00367437
cap "m1_2462_1316#" "m1_1344_224#" 1.37625
cap "m1_2634_1400#" "li_1093_1411#" 0.0224856
cap "m1_1774_1400#" "m1_1344_224#" 3.65241
cap "m1_258_1400#" "m1_1516_1484#" 0.0574392
cap "li_921_1411#" "m1_1516_1484#" 124.047
cap "m1_2978_1400#" "m1_1344_224#" 3.65241
cap "m1_1344_224#" "m1_2204_1400#" 3.65241
cap "m1_312_224#" "m1_1946_1568#" 2.61308
cap "m1_2462_1316#" "m1_1516_1484#" 6.63401
cap "m1_1774_1400#" "m1_1516_1484#" 108.122
cap "m1_1516_1484#" "m1_2978_1400#" 0.11233
cap "m1_1516_1484#" "m1_2204_1400#" 4.56302
cap "m1_258_1400#" "li_1093_1411#" 267.106
cap "m1_1516_1484#" "m1_1344_224#" 12.6273
cap "li_921_1411#" "li_1093_1411#" 267.154
cap "m1_946_560#" "m1_1946_1568#" 0.889173
cap "m1_2462_1316#" "li_1093_1411#" 0.141978
cap "m1_1806_2408#" "m1_2838_2408#" 2.70769
cap "m1_1774_1400#" "li_1093_1411#" 3.34895
cap "li_1093_1411#" "m1_2204_1400#" 0.369199
cap "F" "E" 30.8279
cap "INV_45746474_0_0_1676553145_0/PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/w_0_0#" "Y" 73.864
cap "VSS" "INV_45746474_0_0_1676553145_0/PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/w_0_0#" 316.481
cap "VSS" "Y" 11.0148
cap "F" "INV_45746474_0_0_1676553145_0/PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/w_0_0#" 245.618
cap "INV_45746474_0_0_1676553145_0/PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/w_0_0#" "E" 33.428
cap "F" "Y" 5.21017
cap "F" "VSS" 17.4907
cap "E" "Y" 0.851383
cap "F" "A" 17.4887
cap "VSS" "E" 1.07062
cap "INV_45746474_0_0_1676553145_0/PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/w_0_0#" "A" 2.20134
cap "VDD" "B" 214.261
cap "F" "A" 17.4887
cap "INV_45746474_0_0_1676553145_0/PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/w_0_0#" "VSS" 53.3062
cap "Y" "INV_45746474_0_0_1676553145_0/PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/w_0_0#" 9.14175
cap "C" "A" 0.0427474
cap "F" "VSS" 12.4352
cap "B" "A" 2.13281
cap "C" "VSS" 7.10228
cap "B" "VSS" 57.1191
cap "VDD" "A" 181.674
cap "VDD" "VSS" 1486.52
cap "Y" "VDD" 3.9001
cap "D" "VSS" 3.83488
cap "E" "VSS" 1.35425
cap "INV_45746474_0_0_1676553145_0/PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/w_0_0#" "B" 0.698287
cap "F" "B" 0.053429
cap "A" "VSS" 77.7845
cap "Y" "A" 5.53271
cap "VDD" "INV_45746474_0_0_1676553145_0/PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/w_0_0#" 17.2975
cap "Y" "VSS" 29.731
cap "F" "VDD" 1.15822
cap "VSS" "NMOS_S_54129001_X1_Y1_1676553147_0/a_230_483#" 0.230909
cap "B" "PMOS_S_95137167_X1_Y1_1676553148_1/a_230_399#" 0.00876241
cap "B" "D" 0.0427474
cap "B" "A" 2.149
cap "VSS" "A" 1.4431
cap "B" "VSS" 14.2306
cap "NMOS_S_54129001_X1_Y1_1676553147_2/a_230_483#" "VSS" 0.0192728
cap "B" "VDD" 49.0172
cap "VSS" "VDD" 209.142
cap "VSS" "NMOS_S_54129001_X1_Y1_1676553147_2/a_200_252#" 0.07108
cap "VDD" "Y" 0.76517
cap "VDD" "VSS" 1.39935
cap "INV_45746474_0_0_1676553145_0/PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/w_0_0#" "F" 17.3397
cap "E" "C" 6.24959
cap "Y" "F" 0.00633256
cap "VSS" "F" 0.00633256
cap "INV_45746474_0_0_1676553145_0/PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/w_0_0#" "E" 9.20835
cap "INV_45746474_0_0_1676553145_0/PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/w_0_0#" "Y" 117.38
cap "Y" "E" 37.0529
cap "INV_45746474_0_0_1676553145_0/PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/w_0_0#" "VSS" 185.366
cap "Y" "VSS" 139.227
cap "VSS" "E" 33.4962
cap "C" "E" 6.10826
cap "A" "VDD" 0.0273825
cap "INV_45746474_0_0_1676553145_0/PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/w_0_0#" "VSS" 77.6908
cap "C" "VDD" 241.496
cap "INV_45746474_0_0_1676553145_0/PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/w_0_0#" "B" -0.0330613
cap "Y" "E" 0.313717
cap "VDD" "Y" 44.95
cap "D" "VDD" 36.9205
cap "C" "VSS" 10.7893
cap "A" "INV_45746474_0_0_1676553145_0/PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/w_0_0#" 1.62118
cap "C" "INV_45746474_0_0_1676553145_0/PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/w_0_0#" 14.9675
cap "Y" "VSS" 305.271
cap "D" "VSS" 1.43909
cap "INV_45746474_0_0_1676553145_0/PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/w_0_0#" "Y" 111.437
cap "D" "B" 0.0243389
cap "C" "A" 0.0278167
cap "D" "INV_45746474_0_0_1676553145_0/PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/w_0_0#" 0.238202
cap "E" "VSS" 0.0250991
cap "C" "D" 30.5498
cap "C" "Y" 3.17497
cap "VDD" "VSS" 391.747
cap "VDD" "B" -1.91715
cap "INV_45746474_0_0_1676553145_0/PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/w_0_0#" "VDD" 1259.73
cap "VDD" "D" 113.908
cap "VDD" "VSS" 262.531
cap "PMOS_S_95137167_X1_Y1_1676553148_1/a_230_399#" "D" 0.398217
cap "C" "D" -0.415299
cap "PMOS_S_95137167_X1_Y1_1676553148_1/a_230_399#" "VSS" 37.9365
cap "C" "VSS" 0.792522
cap "D" "VSS" 12.7477
cap "PMOS_S_95137167_X1_Y1_1676553148_1/a_230_399#" "VDD" -1.77636e-15
cap "NMOS_S_54129001_X1_Y1_1676553147_0/a_230_483#" "VSS" 0.393896
cap "INV_45746474_0_0_1676553145_0/NMOS_S_54129001_X1_Y1_1676553144_1676553145_0/a_147_483#" "DP_PMOS_83764739_X1_Y1_1676553146_0/a_402_399#" 46.8159
cap "DP_PMOS_83764739_X1_Y1_1676553146_0/a_402_399#" "NMOS_S_54129001_X1_Y1_1676553147_0/a_147_483#" 22.8257
merge "PMOS_S_95137167_X1_Y1_1676553148_0/w_0_0#" "DP_PMOS_83764739_X1_Y1_1676553146_0/w_0_0#" -2252.1 0 0 0 0 0 -4400 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -544 -3584 -352 0 0 0 0 0 0 0 0
merge "DP_PMOS_83764739_X1_Y1_1676553146_0/w_0_0#" "DP_PMOS_83764739_X1_Y1_1676553146_0/a_402_399#"
merge "DP_PMOS_83764739_X1_Y1_1676553146_0/a_402_399#" "m1_2462_1316#"
merge "m1_2462_1316#" "PMOS_S_95137167_X1_Y1_1676553148_1/w_0_0#"
merge "PMOS_S_95137167_X1_Y1_1676553148_1/w_0_0#" "VDD"
merge "VDD" "DP_PMOS_83764739_X1_Y1_1676553146_0/a_230_399#"
merge "DP_PMOS_83764739_X1_Y1_1676553146_0/a_230_399#" "m1_2204_1400#"
merge "NMOS_S_54129001_X1_Y1_1676553147_4/a_147_483#" "VSS" -5268.94 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12880 -1006 -16944 -1452 0 0 0 0 0 0 0 0
merge "VSS" "m1_3064_1484#"
merge "m1_3064_1484#" "NMOS_S_54129001_X1_Y1_1676553147_4/a_230_483#"
merge "NMOS_S_54129001_X1_Y1_1676553147_4/a_230_483#" "NMOS_S_54129001_X1_Y1_1676553147_3/a_230_483#"
merge "NMOS_S_54129001_X1_Y1_1676553147_3/a_230_483#" "m1_2978_1400#"
merge "m1_2978_1400#" "NMOS_S_54129001_X1_Y1_1676553147_3/a_147_483#"
merge "NMOS_S_54129001_X1_Y1_1676553147_3/a_147_483#" "PMOS_S_95137167_X1_Y1_1676553148_0/VSUBS"
merge "PMOS_S_95137167_X1_Y1_1676553148_0/VSUBS" "PMOS_S_95137167_X1_Y1_1676553148_1/VSUBS"
merge "PMOS_S_95137167_X1_Y1_1676553148_1/VSUBS" "NMOS_S_54129001_X1_Y1_1676553147_1/a_147_483#"
merge "NMOS_S_54129001_X1_Y1_1676553147_1/a_147_483#" "m1_2634_1400#"
merge "m1_2634_1400#" "NMOS_S_54129001_X1_Y1_1676553147_0/a_147_483#"
merge "NMOS_S_54129001_X1_Y1_1676553147_0/a_147_483#" "m1_1516_1484#"
merge "m1_1516_1484#" "DP_PMOS_83764739_X1_Y1_1676553146_0/VSUBS"
merge "DP_PMOS_83764739_X1_Y1_1676553146_0/VSUBS" "NMOS_S_54129001_X1_Y1_1676553147_2/a_147_483#"
merge "NMOS_S_54129001_X1_Y1_1676553147_2/a_147_483#" "m1_1344_224#"
merge "m1_1344_224#" "PMOS_S_95137167_X1_Y1_1676553148_2/VSUBS"
merge "PMOS_S_95137167_X1_Y1_1676553148_2/VSUBS" "INV_45746474_0_0_1676553145_0/VSUBS"
merge "INV_45746474_0_0_1676553145_0/VSUBS" "VSUBS"
merge "NMOS_S_54129001_X1_Y1_1676553147_1/a_230_483#" "NMOS_S_54129001_X1_Y1_1676553147_0/a_230_483#" -838.616 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16688 -1468 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_54129001_X1_Y1_1676553147_0/a_230_483#" "m1_1774_1400#"
merge "m1_1774_1400#" "PMOS_S_95137167_X1_Y1_1676553148_2/a_230_399#"
merge "PMOS_S_95137167_X1_Y1_1676553148_2/a_230_399#" "li_921_1411#"
merge "li_921_1411#" "INV_45746474_0_0_1676553145_0/PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/a_230_399#"
merge "INV_45746474_0_0_1676553145_0/PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/a_230_399#" "Y"
merge "Y" "m1_258_1400#"
merge "PMOS_S_95137167_X1_Y1_1676553148_0/a_200_252#" "m1_2838_2408#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_54129001_X1_Y1_1676553147_1/a_200_252#" "DP_PMOS_83764739_X1_Y1_1676553146_0/a_200_252#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "DP_PMOS_83764739_X1_Y1_1676553146_0/a_200_252#" "m1_1978_560#"
merge "PMOS_S_95137167_X1_Y1_1676553148_2/a_200_252#" "m1_946_560#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "DP_PMOS_83764739_X1_Y1_1676553146_0/a_372_252#" "li_2813_487#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_95137167_X1_Y1_1676553148_0/a_230_399#" "PMOS_S_95137167_X1_Y1_1676553148_1/a_230_399#" -3231.28 0 0 0 0 0 -3024 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7392 -600 -8960 -656 0 0 0 0 0 0 0 0
merge "PMOS_S_95137167_X1_Y1_1676553148_1/a_230_399#" "m1_2150_1568#"
merge "m1_2150_1568#" "PMOS_S_95137167_X1_Y1_1676553148_2/w_0_0#"
merge "PMOS_S_95137167_X1_Y1_1676553148_2/w_0_0#" "m1_1946_1568#"
merge "m1_1946_1568#" "INV_45746474_0_0_1676553145_0/PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/w_0_0#"
merge "INV_45746474_0_0_1676553145_0/PMOS_S_95137167_X1_Y1_1676553145_1676553145_0/w_0_0#" "m1_312_224#"
merge "NMOS_S_54129001_X1_Y1_1676553147_4/a_200_252#" "B" -503.484 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5712 -428 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_54129001_X1_Y1_1676553147_2/a_230_483#" "INV_45746474_0_0_1676553145_0/NMOS_S_54129001_X1_Y1_1676553144_1676553145_0/a_147_483#" -60.2021 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "INV_45746474_0_0_1676553145_0/NMOS_S_54129001_X1_Y1_1676553144_1676553145_0/a_147_483#" "li_1093_1411#"
merge "NMOS_S_54129001_X1_Y1_1676553147_3/a_200_252#" "D" -349.657 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3808 -360 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_95137167_X1_Y1_1676553148_1/a_200_252#" "C" -519.326 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3808 -360 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_54129001_X1_Y1_1676553147_2/a_200_252#" "F" -537.112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3808 -360 0 0 0 0 0 0 0 0 0 0
merge "INV_45746474_0_0_1676553145_0/m1_398_560#" "E" -177.593 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_54129001_X1_Y1_1676553147_0/a_200_252#" "m1_1806_2408#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
