module cmp8 (
    input clk,  // clock
    input rst,  // reset
    input alufn[2],
    input z,
    input n,
    input v,
    output out[8]
  ) {

  always {
  out[7:1] = 0;
    case (alufn){
      01: out[0] = z;
      10: out[0] = n^v;
      11: out[0] = z + (n^v); //commentingg
      default: out[0] = 0;
    }
  }
}
