/*
 * Copyright (c)
 *
 * SPDX-License-Identifier: Apache-2.0
 */

 #include <freq.h>
 #include <mem.h>
 #include <zephyr/dt-bindings/adc/adc.h>
 #include <zephyr/dt-bindings/gpio/gpio.h>
 #include <zephyr/dt-bindings/i2c/i2c.h>
 #include <zephyr/dt-bindings/pwm/pwm.h>

 #include <zephyr/dt-bindings/clock/ch32_clock.h>

 / {
	#address-cells = <1>;
	#size-cells = <1>;

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu: cpu@0 {
			compatible = "wch,qingke", "riscv";
			clock-frequency = <DT_FREQ_M(144)>;
			riscv,isa = "rv32imacf_zicsr_zifencei";
			reg = <0>;
		};
	};

	clocks{
		clk_lsi: clk-lsi {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <DT_FREQ_K(40)>;
			status = "disabled";
		};

		clk_lse: clk-lse {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <32768>;
			status = "disabled";
		};

		clk_hsi: clk-hsi {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <DT_FREQ_M(8)>;
			status = "okay";
		};

		clk_hse: clk-hse {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <DT_FREQ_M(8)>;
			status = "okay";
		};

		pll1: pll1 {
			compatible = "fixed-factor-clock";
			status = "disabled";
			clocks = <&clk_hse>;
			clock-div = <1>;
			clock-mult = <18>;
			#clock-cells = <0>;
		};

		pll2: pll2 {
			compatible = "fixed-factor-clock";
			status = "disabled";
			clocks = <&clk_hse>;
			clock-div = <2>;
			clock-mult = <4>;
			#clock-cells = <0>;
		};

		pll3: pll3 {
			compatible = "fixed-factor-clock";
			status = "disabled";
			clocks = <&clk_hse>;
			clock-div = <1>;
			clock-mult = <15>;
			#clock-cells = <0>;
		};
	};

    soc {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "simple-bus";

		sram0: memory@20000000 {
			compatible = "mmio-sram";
		};

		fmc: flash-controller@40022000 {
			compatible = "wch,ch32-flash-controller";
			reg = <0x40022000 0x400>;
			#address-cells = <1>;
			#size-cells = <1>;

			flash0: flash@8000000 {
				compatible = "wch,ch32-nv-flash", "soc-nv-flash";
				write-block-size = <256>;
				page-size = <256>;
                max-erase-time-ms = <300>;
			};
		};

		rcc: reset-clock-controller@40021000 {
			compatible = "wch,ch32-rcc";
			reg = <0x40021000 0x400>;
			#clock-cells = <2>;
			status = "okay";
			
			clocks = <&clk_hsi>;  /* Select 144MHz pll as SYSCLK source */
			ahb-prescaler = <1>;
			clock-frequency = <DT_FREQ_M(144)>; 
			/* = SYSCLK / AHB prescaler */
			/* default frequency in Hz for clock output */
			apb1-prescaler = <2>;
			apb2-prescaler = <2>;

			rctl: reset-controller {
				compatible = "wch,ch32-rctl";
				#reset-cells = <2>;
				status = "okay";
			};
		};
		
		afio: afio@40010000 {
			compatible = "wch,ch32-afio";
			reg = <0x40010000 0x400>;
			clocks = <&rcc CH32_APB2_EN 0>;
			status = "okay";
		};

		
    };

};