Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr  5 23:12:09 2019
| Host         : DESKTOP-K0CKIO3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: Mouse_Clk (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: advanced_sw (HIGH)

 There are 2850 register/latch pins with no clock driven by root clock pin: c0/SLOW_CLK_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: clr1/slowclk/slowclock_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dpt1/slowclk/slowclock_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: fll1/slowclk/slowclock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: grd1/slowclk/slowclock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc1/sclk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vrt1/slowclk/slowclock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 21377 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.665      -64.139                     23                  393        0.244        0.000                      0                  393        3.000        0.000                       0                   243  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 4.630}        9.259           108.000         
  clk_out1_clk_wiz_0_1  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                   5.287        0.000                      0                  169        0.256        0.000                      0                  169        3.000        0.000                       0                   149  
  clk_out1_clk_wiz_0         -5.665      -64.139                     23                  188        0.274        0.000                      0                  188        4.130        0.000                       0                    80  
  clk_out1_clk_wiz_0_1        3.418        0.000                      0                    3        0.988        0.000                      0                    3        4.130        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          4.545        0.000                      0                   12        0.244        0.000                      0                   12  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.350        0.000                      0                   36        0.281        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 vc1/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 1.076ns (22.978%)  route 3.607ns (77.022%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.626     5.147    vc1/CLK_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  vc1/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  vc1/count2_reg[4]/Q
                         net (fo=8, routed)           1.026     6.629    vc1/count2_reg[4]
    SLICE_X62Y53         LUT5 (Prop_lut5_I3_O)        0.124     6.753 r  vc1/sclk_i_19/O
                         net (fo=1, routed)           0.670     7.423    vc1/sclk_i_19_n_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.547 r  vc1/sclk_i_15/O
                         net (fo=1, routed)           0.667     8.214    vc1/sclk_i_15_n_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.338 r  vc1/sclk_i_10/O
                         net (fo=1, routed)           0.800     9.138    vc1/sclk_i_10_n_0
    SLICE_X62Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.262 r  vc1/sclk_i_4/O
                         net (fo=1, routed)           0.444     9.706    vc1/sclk_i_4_n_0
    SLICE_X62Y52         LUT6 (Prop_lut6_I3_O)        0.124     9.830 r  vc1/sclk_i_1/O
                         net (fo=1, routed)           0.000     9.830    vc1/sclk_i_1_n_0
    SLICE_X62Y52         FDRE                                         r  vc1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.510    14.851    vc1/CLK_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  vc1/sclk_reg/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y52         FDRE (Setup_fdre_C_D)        0.029    15.117    vc1/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                  5.287    

Slack (MET) :             6.269ns  (required time - arrival time)
  Source:                 c0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.704ns (21.718%)  route 2.538ns (78.282%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X29Y45         FDRE                                         r  c0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  c0/counter_reg[3]/Q
                         net (fo=2, routed)           0.860     6.403    c0/counter[3]
    SLICE_X28Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.527 f  c0/counter[11]_i_4/O
                         net (fo=2, routed)           0.820     7.347    c0/counter[11]_i_4_n_0
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124     7.471 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.858     8.329    c0/counter[11]_i_1_n_0
    SLICE_X29Y46         FDRE                                         r  c0/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.447    14.788    c0/CLK_IBUF_BUFG
    SLICE_X29Y46         FDRE                                         r  c0/counter_reg[5]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X29Y46         FDRE (Setup_fdre_C_R)       -0.429    14.598    c0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                  6.269    

Slack (MET) :             6.269ns  (required time - arrival time)
  Source:                 c0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.704ns (21.718%)  route 2.538ns (78.282%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X29Y45         FDRE                                         r  c0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  c0/counter_reg[3]/Q
                         net (fo=2, routed)           0.860     6.403    c0/counter[3]
    SLICE_X28Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.527 f  c0/counter[11]_i_4/O
                         net (fo=2, routed)           0.820     7.347    c0/counter[11]_i_4_n_0
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124     7.471 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.858     8.329    c0/counter[11]_i_1_n_0
    SLICE_X29Y46         FDRE                                         r  c0/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.447    14.788    c0/CLK_IBUF_BUFG
    SLICE_X29Y46         FDRE                                         r  c0/counter_reg[6]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X29Y46         FDRE (Setup_fdre_C_R)       -0.429    14.598    c0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                  6.269    

Slack (MET) :             6.269ns  (required time - arrival time)
  Source:                 c0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.704ns (21.718%)  route 2.538ns (78.282%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X29Y45         FDRE                                         r  c0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  c0/counter_reg[3]/Q
                         net (fo=2, routed)           0.860     6.403    c0/counter[3]
    SLICE_X28Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.527 f  c0/counter[11]_i_4/O
                         net (fo=2, routed)           0.820     7.347    c0/counter[11]_i_4_n_0
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124     7.471 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.858     8.329    c0/counter[11]_i_1_n_0
    SLICE_X29Y46         FDRE                                         r  c0/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.447    14.788    c0/CLK_IBUF_BUFG
    SLICE_X29Y46         FDRE                                         r  c0/counter_reg[7]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X29Y46         FDRE (Setup_fdre_C_R)       -0.429    14.598    c0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                  6.269    

Slack (MET) :             6.269ns  (required time - arrival time)
  Source:                 c0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.704ns (21.718%)  route 2.538ns (78.282%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X29Y45         FDRE                                         r  c0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  c0/counter_reg[3]/Q
                         net (fo=2, routed)           0.860     6.403    c0/counter[3]
    SLICE_X28Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.527 f  c0/counter[11]_i_4/O
                         net (fo=2, routed)           0.820     7.347    c0/counter[11]_i_4_n_0
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.124     7.471 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.858     8.329    c0/counter[11]_i_1_n_0
    SLICE_X29Y46         FDRE                                         r  c0/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.447    14.788    c0/CLK_IBUF_BUFG
    SLICE_X29Y46         FDRE                                         r  c0/counter_reg[8]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X29Y46         FDRE (Setup_fdre_C_R)       -0.429    14.598    c0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                  6.269    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.552ns (17.746%)  route 2.559ns (82.254%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.737     6.280    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.376 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2863, routed)        1.821     8.198    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  vc1/count2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.510    14.851    vc1/CLK_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  vc1/count2_reg[0]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X63Y52         FDRE (Setup_fdre_C_R)       -0.429    14.566    vc1/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.552ns (17.752%)  route 2.558ns (82.248%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.737     6.280    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.376 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2863, routed)        1.820     8.197    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X63Y54         FDRE                                         r  vc1/count2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.509    14.850    vc1/CLK_IBUF_BUFG
    SLICE_X63Y54         FDRE                                         r  vc1/count2_reg[10]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X63Y54         FDRE (Setup_fdre_C_R)       -0.429    14.565    vc1/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.552ns (17.752%)  route 2.558ns (82.248%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.737     6.280    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.376 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2863, routed)        1.820     8.197    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X63Y54         FDRE                                         r  vc1/count2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.509    14.850    vc1/CLK_IBUF_BUFG
    SLICE_X63Y54         FDRE                                         r  vc1/count2_reg[11]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X63Y54         FDRE (Setup_fdre_C_R)       -0.429    14.565    vc1/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.552ns (17.746%)  route 2.559ns (82.254%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.737     6.280    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.376 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2863, routed)        1.821     8.198    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  vc1/count2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.510    14.851    vc1/CLK_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  vc1/count2_reg[1]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X63Y52         FDRE (Setup_fdre_C_R)       -0.429    14.566    vc1/count2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.552ns (17.746%)  route 2.559ns (82.254%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.737     6.280    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.376 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2863, routed)        1.821     8.198    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  vc1/count2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.510    14.851    vc1/CLK_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  vc1/count2_reg[2]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X63Y52         FDRE (Setup_fdre_C_R)       -0.429    14.566    vc1/count2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  6.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 grd1/slowclk/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grd1/slowclk/slowclock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.231ns (64.140%)  route 0.129ns (35.860%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.560     1.443    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X29Y12         FDRE                                         r  grd1/slowclk/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  grd1/slowclk/counter_reg[9]/Q
                         net (fo=2, routed)           0.070     1.655    grd1/slowclk/counter_reg[9]
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.045     1.700 r  grd1/slowclk/slowclock_i_3__0/O
                         net (fo=1, routed)           0.059     1.758    grd1/slowclk/slowclock_i_3__0_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I1_O)        0.045     1.803 r  grd1/slowclk/slowclock_i_1__0/O
                         net (fo=1, routed)           0.000     1.803    grd1/slowclk/slowclock_i_1__0_n_0
    SLICE_X28Y12         FDRE                                         r  grd1/slowclk/slowclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.829     1.956    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X28Y12         FDRE                                         r  grd1/slowclk/slowclock_reg/C
                         clock pessimism             -0.500     1.456    
    SLICE_X28Y12         FDRE (Hold_fdre_C_D)         0.091     1.547    grd1/slowclk/slowclock_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 fll1/slowclk/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fll1/slowclk/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.557     1.440    fll1/slowclk/CLK_IBUF_BUFG
    SLICE_X37Y17         FDRE                                         r  fll1/slowclk/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  fll1/slowclk/counter_reg[15]/Q
                         net (fo=2, routed)           0.117     1.698    fll1/slowclk/counter_reg[15]
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  fll1/slowclk/counter_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.806    fll1/slowclk/counter_reg[12]_i_1__2_n_4
    SLICE_X37Y17         FDRE                                         r  fll1/slowclk/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.824     1.951    fll1/slowclk/CLK_IBUF_BUFG
    SLICE_X37Y17         FDRE                                         r  fll1/slowclk/counter_reg[15]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.105     1.545    fll1/slowclk/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.564     1.447    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X29Y2          FDRE                                         r  clr1/slowclk/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clr1/slowclk/counter_reg[11]/Q
                         net (fo=2, routed)           0.117     1.705    clr1/slowclk/counter_reg[11]
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clr1/slowclk/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    clr1/slowclk/counter_reg[8]_i_1_n_4
    SLICE_X29Y2          FDRE                                         r  clr1/slowclk/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.834     1.961    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X29Y2          FDRE                                         r  clr1/slowclk/counter_reg[11]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X29Y2          FDRE (Hold_fdre_C_D)         0.105     1.552    clr1/slowclk/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.563     1.446    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X29Y3          FDRE                                         r  clr1/slowclk/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clr1/slowclk/counter_reg[15]/Q
                         net (fo=2, routed)           0.117     1.704    clr1/slowclk/counter_reg[15]
    SLICE_X29Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clr1/slowclk/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    clr1/slowclk/counter_reg[12]_i_1_n_4
    SLICE_X29Y3          FDRE                                         r  clr1/slowclk/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.833     1.960    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X29Y3          FDRE                                         r  clr1/slowclk/counter_reg[15]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X29Y3          FDRE (Hold_fdre_C_D)         0.105     1.551    clr1/slowclk/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.563     1.446    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X29Y4          FDRE                                         r  clr1/slowclk/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clr1/slowclk/counter_reg[19]/Q
                         net (fo=2, routed)           0.117     1.704    clr1/slowclk/counter_reg[19]
    SLICE_X29Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clr1/slowclk/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    clr1/slowclk/counter_reg[16]_i_1_n_4
    SLICE_X29Y4          FDRE                                         r  clr1/slowclk/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.833     1.960    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X29Y4          FDRE                                         r  clr1/slowclk/counter_reg[19]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X29Y4          FDRE (Hold_fdre_C_D)         0.105     1.551    clr1/slowclk/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.564     1.447    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X29Y0          FDRE                                         r  clr1/slowclk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clr1/slowclk/counter_reg[3]/Q
                         net (fo=2, routed)           0.117     1.705    clr1/slowclk/counter_reg[3]
    SLICE_X29Y0          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clr1/slowclk/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    clr1/slowclk/counter_reg[0]_i_1_n_4
    SLICE_X29Y0          FDRE                                         r  clr1/slowclk/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.834     1.961    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X29Y0          FDRE                                         r  clr1/slowclk/counter_reg[3]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X29Y0          FDRE (Hold_fdre_C_D)         0.105     1.552    clr1/slowclk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 grd1/slowclk/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grd1/slowclk/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.559     1.442    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X29Y14         FDRE                                         r  grd1/slowclk/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  grd1/slowclk/counter_reg[19]/Q
                         net (fo=2, routed)           0.117     1.700    grd1/slowclk/counter_reg[19]
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  grd1/slowclk/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.808    grd1/slowclk/counter_reg[16]_i_1__0_n_4
    SLICE_X29Y14         FDRE                                         r  grd1/slowclk/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.828     1.955    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X29Y14         FDRE                                         r  grd1/slowclk/counter_reg[19]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X29Y14         FDRE (Hold_fdre_C_D)         0.105     1.547    grd1/slowclk/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 fll1/slowclk/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fll1/slowclk/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.558     1.441    fll1/slowclk/CLK_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  fll1/slowclk/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  fll1/slowclk/counter_reg[11]/Q
                         net (fo=2, routed)           0.117     1.699    fll1/slowclk/counter_reg[11]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  fll1/slowclk/counter_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.807    fll1/slowclk/counter_reg[8]_i_1__2_n_4
    SLICE_X37Y16         FDRE                                         r  fll1/slowclk/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.825     1.952    fll1/slowclk/CLK_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  fll1/slowclk/counter_reg[11]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X37Y16         FDRE (Hold_fdre_C_D)         0.105     1.546    fll1/slowclk/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 fll1/slowclk/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fll1/slowclk/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.556     1.439    fll1/slowclk/CLK_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  fll1/slowclk/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  fll1/slowclk/counter_reg[19]/Q
                         net (fo=2, routed)           0.117     1.697    fll1/slowclk/counter_reg[19]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  fll1/slowclk/counter_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.805    fll1/slowclk/counter_reg[16]_i_1__2_n_4
    SLICE_X37Y18         FDRE                                         r  fll1/slowclk/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.823     1.950    fll1/slowclk/CLK_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  fll1/slowclk/counter_reg[19]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X37Y18         FDRE (Hold_fdre_C_D)         0.105     1.544    fll1/slowclk/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.251ns (68.528%)  route 0.115ns (31.472%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.564     1.447    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X29Y0          FDRE                                         r  clr1/slowclk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clr1/slowclk/counter_reg[1]/Q
                         net (fo=2, routed)           0.115     1.703    clr1/slowclk/counter_reg[1]
    SLICE_X29Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.813 r  clr1/slowclk/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.813    clr1/slowclk/counter_reg[0]_i_1_n_6
    SLICE_X29Y0          FDRE                                         r  clr1/slowclk/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.834     1.961    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X29Y0          FDRE                                         r  clr1/slowclk/counter_reg[1]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X29Y0          FDRE (Hold_fdre_C_D)         0.105     1.552    clr1/slowclk/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X28Y46     c0/SLOW_CLK_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X28Y45     c0/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X29Y47     c0/counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X29Y47     c0/counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X29Y45     c0/counter_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X29Y45     c0/counter_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X29Y45     c0/counter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X28Y46     c0/SLOW_CLK_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X28Y45     c0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y45     c0/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y45     c0/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y45     c0/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y45     c0/counter_reg[4]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y47     c0/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y47     c0/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y47     c0/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y0      clr1/slowclk/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y2      clr1/slowclk/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X29Y2      clr1/slowclk/counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           23  Failing Endpoints,  Worst Slack       -5.665ns,  Total Violation      -64.139ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.665ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.847ns  (logic 7.217ns (48.609%)  route 7.630ns (51.391%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=1 LUT1=2 LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.050 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.566     5.087    d10/VGA_CONTROL/CLK
    SLICE_X51Y13         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  d10/VGA_CONTROL/h_cntr_reg_reg[5]/Q
                         net (fo=1006, routed)        0.749     6.292    d10/VGA_CONTROL/out[4]
    SLICE_X53Y12         LUT1 (Prop_lut1_I0_O)        0.124     6.416 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_9/O
                         net (fo=1, routed)           0.000     6.416    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_9_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.948 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.948    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 f  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.869     7.931    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X55Y10         LUT1 (Prop_lut1_I0_O)        0.124     8.055 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.741     8.796    d3/h_cntr_reg_reg[11][12]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[19]_P[18])
                                                      3.841    12.637 f  d3/VGA_Red_Grid5__0/P[18]
                         net (fo=2, routed)           0.780    13.417    d10/VGA_CONTROL/P[2]
    SLICE_X57Y14         LUT5 (Prop_lut5_I0_O)        0.124    13.541 r  d10/VGA_CONTROL/VGA_RED[3]_i_205/O
                         net (fo=2, routed)           0.305    13.846    d10/VGA_CONTROL/VGA_RED_reg[3]_3
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124    13.970 r  d10/VGA_CONTROL/VGA_RED[3]_i_141/O
                         net (fo=2, routed)           0.538    14.508    d10/VGA_CONTROL/VGA_RED_reg[3]_0[0]
    SLICE_X54Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.904 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    14.904    d10/VGA_CONTROL/VGA_RED_reg[3]_i_95_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.123 f  d10/VGA_CONTROL/VGA_RED_reg[3]_i_94/O[0]
                         net (fo=1, routed)           0.739    15.862    d10/VGA_CONTROL_n_293
    SLICE_X53Y15         LUT6 (Prop_lut6_I0_O)        0.295    16.157 f  d10/VGA_RED[3]_i_60/O
                         net (fo=7, routed)           0.213    16.370    d10/VGA_RED_reg[3]_9
    SLICE_X53Y15         LUT3 (Prop_lut3_I1_O)        0.124    16.494 f  d10/VGA_GREEN[1]_i_19/O
                         net (fo=5, routed)           0.708    17.202    vi1/VGA_Red_Grid5__0_20
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.124    17.326 f  vi1/VGA_RED[3]_i_89/O
                         net (fo=1, routed)           0.154    17.480    vi1/VGA_RED[3]_i_89_n_0
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.124    17.604 f  vi1/VGA_RED[3]_i_52/O
                         net (fo=1, routed)           0.338    17.942    vi1/VGA_RED[3]_i_52_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I5_O)        0.124    18.066 r  vi1/VGA_RED[3]_i_24/O
                         net (fo=3, routed)           1.043    19.109    vi1/VGA_RED[3]_i_24_n_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I4_O)        0.124    19.233 r  vi1/VGA_GREEN[0]_i_4/O
                         net (fo=1, routed)           0.159    19.391    d10/VGA_CONTROL/VGA_Gvol[0]
    SLICE_X48Y11         LUT6 (Prop_lut6_I3_O)        0.124    19.515 r  d10/VGA_CONTROL/VGA_GREEN[0]_i_2/O
                         net (fo=1, routed)           0.295    19.810    d10/VGA_CONTROL/VGA_GREEN[0]_i_2_n_0
    SLICE_X49Y10         LUT6 (Prop_lut6_I1_O)        0.124    19.934 r  d10/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000    19.934    d10/VGA_GREEN0[0]
    SLICE_X49Y10         FDRE                                         r  d10/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.449    14.050    d10/clk_out1
    SLICE_X49Y10         FDRE                                         r  d10/VGA_GREEN_reg[0]/C
                         clock pessimism              0.260    14.310    
                         clock uncertainty           -0.072    14.237    
    SLICE_X49Y10         FDRE (Setup_fdre_C_D)        0.032    14.269    d10/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.269    
                         arrival time                         -19.934    
  -------------------------------------------------------------------
                         slack                                 -5.665    

Slack (VIOLATED) :        -5.639ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.819ns  (logic 7.341ns (49.537%)  route 7.478ns (50.463%))
  Logic Levels:           18  (CARRY4=4 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.051 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.566     5.087    d10/VGA_CONTROL/CLK
    SLICE_X51Y13         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  d10/VGA_CONTROL/h_cntr_reg_reg[5]/Q
                         net (fo=1006, routed)        0.749     6.292    d10/VGA_CONTROL/out[4]
    SLICE_X53Y12         LUT1 (Prop_lut1_I0_O)        0.124     6.416 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_9/O
                         net (fo=1, routed)           0.000     6.416    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_9_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.948 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.948    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 f  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.869     7.931    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X55Y10         LUT1 (Prop_lut1_I0_O)        0.124     8.055 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.741     8.796    d3/h_cntr_reg_reg[11][12]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[19]_P[18])
                                                      3.841    12.637 f  d3/VGA_Red_Grid5__0/P[18]
                         net (fo=2, routed)           0.780    13.417    d10/VGA_CONTROL/P[2]
    SLICE_X57Y14         LUT5 (Prop_lut5_I0_O)        0.124    13.541 r  d10/VGA_CONTROL/VGA_RED[3]_i_205/O
                         net (fo=2, routed)           0.305    13.846    d10/VGA_CONTROL/VGA_RED_reg[3]_3
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124    13.970 r  d10/VGA_CONTROL/VGA_RED[3]_i_141/O
                         net (fo=2, routed)           0.538    14.508    d10/VGA_CONTROL/VGA_RED_reg[3]_0[0]
    SLICE_X54Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.904 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    14.904    d10/VGA_CONTROL/VGA_RED_reg[3]_i_95_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.123 f  d10/VGA_CONTROL/VGA_RED_reg[3]_i_94/O[0]
                         net (fo=1, routed)           0.739    15.862    d10/VGA_CONTROL_n_293
    SLICE_X53Y15         LUT6 (Prop_lut6_I0_O)        0.295    16.157 f  d10/VGA_RED[3]_i_60/O
                         net (fo=7, routed)           0.556    16.713    d10/VGA_RED_reg[3]_9
    SLICE_X53Y8          LUT2 (Prop_lut2_I1_O)        0.124    16.837 f  d10/VGA_RED[2]_i_46/O
                         net (fo=1, routed)           0.282    17.119    d10/VGA_RED[2]_i_46_n_0
    SLICE_X51Y8          LUT6 (Prop_lut6_I5_O)        0.124    17.243 f  d10/VGA_RED[2]_i_32/O
                         net (fo=1, routed)           0.327    17.570    d10/VGA_RED[2]_i_32_n_0
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124    17.694 f  d10/VGA_RED[2]_i_16/O
                         net (fo=2, routed)           0.309    18.003    vi1/VGA_Red_Grid5__0_6
    SLICE_X48Y10         LUT5 (Prop_lut5_I1_O)        0.124    18.127 r  vi1/VGA_RED[3]_i_28/O
                         net (fo=2, routed)           0.314    18.441    vi1/VGA_RED[3]_i_28_n_0
    SLICE_X48Y9          LUT3 (Prop_lut3_I2_O)        0.124    18.565 r  vi1/VGA_RED[2]_i_9/O
                         net (fo=2, routed)           0.650    19.215    vi1/VGA_RED[2]_i_9_n_0
    SLICE_X48Y8          LUT6 (Prop_lut6_I4_O)        0.124    19.339 r  vi1/VGA_GREEN[2]_i_12/O
                         net (fo=1, routed)           0.158    19.497    d10/VGA_CONTROL/intensity_reg[8]_0
    SLICE_X48Y8          LUT6 (Prop_lut6_I1_O)        0.124    19.621 r  d10/VGA_CONTROL/VGA_GREEN[2]_i_4/O
                         net (fo=1, routed)           0.162    19.783    d10/VGA_CONTROL/VGA_GREEN[2]_i_4_n_0
    SLICE_X48Y8          LUT6 (Prop_lut6_I5_O)        0.124    19.907 r  d10/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000    19.907    d10/VGA_GREEN0[2]
    SLICE_X48Y8          FDRE                                         r  d10/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.450    14.051    d10/clk_out1
    SLICE_X48Y8          FDRE                                         r  d10/VGA_GREEN_reg[2]/C
                         clock pessimism              0.260    14.311    
                         clock uncertainty           -0.072    14.238    
    SLICE_X48Y8          FDRE (Setup_fdre_C_D)        0.029    14.267    d10/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.267    
                         arrival time                         -19.907    
  -------------------------------------------------------------------
                         slack                                 -5.639    

Slack (VIOLATED) :        -5.547ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.727ns  (logic 7.093ns (48.162%)  route 7.634ns (51.838%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=1 LUT1=2 LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.049 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.566     5.087    d10/VGA_CONTROL/CLK
    SLICE_X51Y13         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  d10/VGA_CONTROL/h_cntr_reg_reg[5]/Q
                         net (fo=1006, routed)        0.749     6.292    d10/VGA_CONTROL/out[4]
    SLICE_X53Y12         LUT1 (Prop_lut1_I0_O)        0.124     6.416 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_9/O
                         net (fo=1, routed)           0.000     6.416    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_9_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.948 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.948    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 f  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.869     7.931    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X55Y10         LUT1 (Prop_lut1_I0_O)        0.124     8.055 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.741     8.796    d3/h_cntr_reg_reg[11][12]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[19]_P[18])
                                                      3.841    12.637 f  d3/VGA_Red_Grid5__0/P[18]
                         net (fo=2, routed)           0.780    13.417    d10/VGA_CONTROL/P[2]
    SLICE_X57Y14         LUT5 (Prop_lut5_I0_O)        0.124    13.541 r  d10/VGA_CONTROL/VGA_RED[3]_i_205/O
                         net (fo=2, routed)           0.305    13.846    d10/VGA_CONTROL/VGA_RED_reg[3]_3
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124    13.970 r  d10/VGA_CONTROL/VGA_RED[3]_i_141/O
                         net (fo=2, routed)           0.538    14.508    d10/VGA_CONTROL/VGA_RED_reg[3]_0[0]
    SLICE_X54Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.904 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    14.904    d10/VGA_CONTROL/VGA_RED_reg[3]_i_95_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.123 f  d10/VGA_CONTROL/VGA_RED_reg[3]_i_94/O[0]
                         net (fo=1, routed)           0.739    15.862    d10/VGA_CONTROL_n_293
    SLICE_X53Y15         LUT6 (Prop_lut6_I0_O)        0.295    16.157 f  d10/VGA_RED[3]_i_60/O
                         net (fo=7, routed)           0.626    16.783    d10/VGA_RED_reg[3]_9
    SLICE_X51Y15         LUT2 (Prop_lut2_I0_O)        0.124    16.907 f  d10/VGA_RED[3]_i_63/O
                         net (fo=2, routed)           0.577    17.485    d10/VGA_RED_reg[1]_2
    SLICE_X48Y15         LUT6 (Prop_lut6_I1_O)        0.124    17.609 r  d10/VGA_RED[2]_i_28/O
                         net (fo=1, routed)           0.293    17.901    vi1/VGA_Red_Grid5__0_10
    SLICE_X49Y13         LUT6 (Prop_lut6_I0_O)        0.124    18.025 f  vi1/VGA_RED[2]_i_13/O
                         net (fo=1, routed)           0.154    18.179    vi1/VGA_RED[2]_i_13_n_0
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.124    18.303 r  vi1/VGA_RED[2]_i_6/O
                         net (fo=2, routed)           1.001    19.304    vi1/VGA_RED[2]_i_6_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I1_O)        0.124    19.428 r  vi1/VGA_RED[2]_i_2/O
                         net (fo=1, routed)           0.263    19.691    d10/VGA_CONTROL/VGA_Rvol[0]
    SLICE_X49Y11         LUT6 (Prop_lut6_I1_O)        0.124    19.815 r  d10/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    19.815    d10/VGA_RED0[2]
    SLICE_X49Y11         FDRE                                         r  d10/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.448    14.049    d10/clk_out1
    SLICE_X49Y11         FDRE                                         r  d10/VGA_RED_reg[2]/C
                         clock pessimism              0.260    14.309    
                         clock uncertainty           -0.072    14.236    
    SLICE_X49Y11         FDRE (Setup_fdre_C_D)        0.031    14.267    d10/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         14.267    
                         arrival time                         -19.815    
  -------------------------------------------------------------------
                         slack                                 -5.547    

Slack (VIOLATED) :        -5.543ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.721ns  (logic 6.937ns (47.122%)  route 7.784ns (52.878%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=1 LUT1=2 LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.566     5.087    d10/VGA_CONTROL/CLK
    SLICE_X51Y13         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  d10/VGA_CONTROL/h_cntr_reg_reg[5]/Q
                         net (fo=1006, routed)        0.749     6.292    d10/VGA_CONTROL/out[4]
    SLICE_X53Y12         LUT1 (Prop_lut1_I0_O)        0.124     6.416 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_9/O
                         net (fo=1, routed)           0.000     6.416    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_9_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.948 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.948    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 f  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.869     7.931    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X55Y10         LUT1 (Prop_lut1_I0_O)        0.124     8.055 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.741     8.796    d3/h_cntr_reg_reg[11][12]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[19]_P[2])
                                                      3.841    12.637 r  d3/VGA_Red_Grid5__0/P[2]
                         net (fo=2, routed)           0.804    13.441    d3/VGA_Red_Grid50_in[2]
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.124    13.565 r  d3/VGA_RED[3]_i_135/O
                         net (fo=1, routed)           0.000    13.565    d3/VGA_RED[3]_i_135_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.945 r  d3/VGA_RED_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    13.945    d3/VGA_RED_reg[3]_i_88_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.260 r  d3/VGA_RED_reg[3]_i_55/O[3]
                         net (fo=17, routed)          1.134    15.394    d10/VGA_Red_Grid5__0_5[3]
    SLICE_X49Y12         LUT3 (Prop_lut3_I2_O)        0.307    15.701 r  d10/VGA_RED[3]_i_66/O
                         net (fo=3, routed)           1.022    16.723    d10/VGA_RED[3]_i_66_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I5_O)        0.124    16.847 f  d10/VGA_GREEN[1]_i_16/O
                         net (fo=1, routed)           0.770    17.617    vi1/VGA_Red_Grid5__0_18
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.124    17.741 f  vi1/VGA_GREEN[1]_i_7/O
                         net (fo=5, routed)           0.795    18.536    vi1/VGA_GREEN[1]_i_7_n_0
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.124    18.660 r  vi1/VGA_RED[3]_i_8/O
                         net (fo=3, routed)           0.621    19.281    d10/VGA_CONTROL/VGA_Red_Grid5__0_4
    SLICE_X48Y14         LUT6 (Prop_lut6_I2_O)        0.124    19.405 r  d10/VGA_CONTROL/VGA_GREEN[3]_i_4/O
                         net (fo=1, routed)           0.280    19.685    d10/VGA_CONTROL/VGA_GREEN[3]_i_4_n_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I3_O)        0.124    19.809 r  d10/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000    19.809    d10/VGA_GREEN0[3]
    SLICE_X48Y14         FDRE                                         r  d10/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.446    14.047    d10/clk_out1
    SLICE_X48Y14         FDRE                                         r  d10/VGA_GREEN_reg[3]/C
                         clock pessimism              0.260    14.307    
                         clock uncertainty           -0.072    14.234    
    SLICE_X48Y14         FDRE (Setup_fdre_C_D)        0.031    14.265    d10/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.265    
                         arrival time                         -19.809    
  -------------------------------------------------------------------
                         slack                                 -5.543    

Slack (VIOLATED) :        -5.518ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.696ns  (logic 6.937ns (47.202%)  route 7.759ns (52.798%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=1 LUT1=2 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.566     5.087    d10/VGA_CONTROL/CLK
    SLICE_X51Y13         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  d10/VGA_CONTROL/h_cntr_reg_reg[5]/Q
                         net (fo=1006, routed)        0.749     6.292    d10/VGA_CONTROL/out[4]
    SLICE_X53Y12         LUT1 (Prop_lut1_I0_O)        0.124     6.416 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_9/O
                         net (fo=1, routed)           0.000     6.416    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_9_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.948 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.948    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 f  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.869     7.931    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X55Y10         LUT1 (Prop_lut1_I0_O)        0.124     8.055 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.741     8.796    d3/h_cntr_reg_reg[11][12]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[19]_P[2])
                                                      3.841    12.637 r  d3/VGA_Red_Grid5__0/P[2]
                         net (fo=2, routed)           0.804    13.441    d3/VGA_Red_Grid50_in[2]
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.124    13.565 r  d3/VGA_RED[3]_i_135/O
                         net (fo=1, routed)           0.000    13.565    d3/VGA_RED[3]_i_135_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.945 r  d3/VGA_RED_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    13.945    d3/VGA_RED_reg[3]_i_88_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.260 f  d3/VGA_RED_reg[3]_i_55/O[3]
                         net (fo=17, routed)          1.134    15.394    d10/VGA_Red_Grid5__0_5[3]
    SLICE_X49Y12         LUT3 (Prop_lut3_I2_O)        0.307    15.701 f  d10/VGA_RED[3]_i_66/O
                         net (fo=3, routed)           1.022    16.723    d10/VGA_RED[3]_i_66_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I5_O)        0.124    16.847 r  d10/VGA_GREEN[1]_i_16/O
                         net (fo=1, routed)           0.770    17.617    vi1/VGA_Red_Grid5__0_18
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.124    17.741 r  vi1/VGA_GREEN[1]_i_7/O
                         net (fo=5, routed)           0.795    18.536    vi1/VGA_GREEN[1]_i_7_n_0
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.124    18.660 f  vi1/VGA_RED[3]_i_8/O
                         net (fo=3, routed)           0.613    19.273    vi1/VGA_RED_reg[1]
    SLICE_X49Y14         LUT5 (Prop_lut5_I0_O)        0.124    19.397 r  vi1/VGA_RED[1]_i_2/O
                         net (fo=1, routed)           0.263    19.660    d10/VGA_CONTROL/v_cntr_reg_reg[4]_1
    SLICE_X49Y14         LUT6 (Prop_lut6_I1_O)        0.124    19.784 r  d10/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000    19.784    d10/VGA_RED0[1]
    SLICE_X49Y14         FDRE                                         r  d10/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.446    14.047    d10/clk_out1
    SLICE_X49Y14         FDRE                                         r  d10/VGA_RED_reg[1]/C
                         clock pessimism              0.260    14.307    
                         clock uncertainty           -0.072    14.234    
    SLICE_X49Y14         FDRE (Setup_fdre_C_D)        0.031    14.265    d10/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.265    
                         arrival time                         -19.784    
  -------------------------------------------------------------------
                         slack                                 -5.518    

Slack (VIOLATED) :        -5.459ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.640ns  (logic 7.217ns (49.298%)  route 7.423ns (50.702%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=1 LUT1=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.050 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.566     5.087    d10/VGA_CONTROL/CLK
    SLICE_X51Y13         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  d10/VGA_CONTROL/h_cntr_reg_reg[5]/Q
                         net (fo=1006, routed)        0.749     6.292    d10/VGA_CONTROL/out[4]
    SLICE_X53Y12         LUT1 (Prop_lut1_I0_O)        0.124     6.416 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_9/O
                         net (fo=1, routed)           0.000     6.416    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_9_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.948 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.948    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 f  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.869     7.931    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X55Y10         LUT1 (Prop_lut1_I0_O)        0.124     8.055 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.741     8.796    d3/h_cntr_reg_reg[11][12]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[19]_P[18])
                                                      3.841    12.637 f  d3/VGA_Red_Grid5__0/P[18]
                         net (fo=2, routed)           0.780    13.417    d10/VGA_CONTROL/P[2]
    SLICE_X57Y14         LUT5 (Prop_lut5_I0_O)        0.124    13.541 r  d10/VGA_CONTROL/VGA_RED[3]_i_205/O
                         net (fo=2, routed)           0.305    13.846    d10/VGA_CONTROL/VGA_RED_reg[3]_3
    SLICE_X57Y15         LUT6 (Prop_lut6_I5_O)        0.124    13.970 r  d10/VGA_CONTROL/VGA_RED[3]_i_141/O
                         net (fo=2, routed)           0.538    14.508    d10/VGA_CONTROL/VGA_RED_reg[3]_0[0]
    SLICE_X54Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.904 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    14.904    d10/VGA_CONTROL/VGA_RED_reg[3]_i_95_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.123 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_94/O[0]
                         net (fo=1, routed)           0.739    15.862    d10/VGA_CONTROL_n_293
    SLICE_X53Y15         LUT6 (Prop_lut6_I0_O)        0.295    16.157 r  d10/VGA_RED[3]_i_60/O
                         net (fo=7, routed)           0.213    16.370    d10/VGA_RED_reg[3]_9
    SLICE_X53Y15         LUT3 (Prop_lut3_I1_O)        0.124    16.494 r  d10/VGA_GREEN[1]_i_19/O
                         net (fo=5, routed)           0.558    17.052    d10/VGA_GREEN_reg[1]_9
    SLICE_X52Y10         LUT6 (Prop_lut6_I0_O)        0.124    17.176 r  d10/VGA_RED[3]_i_87/O
                         net (fo=1, routed)           0.304    17.480    d10/VGA_RED[3]_i_87_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I1_O)        0.124    17.604 r  d10/VGA_RED[3]_i_48/O
                         net (fo=1, routed)           0.283    17.887    vi1/VGA_Red_Grid5__0_7
    SLICE_X53Y9          LUT6 (Prop_lut6_I0_O)        0.124    18.011 r  vi1/VGA_RED[3]_i_23/O
                         net (fo=3, routed)           0.765    18.776    vi1/VGA_RED[3]_i_23_n_0
    SLICE_X49Y11         LUT4 (Prop_lut4_I1_O)        0.124    18.900 f  vi1/VGA_RED[2]_i_5/O
                         net (fo=2, routed)           0.315    19.215    vi1/VGA_RED[2]_i_5_n_0
    SLICE_X49Y10         LUT6 (Prop_lut6_I0_O)        0.124    19.339 r  vi1/VGA_RED[0]_i_3/O
                         net (fo=1, routed)           0.264    19.603    d10/VGA_CONTROL/intensity_reg[6]
    SLICE_X49Y10         LUT6 (Prop_lut6_I2_O)        0.124    19.727 r  d10/VGA_CONTROL/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000    19.727    d10/VGA_RED0[0]
    SLICE_X49Y10         FDRE                                         r  d10/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.449    14.050    d10/clk_out1
    SLICE_X49Y10         FDRE                                         r  d10/VGA_RED_reg[0]/C
                         clock pessimism              0.260    14.310    
                         clock uncertainty           -0.072    14.237    
    SLICE_X49Y10         FDRE (Setup_fdre_C_D)        0.031    14.268    d10/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         14.268    
                         arrival time                         -19.727    
  -------------------------------------------------------------------
                         slack                                 -5.459    

Slack (VIOLATED) :        -5.455ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.651ns  (logic 6.937ns (47.348%)  route 7.714ns (52.652%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=1 LUT1=2 LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.051 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.566     5.087    d10/VGA_CONTROL/CLK
    SLICE_X51Y13         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  d10/VGA_CONTROL/h_cntr_reg_reg[5]/Q
                         net (fo=1006, routed)        0.749     6.292    d10/VGA_CONTROL/out[4]
    SLICE_X53Y12         LUT1 (Prop_lut1_I0_O)        0.124     6.416 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_9/O
                         net (fo=1, routed)           0.000     6.416    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_9_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.948 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.948    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 f  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.869     7.931    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X55Y10         LUT1 (Prop_lut1_I0_O)        0.124     8.055 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.741     8.796    d3/h_cntr_reg_reg[11][12]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[19]_P[2])
                                                      3.841    12.637 r  d3/VGA_Red_Grid5__0/P[2]
                         net (fo=2, routed)           0.804    13.441    d3/VGA_Red_Grid50_in[2]
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.124    13.565 r  d3/VGA_RED[3]_i_135/O
                         net (fo=1, routed)           0.000    13.565    d3/VGA_RED[3]_i_135_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.945 r  d3/VGA_RED_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    13.945    d3/VGA_RED_reg[3]_i_88_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.260 f  d3/VGA_RED_reg[3]_i_55/O[3]
                         net (fo=17, routed)          1.134    15.394    d10/VGA_Red_Grid5__0_5[3]
    SLICE_X49Y12         LUT3 (Prop_lut3_I2_O)        0.307    15.701 f  d10/VGA_RED[3]_i_66/O
                         net (fo=3, routed)           1.022    16.723    d10/VGA_RED[3]_i_66_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I5_O)        0.124    16.847 r  d10/VGA_GREEN[1]_i_16/O
                         net (fo=1, routed)           0.770    17.617    vi1/VGA_Red_Grid5__0_18
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.124    17.741 r  vi1/VGA_GREEN[1]_i_7/O
                         net (fo=5, routed)           0.795    18.536    vi1/VGA_GREEN[1]_i_7_n_0
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.124    18.660 f  vi1/VGA_RED[3]_i_8/O
                         net (fo=3, routed)           0.433    19.093    vi1/VGA_RED_reg[1]
    SLICE_X52Y10         LUT6 (Prop_lut6_I0_O)        0.124    19.217 r  vi1/VGA_RED[3]_i_3/O
                         net (fo=1, routed)           0.397    19.614    d10/VGA_CONTROL/v_cntr_reg_reg[4]_0
    SLICE_X51Y9          LUT6 (Prop_lut6_I1_O)        0.124    19.738 r  d10/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=1, routed)           0.000    19.738    d10/VGA_RED0[3]
    SLICE_X51Y9          FDRE                                         r  d10/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.450    14.051    d10/clk_out1
    SLICE_X51Y9          FDRE                                         r  d10/VGA_RED_reg[3]/C
                         clock pessimism              0.274    14.325    
                         clock uncertainty           -0.072    14.252    
    SLICE_X51Y9          FDRE (Setup_fdre_C_D)        0.031    14.283    d10/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         14.283    
                         arrival time                         -19.738    
  -------------------------------------------------------------------
                         slack                                 -5.455    

Slack (VIOLATED) :        -4.936ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.113ns  (logic 6.813ns (48.276%)  route 7.300ns (51.724%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.048 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.566     5.087    d10/VGA_CONTROL/CLK
    SLICE_X51Y13         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  d10/VGA_CONTROL/h_cntr_reg_reg[5]/Q
                         net (fo=1006, routed)        0.749     6.292    d10/VGA_CONTROL/out[4]
    SLICE_X53Y12         LUT1 (Prop_lut1_I0_O)        0.124     6.416 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_9/O
                         net (fo=1, routed)           0.000     6.416    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_9_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.948 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.948    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_3_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 f  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2/CO[3]
                         net (fo=8, routed)           0.869     7.931    d10/VGA_CONTROL/VGA_Red_Grid5__0_i_2_n_0
    SLICE_X55Y10         LUT1 (Prop_lut1_I0_O)        0.124     8.055 r  d10/VGA_CONTROL/VGA_Red_Grid5__0_i_1/O
                         net (fo=14, routed)          0.741     8.796    d3/h_cntr_reg_reg[11][12]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[19]_P[2])
                                                      3.841    12.637 r  d3/VGA_Red_Grid5__0/P[2]
                         net (fo=2, routed)           0.804    13.441    d3/VGA_Red_Grid50_in[2]
    SLICE_X54Y11         LUT2 (Prop_lut2_I0_O)        0.124    13.565 r  d3/VGA_RED[3]_i_135/O
                         net (fo=1, routed)           0.000    13.565    d3/VGA_RED[3]_i_135_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.945 r  d3/VGA_RED_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    13.945    d3/VGA_RED_reg[3]_i_88_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.260 r  d3/VGA_RED_reg[3]_i_55/O[3]
                         net (fo=17, routed)          1.134    15.394    d10/VGA_Red_Grid5__0_5[3]
    SLICE_X49Y12         LUT3 (Prop_lut3_I2_O)        0.307    15.701 r  d10/VGA_RED[3]_i_66/O
                         net (fo=3, routed)           1.022    16.723    d10/VGA_RED[3]_i_66_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I5_O)        0.124    16.847 f  d10/VGA_GREEN[1]_i_16/O
                         net (fo=1, routed)           0.770    17.617    vi1/VGA_Red_Grid5__0_18
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.124    17.741 f  vi1/VGA_GREEN[1]_i_7/O
                         net (fo=5, routed)           0.626    18.367    vi1/VGA_GREEN[1]_i_7_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I2_O)        0.124    18.491 r  vi1/VGA_GREEN[1]_i_3/O
                         net (fo=1, routed)           0.585    19.076    d10/VGA_CONTROL/intensity_reg[8]
    SLICE_X48Y12         LUT6 (Prop_lut6_I1_O)        0.124    19.200 r  d10/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000    19.200    d10/VGA_GREEN0[1]
    SLICE_X48Y12         FDRE                                         r  d10/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.447    14.048    d10/clk_out1
    SLICE_X48Y12         FDRE                                         r  d10/VGA_GREEN_reg[1]/C
                         clock pessimism              0.260    14.308    
                         clock uncertainty           -0.072    14.235    
    SLICE_X48Y12         FDRE (Setup_fdre_C_D)        0.029    14.264    d10/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.264    
                         arrival time                         -19.200    
  -------------------------------------------------------------------
                         slack                                 -4.936    

Slack (VIOLATED) :        -4.046ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.224ns  (logic 2.939ns (22.224%)  route 10.285ns (77.776%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=9 RAMD64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.048 - 9.259 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.567     5.088    d10/VGA_CONTROL/CLK
    SLICE_X51Y12         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  d10/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=1005, routed)        1.946     7.490    dj1/Block0_reg_r2_448_511_3_5/ADDRA2
    SLICE_X60Y24         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     7.614 f  dj1/Block0_reg_r2_448_511_3_5/RAMA/O
                         net (fo=1, routed)           1.108     8.722    dj1/Block0_reg_r2_448_511_3_5_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I3_O)        0.124     8.846 f  dj1/VGA_GREEN[0]_i_78/O
                         net (fo=1, routed)           1.059     9.905    d10/VGA_CONTROL/h_cntr_reg_reg[6]_rep__1_19
    SLICE_X48Y25         LUT5 (Prop_lut5_I2_O)        0.124    10.029 f  d10/VGA_CONTROL/VGA_GREEN[0]_i_46/O
                         net (fo=5, routed)           0.171    10.200    d10/VGA_CONTROL/dj1/VGA_Red_waveform3[3]
    SLICE_X48Y25         LUT3 (Prop_lut3_I2_O)        0.124    10.324 f  d10/VGA_CONTROL/VGA_GREEN[0]_i_43/O
                         net (fo=3, routed)           0.638    10.962    d10/VGA_CONTROL/VGA_GREEN[0]_i_43_n_0
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124    11.086 r  d10/VGA_CONTROL/VGA_GREEN[0]_i_29/O
                         net (fo=5, routed)           0.702    11.788    d10/VGA_CONTROL/VGA_GREEN[0]_i_29_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I1_O)        0.124    11.912 r  d10/VGA_CONTROL/VGA_GREEN[0]_i_20/O
                         net (fo=1, routed)           0.610    12.522    d10/VGA_CONTROL/VGA_GREEN[0]_i_20_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.907 r  d10/VGA_CONTROL/VGA_GREEN_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.907    d10/VGA_CONTROL/VGA_GREEN_reg[0]_i_10_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.064 r  d10/VGA_CONTROL/VGA_GREEN_reg[0]_i_8/CO[1]
                         net (fo=2, routed)           0.814    13.878    d10/VGA_CONTROL/VGA_GREEN_reg[0]_3[0]
    SLICE_X48Y22         LUT6 (Prop_lut6_I4_O)        0.329    14.207 f  d10/VGA_CONTROL/VGA_RED[3]_i_182/O
                         net (fo=1, routed)           0.279    14.486    d10/VGA_CONTROL/VGA_RED[3]_i_182_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124    14.610 f  d10/VGA_CONTROL/VGA_RED[3]_i_122/O
                         net (fo=1, routed)           0.158    14.768    d10/VGA_CONTROL/VGA_RED[3]_i_122_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124    14.892 f  d10/VGA_CONTROL/VGA_RED[3]_i_80/O
                         net (fo=1, routed)           0.558    15.450    d10/VGA_CONTROL/VGA_RED[3]_i_80_n_0
    SLICE_X43Y21         LUT6 (Prop_lut6_I1_O)        0.124    15.574 f  d10/VGA_CONTROL/VGA_RED[3]_i_43/O
                         net (fo=2, routed)           0.166    15.740    d10/VGA_CONTROL/VGA_RED[3]_i_43_n_0
    SLICE_X43Y21         LUT5 (Prop_lut5_I2_O)        0.124    15.864 r  d10/VGA_CONTROL/VGA_RED[3]_i_20/O
                         net (fo=2, routed)           0.783    16.646    d10/VGA_CONTROL/VGA_RED[3]_i_20_n_0
    SLICE_X45Y13         LUT6 (Prop_lut6_I3_O)        0.124    16.770 r  d10/VGA_CONTROL/VGA_RED[3]_i_7/O
                         net (fo=2, routed)           0.519    17.289    d7/t1/fill_reg[3]
    SLICE_X44Y8          LUT6 (Prop_lut6_I0_O)        0.124    17.413 f  d7/t1/VGA_BLUE[3]_i_6/O
                         net (fo=4, routed)           0.775    18.189    d10/VGA_CONTROL/pixel_reg_88
    SLICE_X44Y7          LUT6 (Prop_lut6_I5_O)        0.124    18.313 r  d10/VGA_CONTROL/VGA_BLUE[3]_i_2/O
                         net (fo=1, routed)           0.000    18.313    d10/VGA_CONTROL_n_444
    SLICE_X44Y7          FDRE                                         r  d10/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.447    14.048    d10/clk_out1
    SLICE_X44Y7          FDRE                                         r  d10/VGA_BLUE_reg[3]/C
                         clock pessimism              0.260    14.308    
                         clock uncertainty           -0.072    14.235    
    SLICE_X44Y7          FDRE (Setup_fdre_C_D)        0.031    14.266    d10/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         14.266    
                         arrival time                         -18.313    
  -------------------------------------------------------------------
                         slack                                 -4.046    

Slack (VIOLATED) :        -4.036ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.214ns  (logic 2.939ns (22.241%)  route 10.275ns (77.759%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=9 RAMD64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.048 - 9.259 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.567     5.088    d10/VGA_CONTROL/CLK
    SLICE_X51Y12         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  d10/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=1005, routed)        1.946     7.490    dj1/Block0_reg_r2_448_511_3_5/ADDRA2
    SLICE_X60Y24         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     7.614 f  dj1/Block0_reg_r2_448_511_3_5/RAMA/O
                         net (fo=1, routed)           1.108     8.722    dj1/Block0_reg_r2_448_511_3_5_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I3_O)        0.124     8.846 f  dj1/VGA_GREEN[0]_i_78/O
                         net (fo=1, routed)           1.059     9.905    d10/VGA_CONTROL/h_cntr_reg_reg[6]_rep__1_19
    SLICE_X48Y25         LUT5 (Prop_lut5_I2_O)        0.124    10.029 f  d10/VGA_CONTROL/VGA_GREEN[0]_i_46/O
                         net (fo=5, routed)           0.171    10.200    d10/VGA_CONTROL/dj1/VGA_Red_waveform3[3]
    SLICE_X48Y25         LUT3 (Prop_lut3_I2_O)        0.124    10.324 f  d10/VGA_CONTROL/VGA_GREEN[0]_i_43/O
                         net (fo=3, routed)           0.638    10.962    d10/VGA_CONTROL/VGA_GREEN[0]_i_43_n_0
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124    11.086 r  d10/VGA_CONTROL/VGA_GREEN[0]_i_29/O
                         net (fo=5, routed)           0.702    11.788    d10/VGA_CONTROL/VGA_GREEN[0]_i_29_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I1_O)        0.124    11.912 r  d10/VGA_CONTROL/VGA_GREEN[0]_i_20/O
                         net (fo=1, routed)           0.610    12.522    d10/VGA_CONTROL/VGA_GREEN[0]_i_20_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.907 r  d10/VGA_CONTROL/VGA_GREEN_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.907    d10/VGA_CONTROL/VGA_GREEN_reg[0]_i_10_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.064 r  d10/VGA_CONTROL/VGA_GREEN_reg[0]_i_8/CO[1]
                         net (fo=2, routed)           0.814    13.878    d10/VGA_CONTROL/VGA_GREEN_reg[0]_3[0]
    SLICE_X48Y22         LUT6 (Prop_lut6_I4_O)        0.329    14.207 f  d10/VGA_CONTROL/VGA_RED[3]_i_182/O
                         net (fo=1, routed)           0.279    14.486    d10/VGA_CONTROL/VGA_RED[3]_i_182_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124    14.610 f  d10/VGA_CONTROL/VGA_RED[3]_i_122/O
                         net (fo=1, routed)           0.158    14.768    d10/VGA_CONTROL/VGA_RED[3]_i_122_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124    14.892 f  d10/VGA_CONTROL/VGA_RED[3]_i_80/O
                         net (fo=1, routed)           0.558    15.450    d10/VGA_CONTROL/VGA_RED[3]_i_80_n_0
    SLICE_X43Y21         LUT6 (Prop_lut6_I1_O)        0.124    15.574 f  d10/VGA_CONTROL/VGA_RED[3]_i_43/O
                         net (fo=2, routed)           0.166    15.740    d10/VGA_CONTROL/VGA_RED[3]_i_43_n_0
    SLICE_X43Y21         LUT5 (Prop_lut5_I2_O)        0.124    15.864 r  d10/VGA_CONTROL/VGA_RED[3]_i_20/O
                         net (fo=2, routed)           0.783    16.646    d10/VGA_CONTROL/VGA_RED[3]_i_20_n_0
    SLICE_X45Y13         LUT6 (Prop_lut6_I3_O)        0.124    16.770 r  d10/VGA_CONTROL/VGA_RED[3]_i_7/O
                         net (fo=2, routed)           0.519    17.289    d7/t1/fill_reg[3]
    SLICE_X44Y8          LUT6 (Prop_lut6_I0_O)        0.124    17.413 f  d7/t1/VGA_BLUE[3]_i_6/O
                         net (fo=4, routed)           0.765    18.179    d10/VGA_CONTROL/pixel_reg_88
    SLICE_X44Y7          LUT6 (Prop_lut6_I5_O)        0.124    18.303 r  d10/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000    18.303    d10/VGA_CONTROL_n_443
    SLICE_X44Y7          FDRE                                         r  d10/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.447    14.048    d10/clk_out1
    SLICE_X44Y7          FDRE                                         r  d10/VGA_BLUE_reg[2]/C
                         clock pessimism              0.260    14.308    
                         clock uncertainty           -0.072    14.235    
    SLICE_X44Y7          FDRE (Setup_fdre_C_D)        0.031    14.266    d10/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         14.266    
                         arrival time                         -18.303    
  -------------------------------------------------------------------
                         slack                                 -4.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/v_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.658%)  route 0.130ns (34.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.565     1.448    d10/VGA_CONTROL/CLK
    SLICE_X57Y12         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  d10/VGA_CONTROL/v_cntr_reg_reg[7]/Q
                         net (fo=99, routed)          0.130     1.719    d10/VGA_CONTROL/VGA_BLUE_reg[0][7]
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  d10/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    d10/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_4
    SLICE_X57Y12         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.833     1.960    d10/VGA_CONTROL/CLK
    SLICE_X57Y12         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[7]/C
                         clock pessimism             -0.512     1.448    
    SLICE_X57Y12         FDRE (Hold_fdre_C_D)         0.105     1.553    d10/VGA_CONTROL/v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.658%)  route 0.130ns (34.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.564     1.447    d10/VGA_CONTROL/CLK
    SLICE_X57Y13         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d10/VGA_CONTROL/v_cntr_reg_reg[11]/Q
                         net (fo=77, routed)          0.130     1.718    d10/VGA_CONTROL/VGA_BLUE_reg[0][11]
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.826 r  d10/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    d10/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X57Y13         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.832     1.959    d10/VGA_CONTROL/CLK
    SLICE_X57Y13         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[11]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X57Y13         FDRE (Hold_fdre_C_D)         0.105     1.552    d10/VGA_CONTROL/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.658%)  route 0.130ns (34.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.566     1.449    d10/VGA_CONTROL/CLK
    SLICE_X57Y11         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  d10/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=102, routed)         0.130     1.720    d10/VGA_CONTROL/VGA_BLUE_reg[0][3]
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  d10/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.828    d10/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_4
    SLICE_X57Y11         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.835     1.962    d10/VGA_CONTROL/CLK
    SLICE_X57Y11         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[3]/C
                         clock pessimism             -0.513     1.449    
    SLICE_X57Y11         FDRE (Hold_fdre_C_D)         0.105     1.554    d10/VGA_CONTROL/v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/v_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.256ns (66.800%)  route 0.127ns (33.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.564     1.447    d10/VGA_CONTROL/CLK
    SLICE_X57Y13         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d10/VGA_CONTROL/v_cntr_reg_reg[8]/Q
                         net (fo=97, routed)          0.127     1.715    d10/VGA_CONTROL/VGA_BLUE_reg[0][8]
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.830 r  d10/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.830    d10/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_7
    SLICE_X57Y13         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.832     1.959    d10/VGA_CONTROL/CLK
    SLICE_X57Y13         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[8]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X57Y13         FDRE (Hold_fdre_C_D)         0.105     1.552    d10/VGA_CONTROL/v_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/v_cntr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.256ns (63.675%)  route 0.146ns (36.325%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.565     1.448    d10/VGA_CONTROL/CLK
    SLICE_X57Y12         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/Q
                         net (fo=99, routed)          0.146     1.735    d10/VGA_CONTROL/VGA_BLUE_reg[0][4]
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.850 r  d10/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.850    d10/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_7
    SLICE_X57Y12         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.833     1.960    d10/VGA_CONTROL/CLK
    SLICE_X57Y12         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/C
                         clock pessimism             -0.512     1.448    
    SLICE_X57Y12         FDRE (Hold_fdre_C_D)         0.105     1.553    d10/VGA_CONTROL/v_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/h_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.149%)  route 0.158ns (38.851%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.562     1.445    d10/VGA_CONTROL/CLK
    SLICE_X51Y14         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d10/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=68, routed)          0.158     1.744    d10/VGA_CONTROL/out[10]
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  d10/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    d10/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_4
    SLICE_X51Y14         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.832     1.959    d10/VGA_CONTROL/CLK
    SLICE_X51Y14         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[11]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X51Y14         FDRE (Hold_fdre_C_D)         0.105     1.550    d10/VGA_CONTROL/h_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/v_cntr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.292ns (69.651%)  route 0.127ns (30.349%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.564     1.447    d10/VGA_CONTROL/CLK
    SLICE_X57Y13         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d10/VGA_CONTROL/v_cntr_reg_reg[8]/Q
                         net (fo=97, routed)          0.127     1.715    d10/VGA_CONTROL/VGA_BLUE_reg[0][8]
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.866 r  d10/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.866    d10/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_6
    SLICE_X57Y13         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.832     1.959    d10/VGA_CONTROL/CLK
    SLICE_X57Y13         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[9]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X57Y13         FDRE (Hold_fdre_C_D)         0.105     1.552    d10/VGA_CONTROL/v_cntr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/h_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.407%)  route 0.185ns (42.593%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.562     1.445    d10/VGA_CONTROL/CLK
    SLICE_X51Y13         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d10/VGA_CONTROL/h_cntr_reg_reg[7]/Q
                         net (fo=132, routed)         0.185     1.771    d10/VGA_CONTROL/out[6]
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  d10/VGA_CONTROL/h_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=3, routed)           0.000     1.879    d10/VGA_CONTROL/h_cntr_reg_reg[4]_i_1_n_4
    SLICE_X51Y13         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.832     1.959    d10/VGA_CONTROL/CLK
    SLICE_X51Y13         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[7]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X51Y13         FDRE (Hold_fdre_C_D)         0.102     1.547    d10/VGA_CONTROL/h_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/v_cntr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.292ns (66.661%)  route 0.146ns (33.339%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.565     1.448    d10/VGA_CONTROL/CLK
    SLICE_X57Y12         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  d10/VGA_CONTROL/v_cntr_reg_reg[4]/Q
                         net (fo=99, routed)          0.146     1.735    d10/VGA_CONTROL/VGA_BLUE_reg[0][4]
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.886 r  d10/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.886    d10/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_6
    SLICE_X57Y12         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.833     1.960    d10/VGA_CONTROL/CLK
    SLICE_X57Y12         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[5]/C
                         clock pessimism             -0.512     1.448    
    SLICE_X57Y12         FDRE (Hold_fdre_C_D)         0.105     1.553    d10/VGA_CONTROL/v_cntr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.332ns (72.294%)  route 0.127ns (27.706%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.564     1.447    d10/VGA_CONTROL/CLK
    SLICE_X57Y13         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d10/VGA_CONTROL/v_cntr_reg_reg[8]/Q
                         net (fo=97, routed)          0.127     1.715    d10/VGA_CONTROL/VGA_BLUE_reg[0][8]
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     1.906 r  d10/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    d10/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X57Y13         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.832     1.959    d10/VGA_CONTROL/CLK
    SLICE_X57Y13         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[10]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X57Y13         FDRE (Hold_fdre_C_D)         0.105     1.552    d10/VGA_CONTROL/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.354    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y1      d5/m0/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y1      d5/m0/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y0      d5/m2/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y0      d5/m2/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    d10/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X45Y7      d10/VGA_BLUE_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X44Y7      d10/VGA_BLUE_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X44Y7      d10/VGA_BLUE_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X44Y7      d10/VGA_BLUE_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y7      d10/VGA_BLUE_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y7      d10/VGA_BLUE_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y7      d10/VGA_BLUE_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y7      d10/VGA_BLUE_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X38Y3      d5/m0/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y4      d5/m1/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X43Y3      d6/m0/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X51Y14     d10/VGA_CONTROL/h_cntr_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X51Y14     d10/VGA_CONTROL/h_cntr_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X53Y15     d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y7      d10/VGA_BLUE_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y7      d10/VGA_BLUE_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y7      d10/VGA_BLUE_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y7      d10/VGA_BLUE_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y1      d5/m2/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X43Y3      d6/m0/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X55Y10     d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X53Y11     d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y22     d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X53Y22     d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep__3/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.988ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.418ns  (required time - arrival time)
  Source:                 d7/t1/FontRom/fontRow_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t2/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 2.826ns (49.453%)  route 2.888ns (50.547%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.610     5.131    d7/t1/FontRom/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.585 r  d7/t1/FontRom/fontRow_reg/DOBDO[3]
                         net (fo=1, routed)           1.164     8.749    d7/t1/FontRom/t2/charBitInRow[3]
    SLICE_X51Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.873 f  d7/t1/FontRom/pixel_i_5__2/O
                         net (fo=1, routed)           1.426    10.299    d7/t2/fontRow_reg_6
    SLICE_X41Y9          LUT6 (Prop_lut6_I0_O)        0.124    10.423 f  d7/t2/pixel_i_4__3/O
                         net (fo=1, routed)           0.299    10.721    d7/t1/FontRom/fontRow_reg_3
    SLICE_X45Y9          LUT6 (Prop_lut6_I5_O)        0.124    10.845 r  d7/t1/FontRom/pixel_i_1__3/O
                         net (fo=1, routed)           0.000    10.845    d7/t2/fontRow_reg_5
    SLICE_X45Y9          FDRE                                         r  d7/t2/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.446    14.047    d7/t2/clk_out1
    SLICE_X45Y9          FDRE                                         r  d7/t2/pixel_reg/C
                         clock pessimism              0.260    14.307    
                         clock uncertainty           -0.072    14.234    
    SLICE_X45Y9          FDRE (Setup_fdre_C_D)        0.029    14.263    d7/t2/pixel_reg
  -------------------------------------------------------------------
                         required time                         14.263    
                         arrival time                         -10.845    
  -------------------------------------------------------------------
                         slack                                  3.418    

Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 d7/t1/FontRom/fontRow_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 2.826ns (51.027%)  route 2.712ns (48.973%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.608     5.129    d7/t1/FontRom/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.583 r  d7/t1/FontRom/fontRow_reg/DOADO[7]
                         net (fo=1, routed)           1.115     8.698    d7/t1/FontRom/charBitInRow[7]
    SLICE_X47Y11         LUT5 (Prop_lut5_I4_O)        0.124     8.822 r  d7/t1/FontRom/pixel_i_5__3/O
                         net (fo=1, routed)           0.473     9.295    d7/t1/FontRom/pixel_i_5__3_n_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I5_O)        0.124     9.419 f  d7/t1/FontRom/pixel_i_4__5/O
                         net (fo=1, routed)           1.124    10.543    d7/t1/FontRom/pixel_i_4__5_n_0
    SLICE_X41Y9          LUT6 (Prop_lut6_I5_O)        0.124    10.667 r  d7/t1/FontRom/pixel_i_1__5/O
                         net (fo=1, routed)           0.000    10.667    d7/t1/pixel
    SLICE_X41Y9          FDRE                                         r  d7/t1/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.445    14.046    d7/t1/clk_out1
    SLICE_X41Y9          FDRE                                         r  d7/t1/pixel_reg/C
                         clock pessimism              0.260    14.306    
                         clock uncertainty           -0.072    14.233    
    SLICE_X41Y9          FDRE (Setup_fdre_C_D)        0.029    14.262    d7/t1/pixel_reg
  -------------------------------------------------------------------
                         required time                         14.262    
                         arrival time                         -10.667    
  -------------------------------------------------------------------
                         slack                                  3.595    

Slack (MET) :             4.772ns  (required time - arrival time)
  Source:                 d7/t3/FontRom/fontRow_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 2.702ns (60.996%)  route 1.728ns (39.004%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.120 - 9.259 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.614     5.135    d7/t3/FontRom/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.589 r  d7/t3/FontRom/fontRow_reg/DOADO[1]
                         net (fo=1, routed)           1.244     8.833    d7/t3/FontRom/charBitInRow[1]
    SLICE_X58Y1          LUT6 (Prop_lut6_I2_O)        0.124     8.957 f  d7/t3/FontRom/pixel_i_4__4/O
                         net (fo=1, routed)           0.484     9.441    d10/VGA_CONTROL/fontRow_reg_31
    SLICE_X58Y1          LUT6 (Prop_lut6_I5_O)        0.124     9.565 r  d10/VGA_CONTROL/pixel_i_1__4/O
                         net (fo=1, routed)           0.000     9.565    d7/t3/h_cntr_reg_reg[1]_rep__0
    SLICE_X58Y1          FDRE                                         r  d7/t3/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.519    14.120    d7/t3/clk_out1
    SLICE_X58Y1          FDRE                                         r  d7/t3/pixel_reg/C
                         clock pessimism              0.260    14.380    
                         clock uncertainty           -0.072    14.307    
    SLICE_X58Y1          FDRE (Setup_fdre_C_D)        0.029    14.336    d7/t3/pixel_reg
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  4.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 d7/t3/FontRom/fontRow_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.675ns (61.364%)  route 0.425ns (38.636%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.610     1.494    d7/t3/FontRom/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.585     2.079 r  d7/t3/FontRom/fontRow_reg/DOADO[6]
                         net (fo=1, routed)           0.279     2.358    d7/t3/FontRom/charBitInRow[6]
    SLICE_X58Y1          LUT6 (Prop_lut6_I4_O)        0.045     2.403 f  d7/t3/FontRom/pixel_i_2__5/O
                         net (fo=1, routed)           0.146     2.549    d10/VGA_CONTROL/fontRow_reg_30
    SLICE_X58Y1          LUT6 (Prop_lut6_I0_O)        0.045     2.594 r  d10/VGA_CONTROL/pixel_i_1__4/O
                         net (fo=1, routed)           0.000     2.594    d7/t3/h_cntr_reg_reg[1]_rep__0
    SLICE_X58Y1          FDRE                                         r  d7/t3/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.865     1.992    d7/t3/clk_out1
    SLICE_X58Y1          FDRE                                         r  d7/t3/pixel_reg/C
                         clock pessimism             -0.478     1.514    
    SLICE_X58Y1          FDRE (Hold_fdre_C_D)         0.091     1.605    d7/t3/pixel_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 d7/t1/FontRom/fontRow_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t2/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.630ns (55.511%)  route 0.505ns (44.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.606     1.490    d7/t1/FontRom/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      0.585     2.075 r  d7/t1/FontRom/fontRow_reg/DOBDO[4]
                         net (fo=1, routed)           0.505     2.580    d7/t1/FontRom/t2/charBitInRow[4]
    SLICE_X45Y9          LUT6 (Prop_lut6_I3_O)        0.045     2.625 r  d7/t1/FontRom/pixel_i_1__3/O
                         net (fo=1, routed)           0.000     2.625    d7/t2/fontRow_reg_5
    SLICE_X45Y9          FDRE                                         r  d7/t2/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.833     1.960    d7/t2/clk_out1
    SLICE_X45Y9          FDRE                                         r  d7/t2/pixel_reg/C
                         clock pessimism             -0.478     1.482    
    SLICE_X45Y9          FDRE (Hold_fdre_C_D)         0.091     1.573    d7/t2/pixel_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           2.625    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.221ns  (arrival time - required time)
  Source:                 d7/t1/FontRom/fontRow_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.675ns (51.711%)  route 0.630ns (48.289%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.604     1.488    d7/t1/FontRom/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.585     2.073 r  d7/t1/FontRom/fontRow_reg/DOADO[1]
                         net (fo=1, routed)           0.298     2.371    d7/t1/FontRom/charBitInRow[1]
    SLICE_X47Y11         LUT6 (Prop_lut6_I4_O)        0.045     2.416 r  d7/t1/FontRom/pixel_i_3__4/O
                         net (fo=1, routed)           0.332     2.748    d7/t1/FontRom/pixel_i_3__4_n_0
    SLICE_X41Y9          LUT6 (Prop_lut6_I4_O)        0.045     2.793 r  d7/t1/FontRom/pixel_i_1__5/O
                         net (fo=1, routed)           0.000     2.793    d7/t1/pixel
    SLICE_X41Y9          FDRE                                         r  d7/t1/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.832     1.959    d7/t1/clk_out1
    SLICE_X41Y9          FDRE                                         r  d7/t1/pixel_reg/C
                         clock pessimism             -0.478     1.481    
    SLICE_X41Y9          FDRE (Hold_fdre_C_D)         0.091     1.572    d7/t1/pixel_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                  1.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y4      d7/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y4      d7/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y0      d7/t3/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y3    d7/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X41Y9      d7/t1/pixel_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X45Y9      d7/t2/pixel_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X58Y1      d7/t3/pixel_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y9      d7/t1/pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y9      d7/t1/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y9      d7/t2/pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y9      d7/t2/pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X58Y1      d7/t3/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X58Y1      d7/t3/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X58Y1      d7/t3/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X58Y1      d7/t3/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y9      d7/t1/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y9      d7/t2/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y9      d7/t1/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y9      d7/t2/pixel_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { d10/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    d10/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { d7/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    d7/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.064ns (24.814%)  route 3.224ns (75.186%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.051 - 9.259 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.638     5.159    d7/t3/clk_out1
    SLICE_X58Y1          FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  d7/t3/pixel_reg/Q
                         net (fo=3, routed)           1.674     7.289    d7/t3/VGA_GREEN_reg[2]
    SLICE_X44Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.413 r  d7/t3/VGA_RED[3]_i_14/O
                         net (fo=4, routed)           0.882     8.296    d1/TEXTR[0]
    SLICE_X45Y8          LUT4 (Prop_lut4_I3_O)        0.152     8.448 r  d1/VGA_RED[3]_i_4/O
                         net (fo=1, routed)           0.668     9.115    d10/VGA_CONTROL/R_colour_reg[3]
    SLICE_X51Y9          LUT6 (Prop_lut6_I2_O)        0.332     9.447 r  d10/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=1, routed)           0.000     9.447    d10/VGA_RED0[3]
    SLICE_X51Y9          FDRE                                         r  d10/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.450    14.051    d10/clk_out1
    SLICE_X51Y9          FDRE                                         r  d10/VGA_RED_reg[3]/C
                         clock pessimism              0.180    14.231    
                         clock uncertainty           -0.269    13.962    
    SLICE_X51Y9          FDRE (Setup_fdre_C_D)        0.031    13.993    d10/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         13.993    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.570ns  (required time - arrival time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.828ns (19.428%)  route 3.434ns (80.572%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.050 - 9.259 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.638     5.159    d7/t3/clk_out1
    SLICE_X58Y1          FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  d7/t3/pixel_reg/Q
                         net (fo=3, routed)           1.674     7.289    d7/t3/VGA_GREEN_reg[2]
    SLICE_X44Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.413 r  d7/t3/VGA_RED[3]_i_14/O
                         net (fo=4, routed)           1.263     8.676    d2/TEXTR[0]
    SLICE_X51Y5          LUT3 (Prop_lut3_I2_O)        0.124     8.800 r  d2/VGA_RED[0]_i_4/O
                         net (fo=1, routed)           0.497     9.297    d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep_2
    SLICE_X49Y10         LUT6 (Prop_lut6_I3_O)        0.124     9.421 r  d10/VGA_CONTROL/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000     9.421    d10/VGA_RED0[0]
    SLICE_X49Y10         FDRE                                         r  d10/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.449    14.050    d10/clk_out1
    SLICE_X49Y10         FDRE                                         r  d10/VGA_RED_reg[0]/C
                         clock pessimism              0.180    14.230    
                         clock uncertainty           -0.269    13.961    
    SLICE_X49Y10         FDRE (Setup_fdre_C_D)        0.031    13.992    d10/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         13.992    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                  4.570    

Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 1.061ns (25.694%)  route 3.068ns (74.306%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.638     5.159    d7/t3/clk_out1
    SLICE_X58Y1          FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  d7/t3/pixel_reg/Q
                         net (fo=3, routed)           1.674     7.289    d7/t3/VGA_GREEN_reg[2]
    SLICE_X44Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.413 r  d7/t3/VGA_RED[3]_i_14/O
                         net (fo=4, routed)           0.682     8.095    d7/t3/TEXTR[0]
    SLICE_X45Y8          LUT4 (Prop_lut4_I0_O)        0.154     8.249 r  d7/t3/VGA_RED[1]_i_3/O
                         net (fo=1, routed)           0.713     8.962    d10/VGA_CONTROL/R_colour_reg[2]
    SLICE_X49Y14         LUT6 (Prop_lut6_I2_O)        0.327     9.289 r  d10/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000     9.289    d10/VGA_RED0[1]
    SLICE_X49Y14         FDRE                                         r  d10/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.446    14.047    d10/clk_out1
    SLICE_X49Y14         FDRE                                         r  d10/VGA_RED_reg[1]/C
                         clock pessimism              0.180    14.227    
                         clock uncertainty           -0.269    13.958    
    SLICE_X49Y14         FDRE (Setup_fdre_C_D)        0.031    13.989    d10/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         13.989    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.752ns  (required time - arrival time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.952ns (23.354%)  route 3.124ns (76.646%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.048 - 9.259 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.638     5.159    d7/t3/clk_out1
    SLICE_X58Y1          FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  d7/t3/pixel_reg/Q
                         net (fo=3, routed)           1.706     7.321    d7/t3/VGA_GREEN_reg[2]
    SLICE_X44Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.445 r  d7/t3/VGA_GREEN[2]_i_2/O
                         net (fo=3, routed)           0.667     8.112    d1/TEXTG[0]
    SLICE_X45Y8          LUT3 (Prop_lut3_I2_O)        0.124     8.236 r  d1/VGA_GREEN[3]_i_2/O
                         net (fo=2, routed)           0.168     8.404    d2/R_colour_reg[3]
    SLICE_X45Y8          LUT2 (Prop_lut2_I1_O)        0.124     8.528 r  d2/VGA_GREEN[1]_i_5/O
                         net (fo=1, routed)           0.584     9.112    d10/VGA_CONTROL/R_colour_reg[3]_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.236 r  d10/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000     9.236    d10/VGA_GREEN0[1]
    SLICE_X48Y12         FDRE                                         r  d10/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.447    14.048    d10/clk_out1
    SLICE_X48Y12         FDRE                                         r  d10/VGA_GREEN_reg[1]/C
                         clock pessimism              0.180    14.228    
                         clock uncertainty           -0.269    13.959    
    SLICE_X48Y12         FDRE (Setup_fdre_C_D)        0.029    13.988    d10/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         13.988    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                  4.752    

Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 0.828ns (20.842%)  route 3.145ns (79.158%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.638     5.159    d7/t3/clk_out1
    SLICE_X58Y1          FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  d7/t3/pixel_reg/Q
                         net (fo=3, routed)           1.706     7.321    d7/t3/VGA_GREEN_reg[2]
    SLICE_X44Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.445 r  d7/t3/VGA_GREEN[2]_i_2/O
                         net (fo=3, routed)           0.667     8.112    d1/TEXTG[0]
    SLICE_X45Y8          LUT3 (Prop_lut3_I2_O)        0.124     8.236 r  d1/VGA_GREEN[3]_i_2/O
                         net (fo=2, routed)           0.772     9.008    d10/VGA_CONTROL/R_colour_reg[3]_1
    SLICE_X48Y14         LUT6 (Prop_lut6_I1_O)        0.124     9.132 r  d10/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000     9.132    d10/VGA_GREEN0[3]
    SLICE_X48Y14         FDRE                                         r  d10/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.446    14.047    d10/clk_out1
    SLICE_X48Y14         FDRE                                         r  d10/VGA_GREEN_reg[3]/C
                         clock pessimism              0.180    14.227    
                         clock uncertainty           -0.269    13.958    
    SLICE_X48Y14         FDRE (Setup_fdre_C_D)        0.031    13.989    d10/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         13.989    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                  4.857    

Slack (MET) :             4.871ns  (required time - arrival time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 0.828ns (20.908%)  route 3.132ns (79.092%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.049 - 9.259 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.638     5.159    d7/t3/clk_out1
    SLICE_X58Y1          FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  d7/t3/pixel_reg/Q
                         net (fo=3, routed)           1.674     7.289    d7/t3/VGA_GREEN_reg[2]
    SLICE_X44Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.413 r  d7/t3/VGA_RED[3]_i_14/O
                         net (fo=4, routed)           0.682     8.095    d7/t3/TEXTR[0]
    SLICE_X45Y8          LUT4 (Prop_lut4_I0_O)        0.124     8.219 r  d7/t3/VGA_RED[2]_i_4/O
                         net (fo=1, routed)           0.776     8.996    d10/VGA_CONTROL/R_colour_reg[2]_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I3_O)        0.124     9.120 r  d10/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000     9.120    d10/VGA_RED0[2]
    SLICE_X49Y11         FDRE                                         r  d10/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.448    14.049    d10/clk_out1
    SLICE_X49Y11         FDRE                                         r  d10/VGA_RED_reg[2]/C
                         clock pessimism              0.180    14.229    
                         clock uncertainty           -0.269    13.960    
    SLICE_X49Y11         FDRE (Setup_fdre_C_D)        0.031    13.991    d10/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         13.991    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  4.871    

Slack (MET) :             4.996ns  (required time - arrival time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.828ns (21.579%)  route 3.009ns (78.421%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.050 - 9.259 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.638     5.159    d7/t3/clk_out1
    SLICE_X58Y1          FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  d7/t3/pixel_reg/Q
                         net (fo=3, routed)           1.706     7.321    d7/t3/VGA_GREEN_reg[2]
    SLICE_X44Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.445 r  d7/t3/VGA_GREEN[2]_i_2/O
                         net (fo=3, routed)           0.604     8.049    d2/TEXTG[0]
    SLICE_X45Y7          LUT3 (Prop_lut3_I2_O)        0.124     8.173 r  d2/VGA_GREEN[0]_i_3/O
                         net (fo=1, routed)           0.700     8.872    d10/VGA_CONTROL/G_colour_reg[0]
    SLICE_X49Y10         LUT6 (Prop_lut6_I2_O)        0.124     8.996 r  d10/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000     8.996    d10/VGA_GREEN0[0]
    SLICE_X49Y10         FDRE                                         r  d10/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.449    14.050    d10/clk_out1
    SLICE_X49Y10         FDRE                                         r  d10/VGA_GREEN_reg[0]/C
                         clock pessimism              0.180    14.230    
                         clock uncertainty           -0.269    13.961    
    SLICE_X49Y10         FDRE (Setup_fdre_C_D)        0.032    13.993    d10/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         13.993    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  4.996    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.704ns (18.768%)  route 3.047ns (81.232%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.051 - 9.259 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.638     5.159    d7/t3/clk_out1
    SLICE_X58Y1          FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  d7/t3/pixel_reg/Q
                         net (fo=3, routed)           1.706     7.321    d7/t3/VGA_GREEN_reg[2]
    SLICE_X44Y8          LUT6 (Prop_lut6_I1_O)        0.124     7.445 r  d7/t3/VGA_GREEN[2]_i_2/O
                         net (fo=3, routed)           1.341     8.786    d10/VGA_CONTROL/TEXTG[0]
    SLICE_X48Y8          LUT6 (Prop_lut6_I1_O)        0.124     8.910 r  d10/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000     8.910    d10/VGA_GREEN0[2]
    SLICE_X48Y8          FDRE                                         r  d10/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.450    14.051    d10/clk_out1
    SLICE_X48Y8          FDRE                                         r  d10/VGA_GREEN_reg[2]/C
                         clock pessimism              0.180    14.231    
                         clock uncertainty           -0.269    13.962    
    SLICE_X48Y8          FDRE (Setup_fdre_C_D)        0.029    13.991    d10/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         13.991    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.704ns (23.533%)  route 2.288ns (76.467%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.048 - 9.259 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.638     5.159    d7/t3/clk_out1
    SLICE_X58Y1          FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  d7/t3/pixel_reg/Q
                         net (fo=3, routed)           1.512     7.127    d7/t1/pixel_reg_3
    SLICE_X44Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.251 f  d7/t1/VGA_BLUE[3]_i_6/O
                         net (fo=4, routed)           0.775     8.027    d10/VGA_CONTROL/pixel_reg_88
    SLICE_X44Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.151 r  d10/VGA_CONTROL/VGA_BLUE[3]_i_2/O
                         net (fo=1, routed)           0.000     8.151    d10/VGA_CONTROL_n_444
    SLICE_X44Y7          FDRE                                         r  d10/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.447    14.048    d10/clk_out1
    SLICE_X44Y7          FDRE                                         r  d10/VGA_BLUE_reg[3]/C
                         clock pessimism              0.180    14.228    
                         clock uncertainty           -0.269    13.959    
    SLICE_X44Y7          FDRE (Setup_fdre_C_D)        0.031    13.990    d10/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         13.990    
                         arrival time                          -8.151    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.704ns (23.611%)  route 2.278ns (76.389%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.048 - 9.259 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.638     5.159    d7/t3/clk_out1
    SLICE_X58Y1          FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  d7/t3/pixel_reg/Q
                         net (fo=3, routed)           1.512     7.127    d7/t1/pixel_reg_3
    SLICE_X44Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.251 f  d7/t1/VGA_BLUE[3]_i_6/O
                         net (fo=4, routed)           0.765     8.017    d10/VGA_CONTROL/pixel_reg_88
    SLICE_X44Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.141 r  d10/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000     8.141    d10/VGA_CONTROL_n_443
    SLICE_X44Y7          FDRE                                         r  d10/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.447    14.048    d10/clk_out1
    SLICE_X44Y7          FDRE                                         r  d10/VGA_BLUE_reg[2]/C
                         clock pessimism              0.180    14.228    
                         clock uncertainty           -0.269    13.959    
    SLICE_X44Y7          FDRE (Setup_fdre_C_D)        0.031    13.990    d10/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         13.990    
                         arrival time                          -8.141    
  -------------------------------------------------------------------
                         slack                                  5.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.231ns (26.403%)  route 0.644ns (73.597%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.562     1.445    d7/t1/clk_out1
    SLICE_X41Y9          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d7/t1/pixel_reg/Q
                         net (fo=3, routed)           0.409     1.995    d7/t1/VGA_BLUE_reg[3]
    SLICE_X44Y8          LUT6 (Prop_lut6_I1_O)        0.045     2.040 f  d7/t1/VGA_BLUE[3]_i_6/O
                         net (fo=4, routed)           0.235     2.275    clr1/pixel_reg
    SLICE_X44Y7          LUT5 (Prop_lut5_I4_O)        0.045     2.320 r  clr1/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000     2.320    d10/colour_reg[2]_0
    SLICE_X44Y7          FDRE                                         r  d10/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.833     1.960    d10/clk_out1
    SLICE_X44Y7          FDRE                                         r  d10/VGA_BLUE_reg[1]/C
                         clock pessimism             -0.244     1.716    
                         clock uncertainty            0.269     1.985    
    SLICE_X44Y7          FDRE (Hold_fdre_C_D)         0.091     2.076    d10/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.231ns (24.413%)  route 0.715ns (75.587%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.562     1.445    d7/t1/clk_out1
    SLICE_X41Y9          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d7/t1/pixel_reg/Q
                         net (fo=3, routed)           0.409     1.995    d7/t1/VGA_BLUE_reg[3]
    SLICE_X44Y8          LUT6 (Prop_lut6_I1_O)        0.045     2.040 f  d7/t1/VGA_BLUE[3]_i_6/O
                         net (fo=4, routed)           0.306     2.346    clr1/pixel_reg
    SLICE_X45Y7          LUT3 (Prop_lut3_I2_O)        0.045     2.391 r  clr1/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000     2.391    d10/colour_reg[1]_1
    SLICE_X45Y7          FDRE                                         r  d10/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.833     1.960    d10/clk_out1
    SLICE_X45Y7          FDRE                                         r  d10/VGA_BLUE_reg[0]/C
                         clock pessimism             -0.244     1.716    
                         clock uncertainty            0.269     1.985    
    SLICE_X45Y7          FDRE (Hold_fdre_C_D)         0.091     2.076    d10/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.231ns (24.329%)  route 0.718ns (75.671%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.562     1.445    d7/t1/clk_out1
    SLICE_X41Y9          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d7/t1/pixel_reg/Q
                         net (fo=3, routed)           0.409     1.995    d7/t1/VGA_BLUE_reg[3]
    SLICE_X44Y8          LUT6 (Prop_lut6_I1_O)        0.045     2.040 f  d7/t1/VGA_BLUE[3]_i_6/O
                         net (fo=4, routed)           0.309     2.350    d10/VGA_CONTROL/pixel_reg_88
    SLICE_X44Y7          LUT6 (Prop_lut6_I5_O)        0.045     2.395 r  d10/VGA_CONTROL/VGA_BLUE[3]_i_2/O
                         net (fo=1, routed)           0.000     2.395    d10/VGA_CONTROL_n_444
    SLICE_X44Y7          FDRE                                         r  d10/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.833     1.960    d10/clk_out1
    SLICE_X44Y7          FDRE                                         r  d10/VGA_BLUE_reg[3]/C
                         clock pessimism             -0.244     1.716    
                         clock uncertainty            0.269     1.985    
    SLICE_X44Y7          FDRE (Hold_fdre_C_D)         0.092     2.077    d10/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.231ns (24.250%)  route 0.722ns (75.750%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.562     1.445    d7/t1/clk_out1
    SLICE_X41Y9          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d7/t1/pixel_reg/Q
                         net (fo=3, routed)           0.409     1.995    d7/t1/VGA_BLUE_reg[3]
    SLICE_X44Y8          LUT6 (Prop_lut6_I1_O)        0.045     2.040 f  d7/t1/VGA_BLUE[3]_i_6/O
                         net (fo=4, routed)           0.312     2.353    d10/VGA_CONTROL/pixel_reg_88
    SLICE_X44Y7          LUT6 (Prop_lut6_I5_O)        0.045     2.398 r  d10/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000     2.398    d10/VGA_CONTROL_n_443
    SLICE_X44Y7          FDRE                                         r  d10/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.833     1.960    d10/clk_out1
    SLICE_X44Y7          FDRE                                         r  d10/VGA_BLUE_reg[2]/C
                         clock pessimism             -0.244     1.716    
                         clock uncertainty            0.269     1.985    
    SLICE_X44Y7          FDRE (Hold_fdre_C_D)         0.092     2.077    d10/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 d7/t2/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.231ns (21.778%)  route 0.830ns (78.222%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.563     1.446    d7/t2/clk_out1
    SLICE_X45Y9          FDRE                                         r  d7/t2/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  d7/t2/pixel_reg/Q
                         net (fo=3, routed)           0.280     1.867    d7/t3/pixel_reg_5
    SLICE_X44Y8          LUT6 (Prop_lut6_I3_O)        0.045     1.912 r  d7/t3/VGA_GREEN[2]_i_2/O
                         net (fo=3, routed)           0.549     2.462    d10/VGA_CONTROL/TEXTG[0]
    SLICE_X48Y8          LUT6 (Prop_lut6_I1_O)        0.045     2.507 r  d10/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000     2.507    d10/VGA_GREEN0[2]
    SLICE_X48Y8          FDRE                                         r  d10/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.835     1.962    d10/clk_out1
    SLICE_X48Y8          FDRE                                         r  d10/VGA_GREEN_reg[2]/C
                         clock pessimism             -0.244     1.718    
                         clock uncertainty            0.269     1.987    
    SLICE_X48Y8          FDRE (Hold_fdre_C_D)         0.091     2.078    d10/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 d7/t2/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.276ns (25.705%)  route 0.798ns (74.295%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.563     1.446    d7/t2/clk_out1
    SLICE_X45Y9          FDRE                                         r  d7/t2/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  d7/t2/pixel_reg/Q
                         net (fo=3, routed)           0.280     1.867    d7/t3/pixel_reg_5
    SLICE_X44Y8          LUT6 (Prop_lut6_I3_O)        0.045     1.912 r  d7/t3/VGA_GREEN[2]_i_2/O
                         net (fo=3, routed)           0.215     2.127    d2/TEXTG[0]
    SLICE_X45Y7          LUT3 (Prop_lut3_I2_O)        0.045     2.172 r  d2/VGA_GREEN[0]_i_3/O
                         net (fo=1, routed)           0.303     2.475    d10/VGA_CONTROL/G_colour_reg[0]
    SLICE_X49Y10         LUT6 (Prop_lut6_I2_O)        0.045     2.520 r  d10/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000     2.520    d10/VGA_GREEN0[0]
    SLICE_X49Y10         FDRE                                         r  d10/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.834     1.961    d10/clk_out1
    SLICE_X49Y10         FDRE                                         r  d10/VGA_GREEN_reg[0]/C
                         clock pessimism             -0.244     1.717    
                         clock uncertainty            0.269     1.986    
    SLICE_X49Y10         FDRE (Hold_fdre_C_D)         0.092     2.078    d10/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.276ns (24.424%)  route 0.854ns (75.576%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.562     1.445    d7/t1/clk_out1
    SLICE_X41Y9          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d7/t1/pixel_reg/Q
                         net (fo=3, routed)           0.278     1.864    d7/t3/pixel_reg_6
    SLICE_X44Y8          LUT6 (Prop_lut6_I5_O)        0.045     1.909 r  d7/t3/VGA_RED[3]_i_14/O
                         net (fo=4, routed)           0.246     2.155    d7/t3/TEXTR[0]
    SLICE_X45Y8          LUT4 (Prop_lut4_I0_O)        0.045     2.200 r  d7/t3/VGA_RED[2]_i_4/O
                         net (fo=1, routed)           0.330     2.530    d10/VGA_CONTROL/R_colour_reg[2]_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I3_O)        0.045     2.575 r  d10/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000     2.575    d10/VGA_RED0[2]
    SLICE_X49Y11         FDRE                                         r  d10/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.834     1.961    d10/clk_out1
    SLICE_X49Y11         FDRE                                         r  d10/VGA_RED_reg[2]/C
                         clock pessimism             -0.244     1.717    
                         clock uncertainty            0.269     1.986    
    SLICE_X49Y11         FDRE (Hold_fdre_C_D)         0.092     2.078    d10/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 d7/t2/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.276ns (23.994%)  route 0.874ns (76.006%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.563     1.446    d7/t2/clk_out1
    SLICE_X45Y9          FDRE                                         r  d7/t2/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  d7/t2/pixel_reg/Q
                         net (fo=3, routed)           0.280     1.867    d7/t3/pixel_reg_5
    SLICE_X44Y8          LUT6 (Prop_lut6_I3_O)        0.045     1.912 r  d7/t3/VGA_GREEN[2]_i_2/O
                         net (fo=3, routed)           0.231     2.143    d1/TEXTG[0]
    SLICE_X45Y8          LUT3 (Prop_lut3_I2_O)        0.045     2.188 r  d1/VGA_GREEN[3]_i_2/O
                         net (fo=2, routed)           0.363     2.551    d10/VGA_CONTROL/R_colour_reg[3]_1
    SLICE_X48Y14         LUT6 (Prop_lut6_I1_O)        0.045     2.596 r  d10/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000     2.596    d10/VGA_GREEN0[3]
    SLICE_X48Y14         FDRE                                         r  d10/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.831     1.958    d10/clk_out1
    SLICE_X48Y14         FDRE                                         r  d10/VGA_GREEN_reg[3]/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.269     1.983    
    SLICE_X48Y14         FDRE (Hold_fdre_C_D)         0.092     2.075    d10/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 d7/t2/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.321ns (27.250%)  route 0.857ns (72.750%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.563     1.446    d7/t2/clk_out1
    SLICE_X45Y9          FDRE                                         r  d7/t2/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  d7/t2/pixel_reg/Q
                         net (fo=3, routed)           0.280     1.867    d7/t3/pixel_reg_5
    SLICE_X44Y8          LUT6 (Prop_lut6_I3_O)        0.045     1.912 r  d7/t3/VGA_GREEN[2]_i_2/O
                         net (fo=3, routed)           0.231     2.143    d1/TEXTG[0]
    SLICE_X45Y8          LUT3 (Prop_lut3_I2_O)        0.045     2.188 r  d1/VGA_GREEN[3]_i_2/O
                         net (fo=2, routed)           0.066     2.254    d2/R_colour_reg[3]
    SLICE_X45Y8          LUT2 (Prop_lut2_I1_O)        0.045     2.299 r  d2/VGA_GREEN[1]_i_5/O
                         net (fo=1, routed)           0.280     2.579    d10/VGA_CONTROL/R_colour_reg[3]_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I3_O)        0.045     2.624 r  d10/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000     2.624    d10/VGA_GREEN0[1]
    SLICE_X48Y12         FDRE                                         r  d10/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.832     1.959    d10/clk_out1
    SLICE_X48Y12         FDRE                                         r  d10/VGA_GREEN_reg[1]/C
                         clock pessimism             -0.244     1.715    
                         clock uncertainty            0.269     1.984    
    SLICE_X48Y12         FDRE (Hold_fdre_C_D)         0.091     2.075    d10/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.339ns (28.604%)  route 0.846ns (71.396%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.562     1.445    d7/t1/clk_out1
    SLICE_X41Y9          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d7/t1/pixel_reg/Q
                         net (fo=3, routed)           0.278     1.864    d7/t3/pixel_reg_6
    SLICE_X44Y8          LUT6 (Prop_lut6_I5_O)        0.045     1.909 r  d7/t3/VGA_RED[3]_i_14/O
                         net (fo=4, routed)           0.246     2.155    d7/t3/TEXTR[0]
    SLICE_X45Y8          LUT4 (Prop_lut4_I0_O)        0.043     2.198 r  d7/t3/VGA_RED[1]_i_3/O
                         net (fo=1, routed)           0.323     2.520    d10/VGA_CONTROL/R_colour_reg[2]
    SLICE_X49Y14         LUT6 (Prop_lut6_I2_O)        0.110     2.630 r  d10/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000     2.630    d10/VGA_RED0[1]
    SLICE_X49Y14         FDRE                                         r  d10/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.831     1.958    d10/clk_out1
    SLICE_X49Y14         FDRE                                         r  d10/VGA_RED_reg[1]/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.269     1.983    
    SLICE_X49Y14         FDRE (Hold_fdre_C_D)         0.092     2.075    d10/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.555    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.821ns  (logic 2.563ns (32.770%)  route 5.258ns (67.230%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.089 - 9.259 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.567     5.088    d10/VGA_CONTROL/CLK
    SLICE_X51Y12         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  d10/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=1005, routed)        1.172     6.716    d10/VGA_CONTROL/out[2]
    SLICE_X41Y10         LUT1 (Prop_lut1_I0_O)        0.124     6.840 r  d10/VGA_CONTROL/charPosition3_carry_i_1__1/O
                         net (fo=1, routed)           0.000     6.840    d7/t1/h_cntr_reg_reg[2][1]
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.420 r  d7/t1/charPosition3_carry/O[2]
                         net (fo=6, routed)           1.521     8.941    d7/t1/FontRom/h_cntr_reg_reg[0]_rep_0[2]
    SLICE_X41Y13         LUT6 (Prop_lut6_I0_O)        0.302     9.243 r  d7/t1/FontRom/g0_b1_i_2/O
                         net (fo=7, routed)           1.154    10.398    d7/t1/FontRom/g0_b1_i_2_n_0
    SLICE_X44Y11         LUT5 (Prop_lut5_I1_O)        0.152    10.550 r  d7/t1/FontRom/g0_b4/O
                         net (fo=3, routed)           0.601    11.151    d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep_0[2]
    SLICE_X43Y11         LUT4 (Prop_lut4_I3_O)        0.326    11.477 r  d10/VGA_CONTROL/fontAddress_carry__0_i_3__4/O
                         net (fo=1, routed)           0.000    11.477    d7/t1/v_cntr_reg_reg[7][1]
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.878 r  d7/t1/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.878    d7/t1/fontAddress_carry__0_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.100 r  d7/t1/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.810    12.910    d7/t1/FontRom/ADDRARDADDR[9]
    RAMB18_X1Y4          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.489    14.089    d7/t1/FontRom/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.269    
                         clock uncertainty           -0.269    14.000    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.741    13.259    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.259    
                         arrival time                         -12.910    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.812ns  (logic 2.675ns (34.241%)  route 5.137ns (65.759%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.089 - 9.259 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.567     5.088    d10/VGA_CONTROL/CLK
    SLICE_X51Y12         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  d10/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=1005, routed)        1.172     6.716    d10/VGA_CONTROL/out[2]
    SLICE_X41Y10         LUT1 (Prop_lut1_I0_O)        0.124     6.840 r  d10/VGA_CONTROL/charPosition3_carry_i_1__1/O
                         net (fo=1, routed)           0.000     6.840    d7/t1/h_cntr_reg_reg[2][1]
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.420 r  d7/t1/charPosition3_carry/O[2]
                         net (fo=6, routed)           1.521     8.941    d7/t1/FontRom/h_cntr_reg_reg[0]_rep_0[2]
    SLICE_X41Y13         LUT6 (Prop_lut6_I0_O)        0.302     9.243 r  d7/t1/FontRom/g0_b1_i_2/O
                         net (fo=7, routed)           1.154    10.398    d7/t1/FontRom/g0_b1_i_2_n_0
    SLICE_X44Y11         LUT5 (Prop_lut5_I1_O)        0.152    10.550 r  d7/t1/FontRom/g0_b4/O
                         net (fo=3, routed)           0.601    11.151    d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep_0[2]
    SLICE_X43Y11         LUT4 (Prop_lut4_I3_O)        0.326    11.477 r  d10/VGA_CONTROL/fontAddress_carry__0_i_3__4/O
                         net (fo=1, routed)           0.000    11.477    d7/t1/v_cntr_reg_reg[7][1]
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.878 r  d7/t1/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.878    d7/t1/fontAddress_carry__0_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.212 r  d7/t1/fontAddress_carry__1/O[1]
                         net (fo=1, routed)           0.689    12.901    d7/t1/FontRom/ADDRARDADDR[10]
    RAMB18_X1Y4          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.489    14.089    d7/t1/FontRom/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.269    
                         clock uncertainty           -0.269    14.000    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.745    13.255    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.255    
                         arrival time                         -12.901    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.472ns  (logic 2.474ns (33.109%)  route 4.998ns (66.891%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.089 - 9.259 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.567     5.088    d10/VGA_CONTROL/CLK
    SLICE_X51Y12         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  d10/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=1005, routed)        1.172     6.716    d10/VGA_CONTROL/out[2]
    SLICE_X41Y10         LUT1 (Prop_lut1_I0_O)        0.124     6.840 r  d10/VGA_CONTROL/charPosition3_carry_i_1__1/O
                         net (fo=1, routed)           0.000     6.840    d7/t1/h_cntr_reg_reg[2][1]
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.420 r  d7/t1/charPosition3_carry/O[2]
                         net (fo=6, routed)           1.038     8.458    d7/t1/FontRom/h_cntr_reg_reg[0]_rep_0[2]
    SLICE_X40Y10         LUT6 (Prop_lut6_I0_O)        0.302     8.760 r  d7/t1/FontRom/g0_b1_i_7/O
                         net (fo=1, routed)           0.669     9.429    d7/t1/FontRom/g0_b1_i_7_n_0
    SLICE_X40Y10         LUT5 (Prop_lut5_I0_O)        0.124     9.553 r  d7/t1/FontRom/g0_b1_i_5/O
                         net (fo=7, routed)           0.881    10.434    d7/t1/FontRom/g0_b1_i_5_n_0
    SLICE_X43Y13         LUT5 (Prop_lut5_I4_O)        0.124    10.558 r  d7/t1/FontRom/g0_b2/O
                         net (fo=3, routed)           0.420    10.977    d7/t1/FontRom/fontRow_reg_0[0]
    SLICE_X43Y11         LUT3 (Prop_lut3_I1_O)        0.124    11.101 r  d7/t1/FontRom/fontAddress_carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    11.101    d7/t1/FontRom_n_12
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.741 r  d7/t1/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           0.819    12.561    d7/t1/FontRom/ADDRARDADDR[8]
    RAMB18_X1Y4          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.489    14.089    d7/t1/FontRom/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.269    
                         clock uncertainty           -0.269    14.000    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.748    13.252    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.252    
                         arrival time                         -12.561    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.407ns  (logic 2.414ns (32.593%)  route 4.993ns (67.407%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.089 - 9.259 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.567     5.088    d10/VGA_CONTROL/CLK
    SLICE_X51Y12         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  d10/VGA_CONTROL/h_cntr_reg_reg[2]/Q
                         net (fo=1005, routed)        1.172     6.716    d10/VGA_CONTROL/out[2]
    SLICE_X41Y10         LUT1 (Prop_lut1_I0_O)        0.124     6.840 r  d10/VGA_CONTROL/charPosition3_carry_i_1__1/O
                         net (fo=1, routed)           0.000     6.840    d7/t1/h_cntr_reg_reg[2][1]
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.420 r  d7/t1/charPosition3_carry/O[2]
                         net (fo=6, routed)           1.038     8.458    d7/t1/FontRom/h_cntr_reg_reg[0]_rep_0[2]
    SLICE_X40Y10         LUT6 (Prop_lut6_I0_O)        0.302     8.760 r  d7/t1/FontRom/g0_b1_i_7/O
                         net (fo=1, routed)           0.669     9.429    d7/t1/FontRom/g0_b1_i_7_n_0
    SLICE_X40Y10         LUT5 (Prop_lut5_I0_O)        0.124     9.553 r  d7/t1/FontRom/g0_b1_i_5/O
                         net (fo=7, routed)           0.881    10.434    d7/t1/FontRom/g0_b1_i_5_n_0
    SLICE_X43Y13         LUT5 (Prop_lut5_I4_O)        0.124    10.558 r  d7/t1/FontRom/g0_b2/O
                         net (fo=3, routed)           0.420    10.977    d7/t1/FontRom/fontRow_reg_0[0]
    SLICE_X43Y11         LUT3 (Prop_lut3_I1_O)        0.124    11.101 r  d7/t1/FontRom/fontAddress_carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    11.101    d7/t1/FontRom_n_12
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.681 r  d7/t1/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.813    12.495    d7/t1/FontRom/ADDRARDADDR[7]
    RAMB18_X1Y4          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.489    14.089    d7/t1/FontRom/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.269    
                         clock uncertainty           -0.269    14.000    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.744    13.256    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.256    
                         arrival time                         -12.495    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.288ns  (logic 2.567ns (35.223%)  route 4.721ns (64.777%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.096 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.566     5.087    d10/VGA_CONTROL/CLK
    SLICE_X51Y13         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  d10/VGA_CONTROL/h_cntr_reg_reg[5]/Q
                         net (fo=1006, routed)        1.682     7.226    d10/VGA_CONTROL/out[4]
    SLICE_X57Y3          LUT1 (Prop_lut1_I0_O)        0.124     7.350 r  d10/VGA_CONTROL/charPosition3_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     7.350    d7/t3/h_cntr_reg_reg[8][0]
    SLICE_X57Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.882 r  d7/t3/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.882    d7/t3/charPosition3_carry__0_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.110 r  d7/t3/charPosition3_carry__1/CO[2]
                         net (fo=10, routed)          1.007     9.117    d7/t3/FontRom/CO[0]
    SLICE_X59Y3          LUT6 (Prop_lut6_I3_O)        0.313     9.430 f  d7/t3/FontRom/fontAddress_carry__1_i_7__0/O
                         net (fo=1, routed)           0.791    10.221    d10/VGA_CONTROL/h_cntr_reg_reg[8]_23
    SLICE_X61Y3          LUT2 (Prop_lut2_I1_O)        0.150    10.371 r  d10/VGA_CONTROL/fontAddress_carry__1_i_2__3/O
                         net (fo=1, routed)           0.347    10.717    d7/t3/v_cntr_reg_reg[8][0]
    SLICE_X58Y4          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.764    11.481 r  d7/t3/fontAddress_carry__1/O[2]
                         net (fo=1, routed)           0.894    12.375    d7/t3/FontRom/ADDRARDADDR[10]
    RAMB18_X2Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.496    14.096    d7/t3/FontRom/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.276    
                         clock uncertainty           -0.269    14.007    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    13.263    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.263    
                         arrival time                         -12.375    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.105ns  (logic 2.383ns (33.540%)  route 4.722ns (66.460%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.089 - 9.259 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.569     5.090    d10/VGA_CONTROL/CLK
    SLICE_X55Y10         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=115, routed)         1.107     6.654    d7/t1/ADDRB[0]
    SLICE_X41Y10         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     7.252 r  d7/t1/charPosition3_carry/O[1]
                         net (fo=8, routed)           0.984     8.236    d7/t1/FontRom/h_cntr_reg_reg[0]_rep_0[1]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.331     8.567 r  d7/t1/FontRom/g0_b1_i_6/O
                         net (fo=3, routed)           0.469     9.036    d7/t1/FontRom/g0_b1_i_6_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.326     9.362 r  d7/t1/FontRom/g0_b1_i_3/O
                         net (fo=7, routed)           0.880    10.242    d7/t1/FontRom/g0_b1_i_3_n_0
    SLICE_X43Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.366 r  d7/t1/FontRom/g0_b1/O
                         net (fo=3, routed)           0.466    10.832    d7/t1/FontRom/DI[0]
    SLICE_X43Y11         LUT2 (Prop_lut2_I0_O)        0.124    10.956 r  d7/t1/FontRom/fontAddress_carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    10.956    d7/t1/FontRom_n_13
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.380 r  d7/t1/fontAddress_carry__0/O[1]
                         net (fo=1, routed)           0.815    12.195    d7/t1/FontRom/ADDRARDADDR[6]
    RAMB18_X1Y4          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.489    14.089    d7/t1/FontRom/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.269    
                         clock uncertainty           -0.269    14.000    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.745    13.255    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.255    
                         arrival time                         -12.195    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.957ns  (logic 2.206ns (31.709%)  route 4.751ns (68.291%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.089 - 9.259 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.569     5.090    d10/VGA_CONTROL/CLK
    SLICE_X55Y10         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=115, routed)         1.107     6.654    d7/t1/ADDRB[0]
    SLICE_X41Y10         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     7.252 r  d7/t1/charPosition3_carry/O[1]
                         net (fo=8, routed)           0.984     8.236    d7/t1/FontRom/h_cntr_reg_reg[0]_rep_0[1]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.331     8.567 r  d7/t1/FontRom/g0_b1_i_6/O
                         net (fo=3, routed)           0.469     9.036    d7/t1/FontRom/g0_b1_i_6_n_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.326     9.362 r  d7/t1/FontRom/g0_b1_i_3/O
                         net (fo=7, routed)           0.880    10.242    d7/t1/FontRom/g0_b1_i_3_n_0
    SLICE_X43Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.366 r  d7/t1/FontRom/g0_b1/O
                         net (fo=3, routed)           0.466    10.832    d7/t1/FontRom/DI[0]
    SLICE_X43Y11         LUT2 (Prop_lut2_I0_O)        0.124    10.956 r  d7/t1/FontRom/fontAddress_carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    10.956    d7/t1/FontRom_n_13
    SLICE_X43Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.203 r  d7/t1/fontAddress_carry__0/O[0]
                         net (fo=1, routed)           0.845    12.047    d7/t1/FontRom/ADDRARDADDR[5]
    RAMB18_X1Y4          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.489    14.089    d7/t1/FontRom/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.269    
                         clock uncertainty           -0.269    14.000    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.741    13.259    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.259    
                         arrival time                         -12.047    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 2.418ns (34.854%)  route 4.520ns (65.146%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.096 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.566     5.087    d10/VGA_CONTROL/CLK
    SLICE_X51Y13         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  d10/VGA_CONTROL/h_cntr_reg_reg[5]/Q
                         net (fo=1006, routed)        1.682     7.226    d10/VGA_CONTROL/out[4]
    SLICE_X57Y3          LUT1 (Prop_lut1_I0_O)        0.124     7.350 r  d10/VGA_CONTROL/charPosition3_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     7.350    d7/t3/h_cntr_reg_reg[8][0]
    SLICE_X57Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.882 r  d7/t3/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.882    d7/t3/charPosition3_carry__0_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.110 r  d7/t3/charPosition3_carry__1/CO[2]
                         net (fo=10, routed)          1.007     9.117    d7/t3/FontRom/CO[0]
    SLICE_X59Y3          LUT6 (Prop_lut6_I3_O)        0.313     9.430 f  d7/t3/FontRom/fontAddress_carry__1_i_7__0/O
                         net (fo=1, routed)           0.791    10.221    d10/VGA_CONTROL/h_cntr_reg_reg[8]_23
    SLICE_X61Y3          LUT2 (Prop_lut2_I1_O)        0.150    10.371 r  d10/VGA_CONTROL/fontAddress_carry__1_i_2__3/O
                         net (fo=1, routed)           0.347    10.717    d7/t3/v_cntr_reg_reg[8][0]
    SLICE_X58Y4          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.615    11.332 r  d7/t3/fontAddress_carry__1/O[1]
                         net (fo=1, routed)           0.692    12.025    d7/t3/FontRom/ADDRARDADDR[9]
    RAMB18_X2Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.496    14.096    d7/t3/FontRom/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.276    
                         clock uncertainty           -0.269    14.007    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.262    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.262    
                         arrival time                         -12.025    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.347ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.819ns  (logic 2.382ns (34.930%)  route 4.437ns (65.070%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.091 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.566     5.087    d10/VGA_CONTROL/CLK
    SLICE_X51Y13         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/Q
                         net (fo=1003, routed)        1.460     7.003    d7/t2/out[1]
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.528 r  d7/t2/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.528    d7/t2/charPosition3_carry_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.862 f  d7/t2/charPosition3_carry__0/O[1]
                         net (fo=7, routed)           1.211     9.073    d7/t2/charPosition3_carry__0_n_6
    SLICE_X40Y8          LUT6 (Prop_lut6_I0_O)        0.303     9.376 r  d7/t2/fontAddress_carry__0_i_3__3/O
                         net (fo=3, routed)           0.811    10.187    d7/t2/fontAddress0[1]
    SLICE_X47Y9          LUT3 (Prop_lut3_I2_O)        0.124    10.311 r  d7/t2/fontAddress_carry__0_i_6__3/O
                         net (fo=1, routed)           0.000    10.311    d7/t2/fontAddress_carry__0_i_6__3_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.951 r  d7/t2/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           0.956    11.907    d7/t1/FontRom/ADDRBWRADDR[7]
    RAMB18_X1Y4          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.491    14.091    d7/t1/FontRom/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.180    14.271    
                         clock uncertainty           -0.269    14.002    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.748    13.254    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.254    
                         arrival time                         -11.907    
  -------------------------------------------------------------------
                         slack                                  1.347    

Slack (MET) :             1.353ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 2.477ns (36.339%)  route 4.339ns (63.661%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.091 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          1.566     5.087    d10/VGA_CONTROL/CLK
    SLICE_X51Y13         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/Q
                         net (fo=1003, routed)        1.460     7.003    d7/t2/out[1]
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.528 r  d7/t2/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.528    d7/t2/charPosition3_carry_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.862 f  d7/t2/charPosition3_carry__0/O[1]
                         net (fo=7, routed)           1.222     9.084    d7/t2/charPosition3_carry__0_n_6
    SLICE_X40Y9          LUT6 (Prop_lut6_I0_O)        0.303     9.387 r  d7/t2/fontAddress_carry__0_i_11__0/O
                         net (fo=3, routed)           0.969    10.357    d7/t2/fontRow_reg_3
    SLICE_X47Y9          LUT4 (Prop_lut4_I2_O)        0.124    10.481 r  d7/t2/fontAddress_carry__0_i_4__4/O
                         net (fo=1, routed)           0.000    10.481    d7/t2/fontAddress_carry__0_i_4__4_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.882 r  d7/t2/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.882    d7/t2/fontAddress_carry__0_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.216 r  d7/t2/fontAddress_carry__1/O[1]
                         net (fo=1, routed)           0.688    11.904    d7/t1/FontRom/ADDRBWRADDR[9]
    RAMB18_X1Y4          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.491    14.091    d7/t1/FontRom/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.180    14.271    
                         clock uncertainty           -0.269    14.002    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.745    13.257    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.257    
                         arrival time                         -11.904    
  -------------------------------------------------------------------
                         slack                                  1.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.252ns (25.619%)  route 0.732ns (74.381%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.566     1.449    d10/VGA_CONTROL/CLK
    SLICE_X57Y11         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  d10/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=89, routed)          0.485     2.076    d7/t3/v_cntr_reg_reg[11][2]
    SLICE_X58Y2          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.187 r  d7/t3/fontAddress_carry/O[2]
                         net (fo=1, routed)           0.246     2.433    d7/t3/FontRom/ADDRARDADDR[2]
    RAMB18_X2Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.879     2.007    d7/t3/FontRom/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.244     1.763    
                         clock uncertainty            0.269     2.032    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.120     2.152    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.285ns (28.005%)  route 0.733ns (71.995%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.566     1.449    d10/VGA_CONTROL/CLK
    SLICE_X57Y11         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  d10/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=89, routed)          0.485     2.076    d7/t3/v_cntr_reg_reg[11][2]
    SLICE_X58Y2          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.220 r  d7/t3/fontAddress_carry/O[3]
                         net (fo=1, routed)           0.247     2.467    d7/t3/FontRom/ADDRARDADDR[3]
    RAMB18_X2Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.879     2.007    d7/t3/FontRom/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.244     1.763    
                         clock uncertainty            0.269     2.032    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.118     2.150    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.186ns (18.374%)  route 0.826ns (81.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.564     1.447    d10/VGA_CONTROL/CLK
    SLICE_X55Y10         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=115, routed)         0.826     2.414    d10/VGA_CONTROL/VGA_Red_Grid5__0_0
    SLICE_X58Y1          LUT6 (Prop_lut6_I2_O)        0.045     2.459 r  d10/VGA_CONTROL/pixel_i_1__4/O
                         net (fo=1, routed)           0.000     2.459    d7/t3/h_cntr_reg_reg[1]_rep__0
    SLICE_X58Y1          FDRE                                         r  d7/t3/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.865     1.992    d7/t3/clk_out1
    SLICE_X58Y1          FDRE                                         r  d7/t3/pixel_reg/C
                         clock pessimism             -0.244     1.748    
                         clock uncertainty            0.269     2.017    
    SLICE_X58Y1          FDRE (Hold_fdre_C_D)         0.091     2.108    d7/t3/pixel_reg
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.279ns (26.250%)  route 0.784ns (73.750%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.564     1.447    d10/VGA_CONTROL/CLK
    SLICE_X54Y11         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  d10/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=78, routed)          0.537     2.149    d7/t3/v_cntr_reg_reg[11][0]
    SLICE_X58Y2          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.264 r  d7/t3/fontAddress_carry/O[0]
                         net (fo=1, routed)           0.246     2.510    d7/t3/FontRom/ADDRARDADDR[0]
    RAMB18_X2Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.879     2.007    d7/t3/FontRom/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.244     1.763    
                         clock uncertainty            0.269     2.032    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.121     2.153    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.394ns (34.996%)  route 0.732ns (65.004%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.566     1.449    d10/VGA_CONTROL/CLK
    SLICE_X57Y11         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  d10/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=89, routed)          0.485     2.076    d7/t3/v_cntr_reg_reg[11][2]
    SLICE_X58Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.236 r  d7/t3/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000     2.236    d7/t3/fontAddress_carry_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.275 r  d7/t3/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.275    d7/t3/fontAddress_carry__0_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.329 r  d7/t3/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.246     2.575    d7/t3/FontRom/ADDRARDADDR[8]
    RAMB18_X2Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.879     2.007    d7/t3/FontRom/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.244     1.763    
                         clock uncertainty            0.269     2.032    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.121     2.153    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.355ns (31.116%)  route 0.786ns (68.884%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.566     1.449    d10/VGA_CONTROL/CLK
    SLICE_X57Y11         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  d10/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=89, routed)          0.485     2.076    d7/t3/v_cntr_reg_reg[11][2]
    SLICE_X58Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.236 r  d7/t3/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000     2.236    d7/t3/fontAddress_carry_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.290 r  d7/t3/fontAddress_carry__0/O[0]
                         net (fo=1, routed)           0.300     2.590    d7/t3/FontRom/ADDRARDADDR[4]
    RAMB18_X2Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.879     2.007    d7/t3/FontRom/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.244     1.763    
                         clock uncertainty            0.269     2.032    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.121     2.153    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.315ns (27.138%)  route 0.846ns (72.862%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.564     1.447    d10/VGA_CONTROL/CLK
    SLICE_X54Y11         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  d10/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=78, routed)          0.537     2.149    d7/t3/v_cntr_reg_reg[11][0]
    SLICE_X58Y2          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     2.300 r  d7/t3/fontAddress_carry/O[1]
                         net (fo=1, routed)           0.308     2.608    d7/t3/FontRom/ADDRARDADDR[1]
    RAMB18_X2Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.879     2.007    d7/t3/FontRom/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.244     1.763    
                         clock uncertainty            0.269     2.032    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.121     2.153    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.366ns (31.576%)  route 0.793ns (68.424%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.566     1.449    d10/VGA_CONTROL/CLK
    SLICE_X57Y11         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  d10/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=89, routed)          0.485     2.076    d7/t3/v_cntr_reg_reg[11][2]
    SLICE_X58Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.236 r  d7/t3/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000     2.236    d7/t3/fontAddress_carry_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.301 r  d7/t3/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.308     2.608    d7/t3/FontRom/ADDRARDADDR[6]
    RAMB18_X2Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.879     2.007    d7/t3/FontRom/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.244     1.763    
                         clock uncertainty            0.269     2.032    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.120     2.152    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t2/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.231ns (21.010%)  route 0.868ns (78.990%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.564     1.447    d10/VGA_CONTROL/CLK
    SLICE_X55Y10         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=115, routed)         0.396     1.984    d10/VGA_CONTROL/VGA_Red_Grid5__0_0
    SLICE_X55Y9          LUT2 (Prop_lut2_I0_O)        0.045     2.029 f  d10/VGA_CONTROL/pixel_i_3__3/O
                         net (fo=1, routed)           0.472     2.502    d7/t1/FontRom/h_cntr_reg_reg[0]_rep
    SLICE_X45Y9          LUT6 (Prop_lut6_I1_O)        0.045     2.547 r  d7/t1/FontRom/pixel_i_1__3/O
                         net (fo=1, routed)           0.000     2.547    d7/t2/fontRow_reg_5
    SLICE_X45Y9          FDRE                                         r  d7/t2/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.833     1.960    d7/t2/clk_out1
    SLICE_X45Y9          FDRE                                         r  d7/t2/pixel_reg/C
                         clock pessimism             -0.244     1.716    
                         clock uncertainty            0.269     1.985    
    SLICE_X45Y9          FDRE (Hold_fdre_C_D)         0.091     2.076    d7/t2/pixel_reg
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.547    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.391ns (33.116%)  route 0.790ns (66.884%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=78, routed)          0.566     1.449    d10/VGA_CONTROL/CLK
    SLICE_X57Y11         FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  d10/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=89, routed)          0.485     2.076    d7/t3/v_cntr_reg_reg[11][2]
    SLICE_X58Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.236 r  d7/t3/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000     2.236    d7/t3/fontAddress_carry_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.326 r  d7/t3/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           0.304     2.630    d7/t3/FontRom/ADDRARDADDR[7]
    RAMB18_X2Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.879     2.007    d7/t3/FontRom/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.244     1.763    
                         clock uncertainty            0.269     2.032    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.118     2.150    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.480    





