                          CONFORMAL (R)
                   Version 21.20-p100 (23-Oct-2021) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2021. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 992 days old. You can download the latest version from http://downloads.cadence.com.

0
// Command: usage -auto -elapse
// Command: usage -auto -elapse
CPU time     : 0.57    seconds
Elapse time  : 15      seconds
Memory usage : 105.71  M bytes
0
// Command: set_mapping_method -sensitive
// Command: set_mapping_method -sensitive
0
// Command: set_verification_information rtl_fv_map_db
// Command: set_verification_information rtl_fv_map_db
// Verification information is set to /run/media/user1/c2s/sriram/singlePortRAM/08_singlePortRAM_Post_Synthesis_LEC/rtl_fv_map_db.
// Advanced reporting is enabled and the output is written to /run/media/user1/c2s/sriram/singlePortRAM/08_singlePortRAM_Post_Synthesis_LEC/rtl_fv_map_db
0
// Command: read_implementation_information fv/single_port_ram -revised fv_map
// Command: read_implementation_information fv/single_port_ram -revised fv_map
// Reading implementation information from fv/single_port_ram ...
================================================================================
          Information Category                         Count
--------------------------------------------------------------------------------
     Sequential instance phase                           136
       Sequential optimization                             0
        Sequential duplication                             0
         Boundary optimization                             0
            Synthesis equation                             0
    Combinational loop breaker                             0
                       Mapping                             0
================================================================================
// Note: Read implementation information successfully.
0
// Command: set_parallel_option -threads 1,4 -norelease_license
// Command: set_parallel_option -threads 1,4 -norelease_license
// Number of threads is set to 1,4.
0
// Command: set_compare_options -threads 1,4
// Command: set_compare_options -threads 1,4
Set computing threads of compare to 1,4.
0
// Command: set env(RC_VERSION)     "21.18-s082_1"
21.18-s082_1
// Command: set env(CDN_SYNTH_ROOT) "/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86"
/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86
// Command: set CDN_SYNTH_ROOT      "/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86"
/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86
// Command: set env(CW_DIR) "/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86/lib/chipware"
/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86/lib/chipware
// Command: set CW_DIR      "/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86/lib/chipware"
/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86/lib/chipware
// Command: set lec_version_required "21.20249"
21.20249
// Command: if { ($lec_version < $lec_version_required) &&
//              [file exists /run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86/lib/chipware/old_encrypt_sim]} {
//              set env(CW_DIR_SIM) "/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86/lib/chipware/old_encrypt_sim"
//              set CW_DIR_SIM      "/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86/lib/chipware/old_encrypt_sim"
//          } else {
//              set env(CW_DIR_SIM) "/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86/lib/chipware/sim"
//              set CW_DIR_SIM      "/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86/lib/chipware/sim"
//          }
/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86/lib/chipware/old_encrypt_sim
// Command: set_multiplier_implementation boothrca -both
// Command: set_multiplier_implementation boothrca -both
0
// Command: set_undefined_cell black_box -noascend -both
// Command: set_undefined_cell black_box -noascend -both
0
// Command: add_search_path /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ff -library -both
// Command: add_search_path /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ff -library -both
0
// Command: read_library -liberty -both \
//              /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib \
//              /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib \
//              /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib \
//              /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib
// Command: read_library -liberty -both /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib
// Parsing file /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib ...
// Parsing file /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib ...
// Parsing file /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib ...
// Parsing file /run/media/user1/c2s/cadence/install/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib ...
// Note: (FIL1.8) File read in multiple times (occurrence:2)
// Warning: (RTL9.16) Duplicated operating_condition, the second one is ignored (occurrence:2)
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:4)
// Warning: (RTL9.25) Liberty cell function has been overwritten due to multiple declarations (occurrence:6)
// Note: (RTL9.26) Liberty pin with internal_node use default input_map (occurrence:20)
// Warning: (RTL14) Signal has input but it has no output (occurrence:8)
// Note: (UDP1.1) Swapped set and reset of DFF/DLAT (occurrence:6)
// Note: (UDP3) Merged redundant user-defined DFF/DLAT primitive(s) (occurrence:6)
// Warning: (IGN3.2) Duplicate modules/entities are detected. Subsequent modules/entities are ignored (occurrence:627)
// Note: Read Liberty library successfully
0
CPU time     : 1.14    seconds
Elapse time  : 20      seconds
Memory usage : 134.44  M bytes
// Command: set_undriven_signal 0 -golden
// Command: set_undriven_signal 0 -golden
0
// Command: set lec_version_required "16.20100"
16.20100
// Command: if {$lec_version >= $lec_version_required} {
//              set_naming_style genus -golden
//          } else {
//              set_naming_style rc -golden
//          }
// Command: set_naming_style genus -golden
0
// Command: set_naming_rule "%s\[%d\]" -instance_array -golden
// Command: set_naming_rule %s[%d] -instance_array -golden
0
// Command: set_naming_rule "%s_reg" -register -golden
// Command: set_naming_rule %s_reg -register -golden
0
// Command: set_naming_rule "%L.%s" "%L\[%d\].%s" "%s" -instance -golden
// Command: set_naming_rule %L.%s %L[%d].%s %s -instance -golden
0
// Command: set_naming_rule "%L.%s" "%L\[%d\].%s" "%s" -variable -golden
// Command: set_naming_rule %L.%s %L[%d].%s %s -variable -golden
0
// Command: set lec_version_required "17.10200"
17.10200
// Command: if {$lec_version >= $lec_version_required} {
//              set_naming_rule -ungroup_separator {_} -golden
//          }
// Command: set_naming_rule -ungroup_separator _ -golden
0
// Command: set lec_version_required "17.20301"
17.20301
// Command: if {$lec_version >= $lec_version_required} {
//              set_hdl_options -const_port_extend
//          }
// Command: set_hdl_options -const_port_extend
0
// Command: set_hdl_options -unsigned_conversion_overflow on
// Command: set_hdl_options -unsigned_conversion_overflow on
0
// Command: set_hdl_option -v_to_vd on
// Command: set_hdl_options -v_to_vd on
// Note: '-v' to '-vd' option is 'ON'
0
// Command: set lec_version_required "20.20226"
20.20226
// Command: if {$lec_version >= $lec_version_required} {
//              set_hdl_options -VERILOG_INCLUDE_DIR "sep:src"
//          } else {
//              set_hdl_options -VERILOG_INCLUDE_DIR "sep:src:cwd"
//          }
// Command: set_hdl_options -VERILOG_INCLUDE_DIR sep:src
0
// Command: delete_search_path -all -design -golden
// Command: delete_search_path -all -design -golden
0
// Command: add_search_path . ./RTL_source -design -golden
// Command: add_search_path . ./RTL_source -design -golden
0
// Command: read_design  -define SYNTHESIS  -merge bbox -golden -lastmod -noelab  -verilog2k RTL_source/single_port_ram.v RTL_source/ram_mod.v
// Command: read_design -define SYNTHESIS -merge bbox -golden -lastmod -noelab -verilog2k RTL_source/single_port_ram.v RTL_source/ram_mod.v
// Parsing file RTL_source/single_port_ram.v ...
// Parsing file RTL_source/ram_mod.v ...
0
// Command: elaborate_design -golden -root {single_port_ram} -rootonly -rootonly  
// Command: elaborate_design -golden -root single_port_ram -rootonly -rootonly
// Golden root module is set to 'single_port_ram'
// Warning: (RTL1.6) Blocking assignment is in sequential always block (occurrence:1)
// Note: (VLG9.2) The `define macro is used (occurrence:1)
// Warning: (HRC3.15) Parameter positional association occurs in an instantiation (occurrence:1)
// Warning: (HRC3.16) A wire is declared, but not used in the module (occurrence:1)
0
// Command: read_design -verilog95   -revised -lastmod -noelab fv/single_port_ram/fv_map.v.gz
// Command: read_design -verilog95 -revised -lastmod -noelab fv/single_port_ram/fv_map.v.gz
// Parsing file fv/single_port_ram/fv_map.v.gz ...
0
// Command: elaborate_design -revised -root {single_port_ram}
// Command: elaborate_design -revised -root single_port_ram
// Revised root module is set to 'single_port_ram'
0
// Command: uniquify -all -nolib -golden
// Command: uniquify -all -nolib -golden
Uniquified 0 module(s)
0
// Command: report_design_data
// Command: report_design_data
============================================
Summary           Golden         Revised
============================================
Design-modules         2               2
Library-cells         50             444
============================================
Primitives      Golden              Revised
============================================
INPUT                7                    7
INOUT                8                    8
--------------------------------------------
AND        *       138                  400
BUF        *        16                   24
BUFIF1               8                    8
DFF                136                  136
INV        *        12                  151
MUX        *       264                    0
NAND       *         0                   29
NOR        *         8                   90
OR         *         8                  145
------ word-level --------------------------
WMUX       *        33                    0
WSEL       *         1                    0
--------------------------------------------
Total              590                  983

0
// Command: report_black_box
// Command: report_black_box
0
// Command: set_flatten_model -seq_constant
// Command: set_flatten_model -seq_constant
0
// Command: set_flatten_model -seq_constant_x_to 0
// Command: set_flatten_model -seq_constant_x_to 0
0
// Command: set_flatten_model -nodff_to_dlat_zero
// Command: set_flatten_model -nodff_to_dlat_zero
0
// Command: set_flatten_model -nodff_to_dlat_feedback
// Command: set_flatten_model -nodff_to_dlat_feedback
0
// Command: set_flatten_model -hier_seq_merge
// Command: set_flatten_model -hier_seq_merge
0
// Command: set_flatten_model -balanced_modeling
// Command: set_flatten_model -balanced_modeling
0
// Command: set lec_version_required "20.10100"
20.10100
// Command: if {$lec_version >= $lec_version_required} {
//              check_verification_information
//          }
// Command: check_verification_information
Checking Sequential constant...
Checking Sequential merge...
Checking Synthesis equation...
================================================================================
Implementation Information Check Summary: 
--------------------------------------------------------------------------------
Total Sequential Constants:     0
  Name Collision:               0
  Name Ambiguous:               0
  Name not Found:               0
--------------------------------------------------------------------------------
Total Sequential Merges:        0
  Name Collision:               0
  Name Ambiguous:               0
  Name not Found:               0
  Merge Target:
    Name Ambiguous:             0
    Name not Found:             0
--------------------------------------------------------------------------------
Total Synthesis Equations:      0
  Module not Found:             0
  Equation Conflict:            0
  Equation Syntax Error:        0
No Equation Modules:            0
================================================================================
0
// Command: set_analyze_option -auto -report_map
// Command: set_analyze_option -auto -report_map
0
// Command: write_hier_compare_dofile hier_tmp2.lec.do -verbose -noexact_pin_match -constraint -usage \
//          -replace -balanced_extraction -input_output_pin_equivalence \
//          -prepend_string "report_design_data; report_unmapped_points -summary; report_unmapped_points -notmapped; analyze_datapath -module -verbose; eval analyze_datapath $DATAPATH_SOLVER_OPTION -verbose"
// Command: write_hier_compare_dofile hier_tmp2.lec.do -verbose -noexact_pin_match -constraint -usage -replace -balanced_extraction -input_output_pin_equivalence -prepend_string {report_design_data; report_unmapped_points -summary; report_unmapped_points -notmapped; analyze_datapath -module -verbose; eval analyze_datapath -flowgraph -verbose}
// The following settings are used for hierarchical dofile generation:
// Modeling Options:
    Auto setup disabled
    GATED_Clock modeling enabled
// Mapping Method:
    Name Only
--------------------------------------------------------------------------------
// Flattening Golden and Revised designs ...
--------------------------------------------------------------------------------
// Processing Golden ...
// Modeling Golden ...
// (F1) Created 8 wire resolution gate(s) due to multiple-driven net(s)
// Processing Revised ...
// Modeling Revised ...
// (F1) Created 8 wire resolution gate(s) due to multiple-driven net(s)
// Balanced modeling mapped 272 out of 272 DFF/DLATs
// (F39) Added 8 output Z gates
// (F39) Added 8 output Z gates
// Warning: Automatic key point mapping is skipped
// Command: MAP KEy Points
// Mapping key points ...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF    Z         Total   
--------------------------------------------------------------------------------
Golden            23     8      136    16        183     
--------------------------------------------------------------------------------
Revised           23     8      136    16        183     
================================================================================
CPU time     : 1.66    seconds
Elapse time  : 40      seconds
Memory usage : 170.77  M bytes
--------------------------------------------------------------------------------
// Starting hierarchical dofile generation ...
--------------------------------------------------------------------------------
// Total Matching Module Instance Pairs =  2
// Module Instantiation Ratio in Golden = 1.00
// Module Instantiation Ratio in Revised = 1.00
// Gathering Instance Boundary Information ...
// Extracting Constraints in Golden ...
// Extracting Constraints in Revised ...
// Extracting logic-cone properties of pins ...
// Balancing Constraints ...
// Checking constraints with verification information ...
Module: ram_mod_ADDRWIDTH4_DATAWIDTH8_SIZE16
    Instance ram_1
// Resolving Constraints ...
// Writing hierarchical dofile ...
2 module pairs are written for hierarchical comparison
0
// Command: run_hier_compare hier_tmp2.lec.do -dynamic_hierarchy
// Command: run_hier_compare hier_tmp2.lec.do -dynamic_hierarchy
// Running Module ram_mod_ADDRWIDTH4_DATAWIDTH8_SIZE16 and ram_mod_ADDRWIDTH4_DATAWIDTH8_SIZE16
// Command: set_root_module ram_mod_ADDRWIDTH4_DATAWIDTH8_SIZE16 -Golden
0
// Command: set_root_module ram_mod_ADDRWIDTH4_DATAWIDTH8_SIZE16 -Revised
0
// Command: set_module_property -instance /ram_1 -Golden
0
// Command: set_module_property -instance /ram_1 -Revised
0
// Command: report_black_box -NOHidden
0
// Command: set_system_mode lec
// Processing Golden ...
// Modeling Golden ...
// Processing Revised ...
// Modeling Revised ...
// Balanced modeling mapped 272 out of 272 DFF/DLATs
// Mapping key points ...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF       Total   
--------------------------------------------------------------------------------
Golden            15     8      136       159     
--------------------------------------------------------------------------------
Revised           15     8      136       159     
================================================================================
// Running automatic setup...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF       Total   
--------------------------------------------------------------------------------
Golden            15     8      136       159     
--------------------------------------------------------------------------------
Revised           15     8      136       159     
================================================================================
// Automatic setup finished.
0
// Command: report_design_data
============================================
Summary           Golden         Revised
============================================
Design-modules         1               1
Library-cells         34             420
============================================
Primitives      Golden              Revised
============================================
INPUT               15                   15
OUTPUT               8                    8
--------------------------------------------
AND        *       138                  400
DFF                136                  136
INV        *         4                  143
MUX        *       264                    0
NAND       *         0                   29
NOR        *         8                   90
OR         *         8                  145
------ word-level --------------------------
WMUX       *        33                    0
WSEL       *         1                    0
--------------------------------------------
Total              558                  943

// Command: report_unmapped_points -summary
There is no unmapped point
// Command: report_unmapped_points -notmapped
There is no unmapped point
// Command: analyze_datapath -module -verbose
// Note: Multithreaded module datapath analysis (MDP) is enabled
// Warning: No eligible datapath module in the design. Skip ...
// Command: analyze_datapath -flowgraph -verbose
0
// Command: add_compared_points -all
// 144 compared points added to compare list
0
// Command: compare -noneq_stop 1  -threads 1,4
// Compare will stop on the 1st non-equivalent point
================================================================================
Compared points      PO     DFF       Total   
--------------------------------------------------------------------------------
Equivalent           8      136       144     
================================================================================
CPU time     : 2.42    seconds
Elapse time  : 49      seconds
Memory usage : 181.91  M bytes
// Command: analyze abort -compare
There is no abort/specified point to be analyzed.
// Command: save_hier_compare_result
0
// Command: set_system_mode setup
0
// Command: add_black_box ram_mod_ADDRWIDTH4_DATAWIDTH8_SIZE16 -module -hier -Golden
0
// Command: add_black_box ram_mod_ADDRWIDTH4_DATAWIDTH8_SIZE16 -module -hier -Revised
0
// Command: usage
CPU time     : 2.46    seconds
Memory usage : 189.70  M bytes
0
Processed 1 out of 2 module pairs	EQ: 1	NEQ: 0	ABORT: 0
// Running Module single_port_ram and single_port_ram
// Command: set_root_module single_port_ram -Golden
// Warning: Total black box modules referenced in Golden = 1
0
// Command: set_root_module single_port_ram -Revised
// Warning: Total black box modules referenced in Revised = 1
0
// Command: set_module_property -instance / -Golden
0
// Command: set_module_property -instance / -Revised
0
// Command: report_black_box -NOHidden
HIER: (G R) ram_mod_ADDRWIDTH4_DATAWIDTH8_SIZE16
0
// Command: set_system_mode lec
// Processing Golden ...
// Modeling Golden ...
// (F1) Created 8 wire resolution gate(s) due to multiple-driven net(s)
// Processing Revised ...
// Modeling Revised ...
// (F1) Created 8 wire resolution gate(s) due to multiple-driven net(s)
// (F39) Added 8 output Z gates
// (F39) Added 8 output Z gates
// Mapping key points ...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     Z      BBOX      Total   
--------------------------------------------------------------------------------
Golden            23     8      16     1         48      
--------------------------------------------------------------------------------
Revised           23     8      16     1         48      
================================================================================
// Running automatic setup...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     Z      BBOX      Total   
--------------------------------------------------------------------------------
Golden            23     8      16     1         48      
--------------------------------------------------------------------------------
Revised           23     8      16     1         48      
================================================================================
// Automatic setup finished.
0
// Command: report_design_data
============================================
Summary           Golden         Revised
============================================
Design-modules         2               2
Library-cells         16              24
============================================
Primitives      Golden              Revised
============================================
INPUT                7                    7
INOUT                8                    8
--------------------------------------------
BUF        *        16                   24
BUFIF1               8                    8
INV                  8                    8
------ word-level --------------------------
BBOX                 1                    1
--------------------------------------------
Total               33                   41

// Command: report_unmapped_points -summary
There is no unmapped point
// Command: report_unmapped_points -notmapped
There is no unmapped point
// Command: analyze_datapath -module -verbose
// Note: Multithreaded module datapath analysis (MDP) is enabled
// Warning: No eligible datapath module in the design. Skip ...
// Command: analyze_datapath -flowgraph -verbose
0
// Command: add_compared_points -all
// 9 compared points added to compare list
0
// Command: compare -noneq_stop 1  -threads 1,4
// Compare will stop on the 1st non-equivalent point
================================================================================
Compared points      PO     BBOX      Total   
--------------------------------------------------------------------------------
Equivalent           8      1         9       
================================================================================
// Command: analyze abort -compare
There is no abort/specified point to be analyzed.
// Command: save_hier_compare_result
0
// Command: set_system_mode setup
0
// Command: usage
CPU time     : 2.60    seconds
Memory usage : 192.99  M bytes
0
Processed 2 out of 2 module pairs	EQ: 2	NEQ: 0	ABORT: 0

================================================================================
Module Comparison Results
--------------------------------------------------------------------------------
Equivalent                     2
--------------------------------------------------------------------------------
Total                          2
--------------------------------------------------------------------------------
Hierarchical compare : Equivalent 
================================================================================
0
// Command: report_hier_compare_result -dynamicflattened
// Command: report_hier_compare_result -dynamicflattened
0
// Command: report_verification -hier -verbose
// Command: report_verification -hier -verbose
================================================================================
                            Verification Report
--------------------------------------------------------------------------------
Category                                                                  Count
--------------------------------------------------------------------------------
1. Non-standard modeling options used:                                      1
     Tri-stated output:                                        checked
     Revised X signals set to E:                               yes
     Floating signals tied to Z:                               no *
     Command "add clock" for clock-gating:                     not used
--------------------------------------------------------------------------------
2. Incomplete verification:                                                 0
     All primary outputs are mapped:                           yes
     Not-mapped DFF/DLAT is detected:                          no
     All mapped points are added as compare points:            yes
     All compared points are compared:                         yes
     User added black box:                                     no
     Black box mapped with different module name:              no
     Empty module is not black boxed:                          no
     Command "add ignore outputs" used:                        no
     Always false constraints detected:                        no
     Verified pin-equivalent outputs are unmapped:             no
--------------------------------------------------------------------------------
3. User modification to design:                                             0
     Change gate type:                                         no
     Change wire:                                              no
     Primary input added by user:                              no
--------------------------------------------------------------------------------
4. Conformal Constraint Designer clock domain crossing checks recommended:  0
     Multiple clocks in the design:                            no
--------------------------------------------------------------------------------
5. Design ambiguity:                                                        1
     Duplicate module definition:                              yes *
     Black box due to undefined cells:                         no
     Golden design has abnormal ratio of unreachable gates:    no
     Ratio of golden unreachable gates:                        0%
     Revised design has abnormal ratio of unreachable gates:   no
     Ratio of revised unreachable gates:                       0%
     All primary input bus ordering is consistent:             yes
     All primary output bus ordering is consistent:            yes
     DFF/DLAT not compared due to disabled clock port(s):        0
     Always X compared point is detected:                      not checked
--------------------------------------------------------------------------------
6. Compare Results:                                                        PASS
     Total Equivalent modules  = 2
================================================================================
pass
// Command: set_system_mode lec
// Command: set_system_mode lec
0
// Command: write_compared_points noneq.compared_points.single_port_ram.rtl.fv_map.tcl -class noneq -tclmode -replace
// Command: write_compared_points noneq.compared_points.single_port_ram.rtl.fv_map.tcl -class noneq -tclmode -replace
0
// Command: set lec_version_required "21.10100"
21.10100
// Command: if {$lec_version >= $lec_version_required} {
//              analyze_nonequivalent -source_diagnosis
//              report_nonequivalent_analysis > noneq.source_diag.single_port_ram.rtl.fv_map.rpt
//          }
// Command: analyze_nonequivalent -source_diagnosis
// Warning: Non-equivalent points do not exist.
// Command: report_nonequivalent_analysis > noneq.source_diag.single_port_ram.rtl.fv_map.rpt
0
// Command: report_test_vector -noneq > noneq.test_vector.single_port_ram.rtl.fv_map.rpt
// Command: report_test_vector -noneq > noneq.test_vector.single_port_ram.rtl.fv_map.rpt
0
// Command: set_system_mode setup
// Command: set_system_mode setup
0
// Command: write_verification_information
// Command: write_verification_information
// Verification information is written to rtl_fv_map_db.
0
// Command: report_verification_information
// Command: report_verification_information
// Generating reports on verification information at /run/media/user1/c2s/sriram/singlePortRAM/08_singlePortRAM_Post_Synthesis_LEC/rtl_fv_map_db...
LEC run scores:
================================================================================
Step                Score     Range          
--------------------------------------------------------------------------------
result_status       10        10             
runtime             10        10             
mapping             10        10             
sequential_constant 5         10             
sequential_merge    5         10             
sequential_phase    10        10             
datapath_analysis   5         10             
combinational_loop  5         10             
mismatch_detection  5         10             
overall             65        90             
================================================================================
LEC results versus attributes:
================================================================================
Attribute           Total     Inconsistency  Combined Table                
--------------------------------------------------------------------------------
sequential_constant 0         0                                            
sequential_merge    0         0                                            
sequential_phase    136       0              sequential_phase.json         
================================================================================
The tables can be viewed directly using web interface.
// Done with reporting verification information.
0
// Command: set lec_version_required "18.20330"
18.20330
// Command: if {$lec_version >= $lec_version_required} {
//              report_implementation_information
//          }
// Command: report_implementation_information
// Reporting implementation information...
// Information summary:
================================================================================
        Information Category     Total      Used    Unused  Rejected     Abort
--------------------------------------------------------------------------------
   Sequential instance phase       136       136         0         0         0
               Phase mapping         0         0         0         0         0
         Sequential constant         0         0         0         0         0
            Sequential merge         0         0         0         0         0
      Sequential unreachable         0         0         0         0         0
      Sequential duplication         0         0         0         0         0
       Boundary optimization         0         0         0         0         0
          Synthesis equation         0         0         0         0         0
  Combinational loop breaker         0         0         0         0         0
================================================================================
0
// Command: set_system_mode lec
// Command: set_system_mode lec
0
// Command: puts "No of compare points = [get_compare_points -count]"
// Command: get_compare_points -count
No of compare points = 9
// Command: puts "No of diff points    = [get_compare_points -NONequivalent -count]"
// Command: get_compare_points -NONequivalent -count
No of diff points    = 0
// Command: puts "No of abort points   = [get_compare_points -abort -count]"
// Command: get_compare_points -abort -count
No of abort points   = 0
// Command: puts "No of unknown points = [get_compare_points -unknown -count]"
// Command: get_compare_points -unknown -count
No of unknown points = 0
// Command: if {[get_compare_points -count] == 0} {
//              puts "---------------------------------"
//              puts "ERROR: No compare points detected"
//              puts "---------------------------------"
//          }
// Command: get_compare_points -count
// Command: if {[get_compare_points -NONequivalent -count] > 0} {
//              puts "------------------------------------"
//              puts "ERROR: Different Key Points detected"
//              puts "------------------------------------"
//          }
// Command: get_compare_points -NONequivalent -count
// Command: if {[get_compare_points -abort -count] > 0} {
//              puts "-----------------------------"
//              puts "ERROR: Abort Points detected "
//              puts "-----------------------------"
//          }
// Command: get_compare_points -abort -count
// Command: if {[get_compare_points -unknown -count] > 0} {
//              puts "----------------------------------"
//              puts "ERROR: Unknown Key Points detected"
//              puts "----------------------------------"
//          }
// Command: get_compare_points -unknown -count
// Command: set lec_version_required "19.10100"
19.10100
// Command: if {$lec_version >= $lec_version_required} {
//              analyze_results -logfiles $logfile
//          }
// Command: analyze_results -logfiles output_files/rtl2intermediate.lec.log
// Analyzing logfile 'output_files/rtl2intermediate.lec.log'
// Error: File 'output_files/rtl2intermediate.lec.log' does not exist
// Resource usages of analysis: Cpu=0.07s Mem=133MB
0
// Command: vpxmode
// Command: vpxmode
