/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.10
Build    : 0.8.40
Hash     : e73d896
Date     : Oct 12 2023
Type     : Engineering
Log Time   : Thu Oct 12 11:49:59 2023 GMT

[ 16:49:59 ] Analysis has started
[ 16:49:59 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2023_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/blif_fifo_tb/Compiler_Validation/RTL_testcases/DSP_Designs/accumulator/Jira_Testcase/EDA-2146/accumulator/run_1/synth_1_1/analysis/accumulator_analyzer.cmd
[ 16:49:59 ] Duration: 128 ms. Max utilization: 44 MB
[ 16:49:59 ] Synthesize has started
[ 16:49:59 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2023_09_15_01/bin/yosys -s accumulator.ys -l accumulator_synth.log
[ 16:50:08 ] Duration: 8796 ms. Max utilization: 68 MB
[ 16:50:08 ] Packing has started
[ 16:50:08 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2023_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/blif_fifo_tb/Compiler_Validation/RTL_testcases/DSP_Designs/accumulator/Jira_Testcase/EDA-2146/accumulator/run_1/synth_1_1/synthesis/accumulator_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/blif_fifo_tb/Compiler_Validation/RTL_testcases/DSP_Designs/accumulator/Jira_Testcase/EDA-2146/accumulator/run_1/synth_1_1/impl_1_1/packing/accumulator_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report accumulator_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top accumulator --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/blif_fifo_tb/Compiler_Validation/RTL_testcases/DSP_Designs/accumulator/Jira_Testcase/EDA-2146/accumulator/run_1/synth_1_1/impl_1_1/packing/accumulator_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/blif_fifo_tb/Compiler_Validation/RTL_testcases/DSP_Designs/accumulator/Jira_Testcase/EDA-2146/accumulator/run_1/synth_1_1/impl_1_1/placement/accumulator_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/blif_fifo_tb/Compiler_Validation/RTL_testcases/DSP_Designs/accumulator/Jira_Testcase/EDA-2146/accumulator/run_1/synth_1_1/impl_1_1/routing/accumulator_post_synth.route --pack
[ 16:50:24 ] Duration: 15448 ms. Max utilization: 2034 MB
[ 16:50:24 ] Placement has started
[ 16:50:24 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2023_09_15_01/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2023_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Gemini_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/abdul_hameed/blif_fifo_tb/Compiler_Validation/RTL_testcases/DSP_Designs/accumulator/Jira_Testcase/EDA-2146/accumulator/run_1/synth_1_1/synthesis/accumulator_post_synth.eblif --output accumulator_pin_loc.place --assign_unconstrained_pins in_define_order
[ 16:50:24 ] Duration: 199 ms. Max utilization: 73 MB
[ 16:50:24 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2023_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/blif_fifo_tb/Compiler_Validation/RTL_testcases/DSP_Designs/accumulator/Jira_Testcase/EDA-2146/accumulator/run_1/synth_1_1/synthesis/accumulator_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/blif_fifo_tb/Compiler_Validation/RTL_testcases/DSP_Designs/accumulator/Jira_Testcase/EDA-2146/accumulator/run_1/synth_1_1/impl_1_1/packing/accumulator_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report accumulator_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top accumulator --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/blif_fifo_tb/Compiler_Validation/RTL_testcases/DSP_Designs/accumulator/Jira_Testcase/EDA-2146/accumulator/run_1/synth_1_1/impl_1_1/packing/accumulator_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/blif_fifo_tb/Compiler_Validation/RTL_testcases/DSP_Designs/accumulator/Jira_Testcase/EDA-2146/accumulator/run_1/synth_1_1/impl_1_1/placement/accumulator_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/blif_fifo_tb/Compiler_Validation/RTL_testcases/DSP_Designs/accumulator/Jira_Testcase/EDA-2146/accumulator/run_1/synth_1_1/impl_1_1/routing/accumulator_post_synth.route --place --fix_clusters accumulator_pin_loc.place
[ 16:51:43 ] Duration: 78777 ms. Max utilization: 3325 MB
[ 16:51:43 ] Route has started
[ 16:51:43 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2023_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/blif_fifo_tb/Compiler_Validation/RTL_testcases/DSP_Designs/accumulator/Jira_Testcase/EDA-2146/accumulator/run_1/synth_1_1/synthesis/accumulator_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/blif_fifo_tb/Compiler_Validation/RTL_testcases/DSP_Designs/accumulator/Jira_Testcase/EDA-2146/accumulator/run_1/synth_1_1/impl_1_1/packing/accumulator_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report accumulator_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top accumulator --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/blif_fifo_tb/Compiler_Validation/RTL_testcases/DSP_Designs/accumulator/Jira_Testcase/EDA-2146/accumulator/run_1/synth_1_1/impl_1_1/packing/accumulator_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/blif_fifo_tb/Compiler_Validation/RTL_testcases/DSP_Designs/accumulator/Jira_Testcase/EDA-2146/accumulator/run_1/synth_1_1/impl_1_1/placement/accumulator_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/blif_fifo_tb/Compiler_Validation/RTL_testcases/DSP_Designs/accumulator/Jira_Testcase/EDA-2146/accumulator/run_1/synth_1_1/impl_1_1/routing/accumulator_post_synth.route --route
[ 16:52:27 ] Duration: 44619 ms. Max utilization: 3316 MB
[ 16:52:27 ] TimingAnalysis has started
[ 16:52:27 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2023_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/blif_fifo_tb/Compiler_Validation/RTL_testcases/DSP_Designs/accumulator/Jira_Testcase/EDA-2146/accumulator/run_1/synth_1_1/synthesis/accumulator_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/blif_fifo_tb/Compiler_Validation/RTL_testcases/DSP_Designs/accumulator/Jira_Testcase/EDA-2146/accumulator/run_1/synth_1_1/impl_1_1/packing/accumulator_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report accumulator_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top accumulator --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/blif_fifo_tb/Compiler_Validation/RTL_testcases/DSP_Designs/accumulator/Jira_Testcase/EDA-2146/accumulator/run_1/synth_1_1/impl_1_1/packing/accumulator_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/blif_fifo_tb/Compiler_Validation/RTL_testcases/DSP_Designs/accumulator/Jira_Testcase/EDA-2146/accumulator/run_1/synth_1_1/impl_1_1/placement/accumulator_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/blif_fifo_tb/Compiler_Validation/RTL_testcases/DSP_Designs/accumulator/Jira_Testcase/EDA-2146/accumulator/run_1/synth_1_1/impl_1_1/routing/accumulator_post_synth.route --analysis
[ 16:52:42 ] Duration: 14681 ms. Max utilization: 3315 MB
[ 16:52:42 ] PowerAnalysis has started
[ 16:52:42 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2023_09_15_01/bin/tclsh8.6 /nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2023_09_15_01/bin/get_power_data.tcl --netlist=/nfs_scratch/scratch/CompilerValidation/abdul_hameed/blif_fifo_tb/Compiler_Validation/RTL_testcases/DSP_Designs/accumulator/Jira_Testcase/EDA-2146/accumulator/run_1/synth_1_1/synthesis/accumulator_post_synth.v 
[ 16:52:42 ] Duration: 87 ms. Max utilization: 130 MB
[ 16:52:42 ] GenerateBitstream has started
[ 16:52:42 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_12_2023_09_15_01/bin/openfpga -batch -f accumulator.openfpga
[ 16:54:50 ] Duration: 128163 ms. Max utilization: 3480 MB
