#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Sep  1 15:31:36 2023
# Process ID: 27232
# Current directory: C:/Jeonghyun/GIT/Vivado_prj_manager/TCL_main
# Command line: vivado.exe -mode batch -source C:\Jeonghyun\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_00\RFSoC_Main_test\RFSoC_Main_test.tcl
# Log file: C:/Jeonghyun/GIT/Vivado_prj_manager/TCL_main/vivado.log
# Journal file: C:/Jeonghyun/GIT/Vivado_prj_manager/TCL_main\vivado.jou
#-----------------------------------------------------------
source {C:\Jeonghyun\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_00\RFSoC_Main_test\RFSoC_Main_test.tcl}
update_compile_order -fileset sources_1
make_wrapper -files [get_files C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/RFSoC_Main_test/RFSoC_Main_test/RFSoC_Main_test.srcs/sources_1/bd/RFSoC_Main_test_blk/RFSoC_Main_test_blk.bd] -top
add_files -norecurse c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/RFSoC_Main_test/RFSoC_Main_test/RFSoC_Main_test.gen/sources_1/bd/RFSoC_Main_test_blk/hdl/RFSoC_Main_test_blk_wrapper.v
update_compile_order -fileset sources_1
set_property -name {xsim.simulate.runtime} -value {1ms} -objects [get_filesets sim_1]
generate_target Simulation [get_files C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/RFSoC_Main_test/RFSoC_Main_test/RFSoC_Main_test.srcs/sources_1/bd/RFSoC_Main_test_blk/RFSoC_Main_test_blk.bd]
export_ip_user_files -of_objects [get_files C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/RFSoC_Main_test/RFSoC_Main_test/RFSoC_Main_test.srcs/sources_1/bd/RFSoC_Main_test_blk/RFSoC_Main_test_blk.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/RFSoC_Main_test/RFSoC_Main_test/RFSoC_Main_test.srcs/sources_1/bd/RFSoC_Main_test_blk/RFSoC_Main_test_blk.bd] -directory C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/RFSoC_Main_test/RFSoC_Main_test/RFSoC_Main_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/RFSoC_Main_test/RFSoC_Main_test/RFSoC_Main_test.ip_user_files -ipstatic_source_dir C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/RFSoC_Main_test/RFSoC_Main_test/RFSoC_Main_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/RFSoC_Main_test/RFSoC_Main_test/RFSoC_Main_test.cache/compile_simlib/modelsim} {questa=C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/RFSoC_Main_test/RFSoC_Main_test/RFSoC_Main_test.cache/compile_simlib/questa} {riviera=C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/RFSoC_Main_test/RFSoC_Main_test/RFSoC_Main_test.cache/compile_simlib/riviera} {activehdl=C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/RFSoC_Main_test/RFSoC_Main_test/RFSoC_Main_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
