{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1546250603867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546250603867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 31 18:03:23 2018 " "Processing started: Mon Dec 31 18:03:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546250603867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1546250603867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off img_process -c img_process " "Command: quartus_map --read_settings_files=on --write_settings_files=off img_process -c img_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1546250603867 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1546250604367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546250604430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546250604430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_frequency_transfer " "Found entity 1: clock_frequency_transfer" {  } { { "clock.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546250604430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546250604430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_display.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_display " "Found entity 1: vga_display" {  } { { "vga_display.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/vga_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546250604445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546250604445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_process.v 1 1 " "Found 1 design units, including 1 entities, in source file img_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_process " "Found entity 1: img_process" {  } { { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546250604445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546250604445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546250604445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546250604445 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_25M img_process.v(21) " "Verilog HDL Implicit Net warning at img_process.v(21): created implicit net for \"clk_25M\"" {  } { { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250604445 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "img_process " "Elaborating entity \"img_process\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1546250604508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_frequency_transfer clock_frequency_transfer:clk_trans " "Elaborating entity \"clock_frequency_transfer\" for hierarchy \"clock_frequency_transfer:clk_trans\"" {  } { { "img_process.v" "clk_trans" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546250604539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_display vga_display:screen " "Elaborating entity \"vga_display\" for hierarchy \"vga_display:screen\"" {  } { { "img_process.v" "screen" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546250604539 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_display.v(40) " "Verilog HDL assignment warning at vga_display.v(40): truncated value with size 32 to match size of target (10)" {  } { { "vga_display.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/vga_display.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546250604539 "|img_process|vga_display:screen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_display.v(44) " "Verilog HDL assignment warning at vga_display.v(44): truncated value with size 32 to match size of target (10)" {  } { { "vga_display.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/vga_display.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1546250604539 "|img_process|vga_display:screen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:img_rom " "Elaborating entity \"rom\" for hierarchy \"rom:img_rom\"" {  } { { "img_process.v" "img_rom" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546250604539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:img_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:img_rom\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546250604592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:img_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:img_rom\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250604594 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:img_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:img_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546250604594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546250604594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546250604594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../img.mif " "Parameter \"init_file\" = \"../img.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546250604594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546250604594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546250604594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546250604594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546250604594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546250604594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546250604594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546250604594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546250604594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 72 " "Parameter \"width_a\" = \"72\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546250604594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546250604594 ""}  } { { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1546250604594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ff1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ff1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ff1 " "Found entity 1: altsyncram_4ff1" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546250604764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546250604764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ff1 rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated " "Elaborating entity \"altsyncram_4ff1\" for hierarchy \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546250604779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546250604857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546250604857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_4ff1.tdf" "rden_decode" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546250604857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ehb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ehb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ehb " "Found entity 1: mux_ehb" {  } { { "db/mux_ehb.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/mux_ehb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546250604951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546250604951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ehb rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|mux_ehb:mux2 " "Elaborating entity \"mux_ehb\" for hierarchy \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|mux_ehb:mux2\"" {  } { { "db/altsyncram_4ff1.tdf" "mux2" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546250604951 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a24 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 570 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a25 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 592 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a26 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 614 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a27 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a28 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 658 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a29 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 680 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a30 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 702 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a31 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 724 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a32 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 746 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a33 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 768 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a34 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 790 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a35 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 812 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a36 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 834 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a37 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 856 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a38 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a39 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 900 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a40 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 922 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a41 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 944 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a42 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 966 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a43 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 988 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a44 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1010 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a45 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1032 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a46 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1054 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a47 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1076 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a48 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1098 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a49 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1120 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a50 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1142 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a51 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1164 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a52 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1186 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a53 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1208 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a54 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1230 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a55 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1252 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a56 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1274 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a57 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1296 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a58 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1318 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a59 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1340 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a60 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1362 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a61 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1384 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a62 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1406 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a63 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1428 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a64 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1450 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a65 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1472 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a66 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1494 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a67 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1516 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a68 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1538 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a69 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1560 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a70 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1582 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a71 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1604 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a96 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2154 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a97 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2176 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a98 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2198 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a99 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2220 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a100 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2242 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a101 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2264 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a102 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2286 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a103 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2308 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a104 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2330 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a105 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2352 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a106 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2374 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a107 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2396 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a108 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2418 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a109 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2440 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a110 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2462 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a111 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2484 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a112 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2506 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a113 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2528 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a114 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2550 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a115 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2572 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a116 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2594 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a117 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2616 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a118 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2638 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a119 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2660 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a120 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2682 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a121 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2704 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a122 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2726 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a123 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2748 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a124 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2770 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a125 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2792 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a126 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2814 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a127 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2836 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a128 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2858 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a129 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2880 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a130 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2902 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a131 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2924 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a132 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2946 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a133 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2968 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a134 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2990 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a135 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3012 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a136 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3034 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a137 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3056 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a138 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3078 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a139 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3100 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a140 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3122 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a141 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3144 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a142 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3166 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a143 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3188 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a168 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3738 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a169 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3760 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a170 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3782 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a171 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3804 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a172 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3826 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a173 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3848 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a174 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3870 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a175 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3892 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a176 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3914 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a177 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3936 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a178 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3958 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a179 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3980 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a180 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4002 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a181 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4024 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a182 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4046 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a183 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4068 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a184 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4090 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a185 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4112 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a186 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a187 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4156 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a188 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4178 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a189 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4200 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a190 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4222 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a191 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4244 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a192 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4266 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a193 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4288 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a194 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4310 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a195 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4332 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a196 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4354 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a197 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4376 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a198 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4398 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a199 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4420 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a200 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4442 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a201 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4464 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a202 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4486 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a203 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4508 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a204 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4530 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a205 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4552 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a206 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4574 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a207 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4596 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a208 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4618 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a209 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4640 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a210 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4662 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a211 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4684 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a212 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4706 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a213 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4728 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a214 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4750 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a215 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4772 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a240 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5322 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a241 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5344 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a242 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5366 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a243 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5388 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a244 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5410 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a245 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5432 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a246 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5454 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a247 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5476 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a248 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5498 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a249 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5520 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a250 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5542 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a251 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5564 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a252 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5586 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a253 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5608 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a254 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5630 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a255 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5652 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a256 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5674 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a257 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5696 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a258 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5718 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a259 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5740 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a260 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5762 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a260"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a261 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5784 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a262 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5806 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a262"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a263 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5828 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a264 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5850 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a265 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5872 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a266 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5894 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a266"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a267 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5916 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a267"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a268 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5938 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a268"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a269 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5960 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a269"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a270 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5982 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a270"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a271 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6004 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a271"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a272 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6026 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a272"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a273 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6048 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a274 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6070 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a274"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a275 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6092 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a275"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a276 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6114 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a276"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a277 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6136 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a277"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a278 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6158 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a278"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a279 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6180 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a279"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a280 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6202 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a280"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a281 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6224 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a281"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a282 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6246 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a282"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a283 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6268 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a283"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a284 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6290 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a284"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a285 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6312 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a285"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a286 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6334 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a286"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a287 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6356 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a287"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a312 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a312\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6906 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a312"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a313 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a313\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6928 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a313"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a314 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a314\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6950 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a314"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a315 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a315\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6972 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a315"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a316 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a316\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6994 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a316"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a317 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a317\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7016 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a317"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a318 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a318\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7038 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a318"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a319 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a319\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7060 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a319"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a320 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a320\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7082 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a320"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a321 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a321\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7104 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a321"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a322 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a322\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7126 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a322"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a323 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a323\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7148 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a323"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a324 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a324\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7170 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a324"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a325 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a325\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7192 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a325"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a326 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a326\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7214 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a326"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a327 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a327\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7236 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a327"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a328 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a328\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7258 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a328"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a329 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a329\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7280 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a329"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a330 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a330\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7302 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a330"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a331 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a331\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7324 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a331"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a332 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a332\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7346 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a332"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a333 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a333\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7368 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a333"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a334 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a334\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7390 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a334"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a335 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a335\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7412 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a335"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a336 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a336\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7434 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a336"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a337 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a337\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7456 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a337"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a338 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a338\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7478 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a338"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a339 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a339\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7500 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a339"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a340 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a340\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7522 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a340"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a341 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a341\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7544 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a341"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a342 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a342\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7566 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a342"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a343 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a343\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7588 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a343"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a344 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a344\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7610 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a344"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a345 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a345\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7632 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a345"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a346 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a346\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7654 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a346"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a347 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a347\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7676 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a347"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a348 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a348\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7698 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a348"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a349 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a349\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7720 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a349"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a350 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a350\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7742 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a350"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a351 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a351\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7764 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a351"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a352 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a352\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7786 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a352"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a353 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a353\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7808 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a353"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a354 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a354\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7830 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a354"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a355 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a355\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7852 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a355"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a356 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a356\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7874 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a356"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a357 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a357\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7896 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a357"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a358 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a358\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7918 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a358"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a359 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a359\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7940 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a359"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a384 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a384\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8490 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a384"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a385 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a385\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8512 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a385"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a386 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a386\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8534 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a386"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a387 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a387\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8556 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a387"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a388 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a388\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8578 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a388"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a389 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a389\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8600 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a389"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a390 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a390\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8622 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a390"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a391 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a391\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8644 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a391"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a392 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a392\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8666 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a392"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a393 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a393\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8688 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a393"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a394 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a394\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8710 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a394"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a395 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a395\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8732 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a395"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a396 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a396\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8754 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a396"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a397 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a397\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8776 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a397"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a398 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a398\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8798 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a398"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a399 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a399\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8820 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a399"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a400 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a400\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8842 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a400"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a401 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a401\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8864 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a401"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a402 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a402\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8886 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a402"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a403 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a403\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8908 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a403"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a404 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a404\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8930 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a404"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a405 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a405\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8952 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a405"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a406 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a406\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8974 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a406"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a407 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a407\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8996 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a407"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a408 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a408\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9018 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a408"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a409 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a409\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9040 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a409"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a410 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a410\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9062 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a410"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a411 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a411\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9084 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a411"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a412 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a412\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9106 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a413 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a413\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9128 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a413"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a414 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a414\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9150 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a414"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a415 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a415\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9172 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a415"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a416 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a416\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9194 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a416"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a417 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a417\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9216 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a417"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a418 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a418\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9238 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a418"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a419 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a419\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9260 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a419"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a420 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a420\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9282 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a420"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a421 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a421\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9304 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a421"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a422 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a422\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9326 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a422"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a423 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a423\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9348 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a423"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a424 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a424\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9370 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a424"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a425 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a425\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9392 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a425"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a426 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a426\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9414 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a426"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a427 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a427\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9436 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a427"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a428 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a428\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9458 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a428"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a429 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a429\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9480 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a429"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a430 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a430\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9502 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a430"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a431 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a431\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9524 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a431"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a456 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a456\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10074 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a456"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a457 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a457\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10096 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a457"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a458 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a458\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10118 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a458"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a459 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a459\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10140 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a459"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a460 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a460\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10162 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a460"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a461 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a461\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10184 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a461"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a462 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a462\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10206 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a462"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a463 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a463\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10228 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a463"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a464 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a464\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10250 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a464"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a465 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a465\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10272 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a465"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a466 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a466\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10294 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a466"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a467 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a467\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10316 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a467"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a468 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a468\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10338 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a468"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a469 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a469\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10360 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a469"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a470 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a470\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10382 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a470"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a471 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a471\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10404 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a471"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a472 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a472\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10426 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a472"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a473 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a473\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10448 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a473"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a474 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a474\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10470 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a474"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a475 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a475\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10492 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a475"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a476 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a476\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10514 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a476"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a477 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a477\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10536 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a477"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a478 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a478\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10558 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a478"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a479 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a479\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10580 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a479"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a480 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a480\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10602 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a480"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a481 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a481\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10624 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a481"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a482 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a482\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10646 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a482"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a483 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a483\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10668 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a483"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a484 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a484\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10690 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a484"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a485 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a485\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10712 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a485"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a486 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a486\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10734 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a486"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a487 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a487\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10756 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a487"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a488 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a488\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10778 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a488"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a489 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a489\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10800 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a489"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a490 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a490\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10822 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a490"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a491 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a491\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10844 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a491"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a492 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a492\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10866 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a492"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a493 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a493\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10888 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a493"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a494 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a494\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10910 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a494"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a495 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a495\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10932 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a495"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a496 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a496\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10954 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a496"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a497 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a497\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10976 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a497"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a498 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a498\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10998 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a498"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a499 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a499\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11020 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a499"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a500 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a500\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11042 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a500"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a501 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a501\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11064 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a501"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a502 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a502\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11086 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a502"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a503 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a503\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11108 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a503"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a528 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a528\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11658 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a528"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a529 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a529\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11680 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a529"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a530 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a530\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11702 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a530"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a531 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a531\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11724 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a531"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a532 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a532\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11746 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a532"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a533 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a533\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11768 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a533"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a534 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a534\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11790 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a534"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a535 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a535\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11812 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a535"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a536 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a536\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11834 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a537 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a537\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11856 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a537"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a538 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a538\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11878 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a538"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a539 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a539\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11900 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a539"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a540 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a540\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11922 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a540"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a541 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a541\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11944 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a541"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a542 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a542\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11966 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a542"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a543 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a543\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11988 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a543"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a544 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a544\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12010 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a544"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a545 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a545\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12032 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a545"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a546 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a546\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12054 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a546"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a547 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a547\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12076 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a547"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a548 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a548\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12098 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a548"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a549 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a549\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12120 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a549"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a550 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a550\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12142 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a550"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a551 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a551\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12164 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a551"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a552 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a552\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12186 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a552"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a553 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a553\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12208 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a554 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a554\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12230 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a554"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a555 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a555\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12252 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a555"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a556 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a556\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12274 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a556"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a557 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a557\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12296 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a557"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a558 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a558\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12318 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a558"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a559 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a559\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12340 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a559"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a560 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a560\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12362 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a560"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a561 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a561\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12384 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a561"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a562 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a562\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12406 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a562"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a563 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a563\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12428 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a563"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a564 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a564\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12450 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a564"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a565 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a565\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12472 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a565"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a566 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a566\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12494 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a566"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a567 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a567\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12516 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a567"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a568 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a568\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12538 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a568"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a569 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a569\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12560 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a569"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a570 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a570\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12582 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a570"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a571 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a571\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12604 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a571"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a572 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a572\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12626 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a572"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a573 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a573\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12648 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a573"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a574 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a574\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12670 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a574"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a575 " "Synthesized away node \"rom:img_rom_last\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a575\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12692 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom_last|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a575"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a24 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 570 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a25 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 592 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a26 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 614 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a27 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a28 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 658 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a29 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 680 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a30 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 702 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a31 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 724 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a32 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 746 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a33 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 768 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a34 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 790 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a35 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 812 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a36 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 834 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a37 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 856 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a38 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a39 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 900 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a40 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 922 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a41 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 944 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a42 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 966 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a43 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 988 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a44 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1010 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a45 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1032 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a46 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1054 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a47 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1076 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a48 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1098 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a49 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1120 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a50 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1142 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a51 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1164 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a52 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1186 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a53 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1208 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a54 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1230 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a55 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1252 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a56 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1274 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a57 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1296 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a58 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1318 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a59 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1340 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a60 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1362 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a61 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1384 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a62 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1406 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a63 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1428 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a64 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1450 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a65 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1472 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a66 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1494 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a67 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1516 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a68 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1538 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a69 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1560 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a70 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1582 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a71 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 1604 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a96 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2154 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a97 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2176 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a98 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2198 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a99 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2220 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a100 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2242 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a101 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2264 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a102 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2286 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a103 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2308 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a104 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2330 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a105 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2352 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a106 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2374 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a107 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2396 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a108 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2418 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a109 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2440 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a110 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2462 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a111 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2484 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a112 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2506 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a113 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2528 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a114 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2550 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a115 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2572 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a116 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2594 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a117 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2616 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a118 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2638 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a119 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2660 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a120 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2682 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a121 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2704 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a122 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2726 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a123 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2748 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a124 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2770 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a125 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2792 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a126 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2814 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a127 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2836 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a128 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2858 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a129 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2880 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a130 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2902 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a131 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2924 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a132 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2946 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a133 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2968 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a134 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 2990 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a135 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3012 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a136 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3034 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a137 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3056 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a138 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3078 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a139 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3100 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a140 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3122 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a141 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3144 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a142 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3166 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a143 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3188 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a168 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3738 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a169 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3760 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a170 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3782 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a171 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3804 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a172 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3826 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a173 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3848 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a174 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3870 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a175 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3892 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a176 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3914 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a177 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3936 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a178 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3958 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a179 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 3980 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a180 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4002 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a181 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4024 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a182 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4046 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a183 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4068 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a184 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4090 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a185 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4112 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a186 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a187 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4156 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a188 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4178 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a189 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4200 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a190 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4222 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a191 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4244 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a192 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4266 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a193 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4288 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a194 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4310 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a195 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4332 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a196 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4354 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a197 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4376 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a198 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4398 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a199 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4420 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a200 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4442 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a201 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4464 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a202 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4486 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a203 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4508 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a204 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4530 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a205 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4552 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a206 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4574 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a207 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4596 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a208 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4618 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a209 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4640 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a210 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4662 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a211 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4684 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a212 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4706 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a213 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4728 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a214 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4750 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a215 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 4772 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a240 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5322 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a241 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5344 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a242 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5366 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a243 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5388 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a244 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5410 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a245 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5432 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a246 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5454 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a247 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5476 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a248 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5498 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a249 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5520 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a250 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5542 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a251 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5564 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a252 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5586 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a253 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5608 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a254 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5630 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a255 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5652 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a256 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5674 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a257 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5696 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a258 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5718 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a259 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5740 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a260 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5762 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a260"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a261 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5784 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a262 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5806 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a262"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a263 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5828 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a264 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5850 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a265 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5872 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a266 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5894 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a266"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a267 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5916 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a267"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a268 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5938 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a268"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a269 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5960 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a269"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a270 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 5982 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a270"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a271 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6004 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a271"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a272 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6026 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a272"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a273 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6048 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a274 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6070 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a274"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a275 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6092 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a275"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a276 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6114 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a276"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a277 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6136 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a277"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a278 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6158 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a278"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a279 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6180 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a279"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a280 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6202 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a280"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a281 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6224 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a281"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a282 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6246 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a282"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a283 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6268 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a283"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a284 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6290 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a284"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a285 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6312 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a285"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a286 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6334 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a286"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a287 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6356 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a287"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a312 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a312\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6906 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a312"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a313 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a313\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6928 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a313"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a314 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a314\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6950 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a314"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a315 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a315\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6972 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a315"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a316 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a316\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 6994 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a316"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a317 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a317\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7016 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a317"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a318 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a318\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7038 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a318"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a319 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a319\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7060 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a319"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a320 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a320\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7082 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a320"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a321 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a321\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7104 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a321"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a322 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a322\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7126 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a322"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a323 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a323\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7148 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a323"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a324 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a324\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7170 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a324"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a325 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a325\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7192 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a325"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a326 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a326\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7214 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a326"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a327 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a327\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7236 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a327"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a328 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a328\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7258 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a328"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a329 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a329\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7280 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a329"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a330 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a330\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7302 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a330"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a331 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a331\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7324 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a331"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a332 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a332\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7346 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a332"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a333 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a333\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7368 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a333"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a334 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a334\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7390 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a334"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a335 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a335\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7412 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a335"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a336 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a336\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7434 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a336"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a337 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a337\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7456 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a337"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a338 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a338\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7478 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a338"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a339 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a339\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7500 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a339"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a340 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a340\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7522 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a340"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a341 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a341\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7544 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a341"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a342 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a342\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7566 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a342"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a343 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a343\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7588 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a343"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a344 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a344\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7610 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a344"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a345 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a345\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7632 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a345"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a346 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a346\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7654 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a346"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a347 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a347\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7676 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a347"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a348 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a348\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7698 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a348"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a349 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a349\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7720 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a349"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a350 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a350\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7742 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a350"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a351 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a351\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7764 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a351"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a352 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a352\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7786 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a352"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a353 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a353\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7808 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a353"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a354 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a354\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7830 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a354"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a355 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a355\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7852 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a355"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a356 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a356\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7874 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a356"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a357 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a357\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7896 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a357"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a358 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a358\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7918 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a358"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a359 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a359\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 7940 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a359"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a384 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a384\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8490 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a384"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a385 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a385\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8512 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a385"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a386 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a386\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8534 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a386"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a387 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a387\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8556 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a387"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a388 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a388\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8578 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a388"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a389 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a389\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8600 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a389"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a390 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a390\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8622 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a390"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a391 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a391\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8644 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a391"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a392 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a392\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8666 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a392"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a393 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a393\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8688 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a393"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a394 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a394\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8710 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a394"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a395 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a395\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8732 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a395"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a396 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a396\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8754 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a396"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a397 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a397\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8776 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a397"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a398 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a398\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8798 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a398"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a399 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a399\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8820 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a399"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a400 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a400\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8842 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a400"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a401 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a401\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8864 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a401"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a402 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a402\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8886 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a402"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a403 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a403\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8908 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a403"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a404 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a404\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8930 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a404"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a405 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a405\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8952 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a405"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a406 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a406\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8974 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a406"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a407 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a407\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 8996 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a407"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a408 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a408\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9018 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a408"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a409 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a409\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9040 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a409"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a410 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a410\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9062 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a410"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a411 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a411\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9084 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a411"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a412 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a412\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9106 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a413 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a413\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9128 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a413"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a414 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a414\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9150 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a414"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a415 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a415\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9172 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a415"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a416 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a416\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9194 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a416"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a417 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a417\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9216 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a417"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a418 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a418\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9238 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a418"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a419 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a419\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9260 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a419"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a420 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a420\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9282 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a420"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a421 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a421\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9304 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a421"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a422 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a422\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9326 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a422"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a423 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a423\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9348 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a423"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a424 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a424\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9370 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a424"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a425 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a425\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9392 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a425"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a426 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a426\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9414 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a426"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a427 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a427\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9436 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a427"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a428 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a428\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9458 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a428"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a429 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a429\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9480 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a429"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a430 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a430\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9502 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a430"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a431 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a431\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 9524 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a431"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a456 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a456\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10074 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a456"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a457 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a457\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10096 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a457"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a458 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a458\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10118 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a458"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a459 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a459\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10140 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a459"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a460 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a460\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10162 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a460"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a461 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a461\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10184 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a461"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a462 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a462\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10206 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a462"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a463 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a463\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10228 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a463"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a464 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a464\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10250 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a464"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a465 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a465\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10272 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a465"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a466 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a466\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10294 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a466"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a467 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a467\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10316 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a467"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a468 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a468\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10338 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a468"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a469 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a469\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10360 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a469"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a470 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a470\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10382 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a470"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a471 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a471\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10404 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a471"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a472 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a472\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10426 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a472"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a473 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a473\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10448 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a473"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a474 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a474\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10470 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a474"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a475 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a475\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10492 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a475"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a476 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a476\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10514 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a476"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a477 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a477\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10536 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a477"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a478 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a478\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10558 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a478"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a479 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a479\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10580 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a479"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a480 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a480\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10602 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a480"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a481 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a481\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10624 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a481"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a482 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a482\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10646 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a482"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a483 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a483\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10668 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a483"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a484 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a484\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10690 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a484"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a485 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a485\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10712 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a485"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a486 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a486\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10734 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a486"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a487 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a487\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10756 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a487"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a488 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a488\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10778 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a488"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a489 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a489\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10800 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a489"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a490 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a490\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10822 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a490"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a491 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a491\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10844 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a491"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a492 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a492\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10866 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a492"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a493 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a493\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10888 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a493"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a494 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a494\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10910 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a494"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a495 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a495\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10932 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a495"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a496 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a496\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10954 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a496"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a497 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a497\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10976 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a497"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a498 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a498\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 10998 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a498"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a499 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a499\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11020 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a499"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a500 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a500\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11042 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a500"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a501 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a501\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11064 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a501"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a502 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a502\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11086 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a502"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a503 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a503\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11108 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a503"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a528 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a528\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11658 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a528"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a529 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a529\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11680 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a529"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a530 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a530\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11702 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a530"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a531 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a531\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11724 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a531"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a532 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a532\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11746 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a532"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a533 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a533\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11768 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a533"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a534 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a534\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11790 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a534"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a535 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a535\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11812 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a535"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a536 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a536\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11834 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a537 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a537\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11856 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a537"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a538 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a538\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11878 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a538"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a539 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a539\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11900 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a539"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a540 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a540\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11922 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a540"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a541 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a541\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11944 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a541"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a542 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a542\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11966 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a542"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a543 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a543\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 11988 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a543"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a544 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a544\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12010 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a544"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a545 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a545\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12032 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a545"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a546 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a546\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12054 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a546"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a547 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a547\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12076 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a547"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a548 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a548\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12098 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a548"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a549 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a549\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12120 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a549"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a550 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a550\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12142 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a550"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a551 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a551\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12164 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a551"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a552 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a552\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12186 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a552"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a553 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a553\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12208 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a554 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a554\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12230 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a554"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a555 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a555\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12252 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a555"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a556 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a556\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12274 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a556"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a557 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a557\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12296 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a557"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a558 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a558\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12318 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a558"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a559 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a559\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12340 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a559"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a560 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a560\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12362 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a560"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a561 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a561\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12384 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a561"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a562 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a562\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12406 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a562"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a563 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a563\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12428 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a563"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a564 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a564\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12450 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a564"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a565 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a565\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12472 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a565"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a566 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a566\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12494 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a566"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a567 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a567\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12516 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a567"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a568 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a568\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12538 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a568"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a569 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a569\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12560 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a569"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a570 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a570\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12582 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a570"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a571 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a571\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12604 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a571"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a572 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a572\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12626 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a572"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a573 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a573\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12648 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a573"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a574 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a574\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12670 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a574"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a575 " "Synthesized away node \"rom:img_rom\|altsyncram:altsyncram_component\|altsyncram_4ff1:auto_generated\|ram_block1a575\"" {  } { { "db/altsyncram_4ff1.tdf" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/db/altsyncram_4ff1.tdf" 12692 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/rom.v" 81 0 0 } } { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250605384 "|img_process|rom:img_rom|altsyncram:altsyncram_component|altsyncram_4ff1:auto_generated|ram_block1a575"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1546250605384 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1546250605384 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1546250606247 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1546250607326 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1546250608193 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250608193 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw0 " "No output dependent on input pin \"sw0\"" {  } { { "img_process.v" "" { Text "C:/altera/13.1/img_processing/Naive_FPGA_img_processing/img_process.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546250608443 "|img_process|sw0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1546250608443 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "698 " "Implemented 698 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1546250608443 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1546250608443 ""} { "Info" "ICUT_CUT_TM_LCELLS" "281 " "Implemented 281 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1546250608443 ""} { "Info" "ICUT_CUT_TM_RAMS" "384 " "Implemented 384 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1546250608443 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1546250608443 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1546250608443 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 776 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 776 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546250608601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 31 18:03:28 2018 " "Processing ended: Mon Dec 31 18:03:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546250608601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546250608601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546250608601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1546250608601 ""}
