# LSPè€ƒè¯•ç»“æœä¸è§£æ â€” 2026å¹´1æœˆ13æ—¥

> **CVUT FEL (ÄŒVUT) - ÄŒeskÃ© vysokÃ© uÄenÃ­ technickÃ© v Praze | Czech Technical University in Prague**
>
> ğŸ‡¨ğŸ‡³ [ä¸­æ–‡ç‰ˆ](2026-01-13_Exam_Results_CN.md) | ğŸ‡¬ğŸ‡§ [English](2026-01-13_Exam_Results_EN.md) | ğŸ‡¨ğŸ‡¿ [ÄŒeÅ¡tina](2026-01-13_Exam_Results_CZ.md)

**Course**: B0B35LSP - LogickÃ© systÃ©my a procesory | BE5B35LSP - Logic Systems and Processors

**Keywords**: ZkouÅ¡ka, Exam, Test, Solutions, VÃ½sledky, Answers, K-Map, RS Latch, Pipeline

---

## å®˜æ–¹ç»“æœï¼ˆåŸå§‹ï¼‰+ è¯¦ç»†è§£æ

> Source PDF (official sheet): [2026-01-13_Exam_Results_Official.pdf](2026-01-13_Exam_Results_Official.pdf)
>
> è¯´æ˜ï¼š The PDF contains diagrams (circuits/K-maps). Text extraction preserves *most* official answers, but some purely-graphical parts (notably Q6/Q7 drawings) may not appear as plain text. When a diagram answer is not fully extractable, this document links back to the PDF and provides a robust solving method.

---

## ç¬¬1é¢˜ â€” Moore/Mealy FSM ordered tuple

### å®˜æ–¹ç­”æ¡ˆ (from PDF)
- $X$ is **finite set of all input vectors**
- $S$ is **finite set of all output vectors**
- $Z$ is **finite set of all internal states**
- $\delta$ is a mapping
  - Moore: $\delta: X \times S \to S$
  - Mealy: $\delta: X \times S \to S$
- $\omega$ is a mapping
  - Moore: $\omega: S \to Z$
  - Mealy: $\omega: X \times S \to Z$
- $s_0$ is **initial state** $s_0 \in S$

### è§£æ (how to write it fast)
- **Moore**: output depends only on state $S$.
- **Mealy**: output depends on input+state $X \times S$.

---

## ç¬¬2é¢˜ â€” Simulate circuit outputs $X$ and $Y$ at $t_0..t_4$

### å®˜æ–¹ç­”æ¡ˆ (from PDF)
Inputs (as shown):
- $A$: `0 | 1 | 1 | 0 | 0`
- $B$: `1 | 1 | 0 | 0 | 1`

Outputs:
- $X$: `0 | 1 | 1 | 1 | 0`
- $Y$: `1 | 0 | 0 | 0 | 1`

### è§£æ (why these values)
From the official Q3 formula for the same circuit (see next question), we can interpret $X$ as a **level-sensitive latch** controlled by $B$:
- If $B=1$ then $X$ follows $A$ (transparent)
- If $B=0$ then $X$ holds its previous value (memory)

So:
- $t_0$: $B=1 \Rightarrow X=A=0$; and the given result shows $Y=\lnot X=1$
- $t_1$: $B=1 \Rightarrow X=A=1$; $Y=0$
- $t_2$: $B=0 \Rightarrow X$ holds $1$; $Y=0$
- $t_3$: $B=0 \Rightarrow X$ still holds $1$; $Y=0$
- $t_4$: $B=1 \Rightarrow X=A=0$; $Y=1$

---

## ç¬¬3é¢˜ â€” Shannon expansion + Karnaugh maps ($f_0$, $f_1$)

### å®˜æ–¹ç­”æ¡ˆ (from PDF)
The official expression shown:

- $$X = (A \land B) \lor (X \land (\lnot B \lor (A \land B)))$$

And:
- $f_0 = A \land B$
- $f_1 = (A \land B) \lor (\lnot B \lor (A \land B)) = (A \land B) \lor \lnot B = A \lor \lnot B$

### è§£æ (copy-paste method)
Given $X=f(A,B,X)$, Shannon on variable $X$:

$$X = (\lnot X \land f_0(A,B)) \lor (X \land f_1(A,B))$$

Compute by substitution:
- $f_0(A,B)=f(A,B,0)$
- $f_1(A,B)=f(A,B,1)$

Then simplify:
- $f_1 = (A\land B) \lor \lnot B = A \lor \lnot B$ (absorption)

Interpretation shortcut:
- When $B=1$: $f_1=A \lor 0=A$ so $X$ becomes $A$ (transparent)
- When $B=0$: $f_1=A \lor 1=1$ so $X$ becomes $X$ (hold)

---

## ç¬¬4é¢˜ â€” 12-bit number as unsigned and signed (twoâ€™s complement)

Number: `1000 0001 1111`

### å®˜æ–¹ç­”æ¡ˆ (from PDF)
- Unsigned: **2079**
- Signed (twoâ€™s complement): **-2017**

### è§£æ
Let $N=12$, unsigned value:
- $1000\ 0001\ 1111_2 = 2^{11} + 2^4+2^3+2^2+2^1+2^0 = 2048+31=2079$

Twoâ€™s complement signed:
- MSB is 1 so it is negative
- $$\text{signed} = \text{unsigned} - 2^{12} = 2079 - 4096 = -2017$$

---

## ç¬¬5é¢˜ â€” Equivalent logic functions

The PDF text extraction shows the four candidate functions ($y_1..y_4$), but does not explicitly print the â€œmarkedâ€ selection.

### å·²éªŒè¯ç­‰ä»·æ€§ (by exhaustive truth-table check)
- **$y_1 \equiv y_2 \equiv y_4$**
- **$y_3$ is not equivalent to them**

çœŸå€¼è¡¨ (ordered by $A,B,C$ from `000` to `111`):
- $y_1$: `11011000`
- $y_2$: `11011000`
- $y_4$: `11011000`
- $y_3$: `01011100`

So the correct â€œmarkâ€ set is: **$y_1$, $y_2$, $y_4$**.

---

## ç¬¬6é¢˜ â€” One-bit full adder (complete the schema)

The PDF page shows a schematic to be completed; the exact gate drawing may not appear in plain text extraction.

### Standard correct completion (equations)
Let inputs be $A$, $B$, $C_{in}$ and outputs be Sum $S$ and Carry-out $C_{out}$:

- $$S = A \oplus B \oplus C_{in}$$
- $$C_{out} = (A\land B) \lor (C_{in} \land (A \oplus B))$$

### Wiring hint
- First XOR: $X_1 = A \oplus B$
- Second XOR: $S = X_1 \oplus C_{in}$
- ANDs: $G_1=A\land B$, $G_2=C_{in}\land X_1$
- OR: $C_{out}=G_1\lor G_2$

---

## ç¬¬7é¢˜ â€” Gate-only implementation (AND/NAND/OR/NOR/NOT)

The official result for Q7 is primarily diagrammatic in the PDF. If you need an exact â€œfinal wiringâ€, refer to the diagram in:
- [2026-01-13_Exam_Results_Official.pdf](2026-01-13_Exam_Results_Official.pdf)

### Reliable solving method
- Rewrite everything into only **NAND** (or only **NOR**) using De Morgan
- Replace XOR/XNOR using standard NAND/NOR constructions
- Keep track of inversions (bubble-pushing)

---

## ç¬¬8é¢˜ â€” 5 pipeline instruction phases + operations

### å®˜æ–¹ç­”æ¡ˆ (from PDF)
- **FETCH** â€” fetches an instruction from memory.
- **DECODE** â€” the instruction is decoded and operand values are read from registers.
- **EXECUTE** â€” ALU performs an operation on decoded operands.
- **MEMORY** â€” possible work with memory; read/write using ALU address; if branch then write new address to PC.
- **WRITE-BACK** â€” results are saved in registers.

### Exam-friendly wording
- IF / ID / EX / MEM / WB (the classic 5-stage pipeline naming)

---

## é™„å½• â€” How Q5 equivalence was checked

A brute-force truth table over all $A,B,C\in\{0,1\}$ shows $y_1=y_2=y_4$ for all 8 combinations.
