// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "04/22/2021 15:38:45"

// 
// Device: Altera EP4CE30F23I7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module simple_ver2 (
	clock,
	reset,
	phase,
	program_counter,
	instruction_register,
	data_register,
	mem_read_data,
	mem_address,
	r0,
	r1);
input 	clock;
input 	reset;
output 	[2:0] phase;
output 	[15:0] program_counter;
output 	[15:0] instruction_register;
output 	[15:0] data_register;
output 	[15:0] mem_read_data;
output 	[15:0] mem_address;
output 	[15:0] r0;
output 	[15:0] r1;

// Design Ports Information
// phase[0]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// phase[1]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// phase[2]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// program_counter[0]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// program_counter[1]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// program_counter[2]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// program_counter[3]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// program_counter[4]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// program_counter[5]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// program_counter[6]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// program_counter[7]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// program_counter[8]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// program_counter[9]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// program_counter[10]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// program_counter[11]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// program_counter[12]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// program_counter[13]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// program_counter[14]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// program_counter[15]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_register[0]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_register[1]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_register[2]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_register[3]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_register[4]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_register[5]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_register[6]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_register[7]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_register[8]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_register[9]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_register[10]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_register[11]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_register[12]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_register[13]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_register[14]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_register[15]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_register[0]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_register[1]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_register[2]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_register[3]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_register[4]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_register[5]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_register[6]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_register[7]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_register[8]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_register[9]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_register[10]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_register[11]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_register[12]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_register[13]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_register[14]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_register[15]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[0]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[1]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[2]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[3]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[4]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[5]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[6]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[7]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[8]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[9]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[10]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[11]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[12]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[13]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[14]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[15]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[0]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[1]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[2]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[3]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[4]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[5]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[6]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[7]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[8]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[9]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[10]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[11]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[12]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[13]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[14]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[15]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0[0]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0[2]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0[3]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0[4]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0[5]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0[6]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0[7]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0[8]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0[9]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0[10]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0[11]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0[12]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0[13]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0[14]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0[15]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[0]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[1]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[2]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[3]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[4]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[5]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[6]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[7]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[8]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[9]	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[10]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[11]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[12]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[13]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[14]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1[15]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("simple_ver2_7_1200mv_-40c_v_slow.sdo");
// synopsys translate_on

wire \phase[0]~output_o ;
wire \phase[1]~output_o ;
wire \phase[2]~output_o ;
wire \program_counter[0]~output_o ;
wire \program_counter[1]~output_o ;
wire \program_counter[2]~output_o ;
wire \program_counter[3]~output_o ;
wire \program_counter[4]~output_o ;
wire \program_counter[5]~output_o ;
wire \program_counter[6]~output_o ;
wire \program_counter[7]~output_o ;
wire \program_counter[8]~output_o ;
wire \program_counter[9]~output_o ;
wire \program_counter[10]~output_o ;
wire \program_counter[11]~output_o ;
wire \program_counter[12]~output_o ;
wire \program_counter[13]~output_o ;
wire \program_counter[14]~output_o ;
wire \program_counter[15]~output_o ;
wire \instruction_register[0]~output_o ;
wire \instruction_register[1]~output_o ;
wire \instruction_register[2]~output_o ;
wire \instruction_register[3]~output_o ;
wire \instruction_register[4]~output_o ;
wire \instruction_register[5]~output_o ;
wire \instruction_register[6]~output_o ;
wire \instruction_register[7]~output_o ;
wire \instruction_register[8]~output_o ;
wire \instruction_register[9]~output_o ;
wire \instruction_register[10]~output_o ;
wire \instruction_register[11]~output_o ;
wire \instruction_register[12]~output_o ;
wire \instruction_register[13]~output_o ;
wire \instruction_register[14]~output_o ;
wire \instruction_register[15]~output_o ;
wire \data_register[0]~output_o ;
wire \data_register[1]~output_o ;
wire \data_register[2]~output_o ;
wire \data_register[3]~output_o ;
wire \data_register[4]~output_o ;
wire \data_register[5]~output_o ;
wire \data_register[6]~output_o ;
wire \data_register[7]~output_o ;
wire \data_register[8]~output_o ;
wire \data_register[9]~output_o ;
wire \data_register[10]~output_o ;
wire \data_register[11]~output_o ;
wire \data_register[12]~output_o ;
wire \data_register[13]~output_o ;
wire \data_register[14]~output_o ;
wire \data_register[15]~output_o ;
wire \mem_read_data[0]~output_o ;
wire \mem_read_data[1]~output_o ;
wire \mem_read_data[2]~output_o ;
wire \mem_read_data[3]~output_o ;
wire \mem_read_data[4]~output_o ;
wire \mem_read_data[5]~output_o ;
wire \mem_read_data[6]~output_o ;
wire \mem_read_data[7]~output_o ;
wire \mem_read_data[8]~output_o ;
wire \mem_read_data[9]~output_o ;
wire \mem_read_data[10]~output_o ;
wire \mem_read_data[11]~output_o ;
wire \mem_read_data[12]~output_o ;
wire \mem_read_data[13]~output_o ;
wire \mem_read_data[14]~output_o ;
wire \mem_read_data[15]~output_o ;
wire \mem_address[0]~output_o ;
wire \mem_address[1]~output_o ;
wire \mem_address[2]~output_o ;
wire \mem_address[3]~output_o ;
wire \mem_address[4]~output_o ;
wire \mem_address[5]~output_o ;
wire \mem_address[6]~output_o ;
wire \mem_address[7]~output_o ;
wire \mem_address[8]~output_o ;
wire \mem_address[9]~output_o ;
wire \mem_address[10]~output_o ;
wire \mem_address[11]~output_o ;
wire \mem_address[12]~output_o ;
wire \mem_address[13]~output_o ;
wire \mem_address[14]~output_o ;
wire \mem_address[15]~output_o ;
wire \r0[0]~output_o ;
wire \r0[1]~output_o ;
wire \r0[2]~output_o ;
wire \r0[3]~output_o ;
wire \r0[4]~output_o ;
wire \r0[5]~output_o ;
wire \r0[6]~output_o ;
wire \r0[7]~output_o ;
wire \r0[8]~output_o ;
wire \r0[9]~output_o ;
wire \r0[10]~output_o ;
wire \r0[11]~output_o ;
wire \r0[12]~output_o ;
wire \r0[13]~output_o ;
wire \r0[14]~output_o ;
wire \r0[15]~output_o ;
wire \r1[0]~output_o ;
wire \r1[1]~output_o ;
wire \r1[2]~output_o ;
wire \r1[3]~output_o ;
wire \r1[4]~output_o ;
wire \r1[5]~output_o ;
wire \r1[6]~output_o ;
wire \r1[7]~output_o ;
wire \r1[8]~output_o ;
wire \r1[9]~output_o ;
wire \r1[10]~output_o ;
wire \r1[11]~output_o ;
wire \r1[12]~output_o ;
wire \r1[13]~output_o ;
wire \r1[14]~output_o ;
wire \r1[15]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \reset~input_o ;
wire \control|phase_counter[1]~1_combout ;
wire \control|phase_counter~4_combout ;
wire \control|Equal10~0_combout ;
wire \fetch_mem_access|program_counter~5_combout ;
wire \control|Equal12~0_combout ;
wire \control|op_mem_src~0_combout ;
wire \control|op_mem_src~q ;
wire \fetch_mem_access|mem_address_mux|res[2]~2_combout ;
wire \fetch_mem_access|program_counter_pre[0]~17 ;
wire \fetch_mem_access|program_counter_pre[1]~19 ;
wire \fetch_mem_access|program_counter_pre[2]~21 ;
wire \fetch_mem_access|program_counter_pre[3]~22_combout ;
wire \fetch_mem_access|instruction_register[2]~1_combout ;
wire \fetch_mem_access|program_counter_pre[3]~23 ;
wire \fetch_mem_access|program_counter_pre[4]~24_combout ;
wire \fetch_mem_access|program_counter~9_combout ;
wire \fetch_mem_access|program_counter~10_combout ;
wire \fetch_mem_access|program_counter[15]~2_combout ;
wire \fetch_mem_access|mem_address_mux|res[4]~4_combout ;
wire \exec|data_register[2]~14_combout ;
wire \fetch_mem_access|program_counter~11_combout ;
wire \fetch_mem_access|program_counter~12_combout ;
wire \fetch_mem_access|program_counter_pre[4]~25 ;
wire \fetch_mem_access|program_counter_pre[5]~26_combout ;
wire \fetch_mem_access|program_counter_pre[5]~27 ;
wire \fetch_mem_access|program_counter_pre[6]~28_combout ;
wire \exec|a|Mux80~9_combout ;
wire \exec|a|shift~6_combout ;
wire \exec|a|Mux65~10_combout ;
wire \fetch_mem_access|program_counter_pre[6]~29 ;
wire \fetch_mem_access|program_counter_pre[7]~31 ;
wire \fetch_mem_access|program_counter_pre[8]~32_combout ;
wire \fetch_mem_access|program_counter~17_combout ;
wire \fetch_mem_access|program_counter~18_combout ;
wire \fetch_mem_access|mem_address_mux|res[8]~8_combout ;
wire \fetch_mem_access|program_counter_pre[8]~33 ;
wire \fetch_mem_access|program_counter_pre[9]~34_combout ;
wire \fetch_mem_access|program_counter_pre[9]~35 ;
wire \fetch_mem_access|program_counter_pre[10]~36_combout ;
wire \fetch_mem_access|program_counter~21_combout ;
wire \fetch_mem_access|program_counter~22_combout ;
wire \fetch_mem_access|mem_address_mux|res[10]~10_combout ;
wire \fetch_mem_access|program_counter~31_combout ;
wire \fetch_mem_access|program_counter~32_combout ;
wire \fetch_mem_access|program_counter_pre[10]~37 ;
wire \fetch_mem_access|program_counter_pre[11]~38_combout ;
wire \fetch_mem_access|program_counter~23_combout ;
wire \fetch_mem_access|program_counter~24_combout ;
wire \fetch_mem_access|program_counter_pre[11]~39 ;
wire \fetch_mem_access|program_counter_pre[12]~40_combout ;
wire \control|op_alu_src_b[0]~1_combout ;
wire \control|op_alu[3]~0_combout ;
wire \control|op_alu[3]~0clkctrl_outclk ;
wire \control|op_alu_src_b[1]~0_combout ;
wire \exec|alu_src_mux_b|Mux3~0_combout ;
wire \control|op_alu_src_a[0]~0_combout ;
wire \control|phase_counter~2_combout ;
wire \control|op_alu_src_a[0]~1_combout ;
wire \decode|r0~14_combout ;
wire \control|op_reg_write_address~combout ;
wire \decode|rs~0_combout ;
wire \decode|ar[14]~0_combout ;
wire \decode|rd~0_combout ;
wire \decode|address_for_write_mux|res[0]~0_combout ;
wire \decode|rd~2_combout ;
wire \decode|rs~2_combout ;
wire \decode|r2[3]~0_combout ;
wire \decode|rs~1_combout ;
wire \decode|rd~1_combout ;
wire \decode|address_for_write_mux|res[1]~1_combout ;
wire \control|op_reg_write~0_combout ;
wire \control|op_reg_write~1_combout ;
wire \control|op_reg_write~combout ;
wire \decode|Decoder0~0_combout ;
wire \decode|r2[3]~1_combout ;
wire \decode|r1[12]~feeder_combout ;
wire \decode|r0[14]~1_combout ;
wire \decode|r1[0]~0_combout ;
wire \decode|r0[12]~feeder_combout ;
wire \decode|r0[14]~2_combout ;
wire \decode|br~62_combout ;
wire \decode|r3[7]~0_combout ;
wire \decode|r3[7]~1_combout ;
wire \decode|br~63_combout ;
wire \decode|r5[3]~0_combout ;
wire \decode|r5[3]~1_combout ;
wire \decode|r7[7]~0_combout ;
wire \decode|r7[7]~1_combout ;
wire \decode|r4[9]~0_combout ;
wire \decode|r6[12]~0_combout ;
wire \decode|r6[12]~1_combout ;
wire \decode|br~60_combout ;
wire \decode|br~61_combout ;
wire \decode|br~64_combout ;
wire \exec|alu_src_mux_a|Mux3~1_combout ;
wire \exec|a|Mux68~2_combout ;
wire \decode|r0~13_combout ;
wire \decode|br~50_combout ;
wire \decode|br~51_combout ;
wire \decode|br~52_combout ;
wire \decode|br~53_combout ;
wire \decode|br~54_combout ;
wire \exec|alu_src_mux_a|Mux4~1_combout ;
wire \decode|ar~56_combout ;
wire \decode|ar~57_combout ;
wire \decode|ar~58_combout ;
wire \decode|ar~59_combout ;
wire \decode|ar~60_combout ;
wire \exec|alu_src_mux_b|Mux4~0_combout ;
wire \exec|alu_src_mux_b|Mux5~0_combout ;
wire \decode|br~57_combout ;
wire \decode|br~58_combout ;
wire \decode|br~55_combout ;
wire \decode|br~56_combout ;
wire \decode|br~59_combout ;
wire \exec|alu_src_mux_a|Mux5~1_combout ;
wire \decode|r0~11_combout ;
wire \decode|br~45_combout ;
wire \decode|br~46_combout ;
wire \decode|r0[9]~feeder_combout ;
wire \decode|r1[9]~feeder_combout ;
wire \decode|br~47_combout ;
wire \decode|br~48_combout ;
wire \decode|br~49_combout ;
wire \exec|alu_src_mux_a|Mux6~1_combout ;
wire \decode|ar~46_combout ;
wire \decode|ar~47_combout ;
wire \decode|ar~48_combout ;
wire \decode|ar~49_combout ;
wire \decode|ar~50_combout ;
wire \exec|alu_src_mux_b|Mux6~0_combout ;
wire \decode|br~40_combout ;
wire \decode|br~41_combout ;
wire \decode|br~42_combout ;
wire \decode|br~43_combout ;
wire \decode|br~44_combout ;
wire \exec|alu_src_mux_a|Mux7~1_combout ;
wire \exec|alu_src_mux_b|Mux7~0_combout ;
wire \fetch_mem_access|program_counter_pre[7]~30_combout ;
wire \decode|r0~9_combout ;
wire \decode|br~30_combout ;
wire \decode|br~31_combout ;
wire \decode|br~32_combout ;
wire \decode|br~33_combout ;
wire \decode|br~34_combout ;
wire \exec|alu_src_mux_a|Mux8~1_combout ;
wire \decode|ar~36_combout ;
wire \decode|ar~37_combout ;
wire \decode|ar~38_combout ;
wire \decode|ar~39_combout ;
wire \decode|ar~40_combout ;
wire \exec|alu_src_mux_b|Mux8~0_combout ;
wire \exec|alu_src_mux_b|Mux9~0_combout ;
wire \decode|r0~7_combout ;
wire \decode|r1[5]~feeder_combout ;
wire \decode|ar~28_combout ;
wire \decode|ar~29_combout ;
wire \decode|ar~26_combout ;
wire \decode|ar~27_combout ;
wire \decode|ar~30_combout ;
wire \exec|alu_src_mux_b|Mux10~0_combout ;
wire \decode|br~22_combout ;
wire \decode|br~23_combout ;
wire \decode|br~20_combout ;
wire \decode|r5[4]~feeder_combout ;
wire \decode|br~21_combout ;
wire \decode|br~24_combout ;
wire \exec|alu_src_mux_a|Mux11~1_combout ;
wire \exec|alu_src_mux_b|Mux11~0_combout ;
wire \decode|r0~5_combout ;
wire \decode|br~10_combout ;
wire \decode|r7[3]~feeder_combout ;
wire \decode|br~11_combout ;
wire \decode|r0[3]~feeder_combout ;
wire \decode|br~12_combout ;
wire \decode|br~13_combout ;
wire \decode|br~14_combout ;
wire \exec|alu_src_mux_a|Mux12~1_combout ;
wire \fetch_mem_access|program_counter_pre[1]~18_combout ;
wire \decode|r0[1]~feeder_combout ;
wire \decode|br~7_combout ;
wire \decode|br~8_combout ;
wire \decode|r7[1]~feeder_combout ;
wire \decode|br~5_combout ;
wire \decode|br~6_combout ;
wire \decode|br~9_combout ;
wire \exec|alu_src_mux_a|Mux14~1_combout ;
wire \fetch_mem_access|program_counter_pre[0]~16_combout ;
wire \decode|r0[0]~feeder_combout ;
wire \decode|br~2_combout ;
wire \decode|br~3_combout ;
wire \decode|br~0_combout ;
wire \decode|br~1_combout ;
wire \decode|br~4_combout ;
wire \exec|alu_src_mux_a|Mux15~0_combout ;
wire \exec|a|Add1~1 ;
wire \exec|a|Add1~3 ;
wire \exec|a|Add1~5 ;
wire \exec|a|Add1~7 ;
wire \exec|a|Add1~9 ;
wire \exec|a|Add1~11 ;
wire \exec|a|Add1~13 ;
wire \exec|a|Add1~15 ;
wire \exec|a|Add1~17 ;
wire \exec|a|Add1~19 ;
wire \exec|a|Add1~21 ;
wire \exec|a|Add1~23 ;
wire \exec|a|Add1~24_combout ;
wire \exec|a|Mux68~3_combout ;
wire \exec|a|Mux68~4_combout ;
wire \exec|a|Add0~1 ;
wire \exec|a|Add0~3 ;
wire \exec|a|Add0~5 ;
wire \exec|a|Add0~7 ;
wire \exec|a|Add0~9 ;
wire \exec|a|Add0~11 ;
wire \exec|a|Add0~13 ;
wire \exec|a|Add0~15 ;
wire \exec|a|Add0~17 ;
wire \exec|a|Add0~19 ;
wire \exec|a|Add0~21 ;
wire \exec|a|Add0~23 ;
wire \exec|a|Add0~24_combout ;
wire \exec|a|Mux68~5_combout ;
wire \exec|a|Mux68~6_combout ;
wire \exec|alu_src_mux_a|Mux3~0_combout ;
wire \decode|ar~66_combout ;
wire \decode|ar~67_combout ;
wire \decode|r1[13]~feeder_combout ;
wire \decode|r0[13]~feeder_combout ;
wire \decode|ar~68_combout ;
wire \decode|ar~69_combout ;
wire \decode|ar~70_combout ;
wire \exec|alu_src_mux_b|Mux2~0_combout ;
wire \exec|alu_src_mux_a|Mux2~1_combout ;
wire \exec|a|Add0~25 ;
wire \exec|a|Add0~26_combout ;
wire \exec|data_register~109_combout ;
wire \exec|data_register[10]~74_combout ;
wire \exec|data_register[13]~125_combout ;
wire \exec|data_register[13]~104_combout ;
wire \exec|alu_src_mux_a|Mux15~1_combout ;
wire \exec|alu_src_mux_a|Mux14~0_combout ;
wire \exec|a|Mux30~15_combout ;
wire \exec|alu_src_mux_a|Mux12~0_combout ;
wire \decode|br~27_combout ;
wire \decode|br~28_combout ;
wire \decode|br~25_combout ;
wire \decode|br~26_combout ;
wire \decode|br~29_combout ;
wire \exec|alu_src_mux_a|Mux10~0_combout ;
wire \exec|a|Mux2~3_combout ;
wire \exec|alu_src_mux_a|Mux11~0_combout ;
wire \decode|br~17_combout ;
wire \decode|br~18_combout ;
wire \decode|br~15_combout ;
wire \decode|br~16_combout ;
wire \decode|br~19_combout ;
wire \exec|alu_src_mux_a|Mux13~0_combout ;
wire \exec|a|Mux30~3_combout ;
wire \exec|a|Mux2~4_combout ;
wire \exec|a|Mux2~20_combout ;
wire \exec|a|Mux2~21_combout ;
wire \exec|data_register[13]~99_combout ;
wire \exec|alu_src_mux_a|Mux1~1_combout ;
wire \exec|alu_src_mux_b|Mux1~0_combout ;
wire \exec|a|Add0~27 ;
wire \exec|a|Add0~28_combout ;
wire \exec|data_register~118_combout ;
wire \exec|a|Mux30~18_combout ;
wire \exec|a|Mux16~6_combout ;
wire \exec|alu_src_mux_a|Mux9~0_combout ;
wire \exec|a|Mux2~11_combout ;
wire \exec|a|Mux30~21_combout ;
wire \exec|a|Mux16~7_combout ;
wire \exec|a|Mux30~30_combout ;
wire \exec|data_register[13]~124_combout ;
wire \exec|data_register[13]~100_combout ;
wire \exec|alu_src_mux_a|Mux8~0_combout ;
wire \exec|alu_src_mux_a|Mux6~0_combout ;
wire \exec|a|Mux30~14_combout ;
wire \exec|alu_src_mux_a|Mux5~0_combout ;
wire \exec|alu_src_mux_a|Mux7~0_combout ;
wire \exec|a|Mux2~12_combout ;
wire \exec|a|Mux30~22_combout ;
wire \exec|alu_src_mux_a|Mux4~0_combout ;
wire \exec|a|Mux2~6_combout ;
wire \exec|a|Mux2~10_combout ;
wire \exec|a|Mux30~17_combout ;
wire \exec|a|Mux16~4_combout ;
wire \exec|a|Mux30~13_combout ;
wire \exec|a|Mux32~40_combout ;
wire \exec|data_register~111_combout ;
wire \exec|data_register~112_combout ;
wire \exec|data_register~113_combout ;
wire \exec|data_register~114_combout ;
wire \exec|a|Mux30~19_combout ;
wire \exec|a|Mux30~20_combout ;
wire \exec|a|Mux16~5_combout ;
wire \exec|data_register[2]~31_combout ;
wire \exec|data_register[2]~28_combout ;
wire \exec|a|Add1~25 ;
wire \exec|a|Add1~27 ;
wire \exec|a|Add1~28_combout ;
wire \exec|data_register[2]~29_combout ;
wire \exec|data_register~115_combout ;
wire \exec|data_register~116_combout ;
wire \exec|data_register~117_combout ;
wire \exec|data_register~119_combout ;
wire \exec|data_register~12_combout ;
wire \decode|r0~16_combout ;
wire \decode|r1[14]~feeder_combout ;
wire \decode|r0[14]~feeder_combout ;
wire \decode|br~67_combout ;
wire \decode|br~68_combout ;
wire \decode|br~65_combout ;
wire \decode|br~66_combout ;
wire \decode|br~69_combout ;
wire \exec|alu_src_mux_a|Mux1~0_combout ;
wire \exec|a|Mux30~16_combout ;
wire \exec|a|Mux30~5_combout ;
wire \exec|a|Mux2~5_combout ;
wire \exec|a|Mux30~8_combout ;
wire \exec|a|Mux2~7_combout ;
wire \exec|a|Mux2~18_combout ;
wire \exec|data_register~101_combout ;
wire \exec|data_register~102_combout ;
wire \exec|data_register~103_combout ;
wire \exec|data_register~105_combout ;
wire \exec|a|Mux2~8_combout ;
wire \exec|a|Mux2~9_combout ;
wire \exec|a|Mux2~19_combout ;
wire \exec|a|Add1~26_combout ;
wire \exec|data_register~106_combout ;
wire \exec|data_register~107_combout ;
wire \exec|data_register~108_combout ;
wire \exec|data_register~110_combout ;
wire \decode|r0~15_combout ;
wire \decode|br~72_combout ;
wire \decode|br~73_combout ;
wire \decode|br~70_combout ;
wire \decode|br~71_combout ;
wire \decode|br~74_combout ;
wire \exec|alu_src_mux_a|Mux2~0_combout ;
wire \exec|a|Mux32~2_combout ;
wire \exec|a|Mux32~3_combout ;
wire \exec|a|Mux34~4_combout ;
wire \exec|a|shift~22_combout ;
wire \exec|a|shift~23_combout ;
wire \exec|a|Mux2~0_combout ;
wire \exec|a|Mux30~6_combout ;
wire \exec|a|Mux2~2_combout ;
wire \exec|a|Mux30~10_combout ;
wire \exec|a|Mux30~11_combout ;
wire \exec|a|Mux18~1_combout ;
wire \exec|a|Mux30~2_combout ;
wire \exec|a|Mux30~4_combout ;
wire \exec|a|Mux2~1_combout ;
wire \exec|a|Mux30~9_combout ;
wire \exec|a|Mux18~0_combout ;
wire \exec|a|Mux18~2_combout ;
wire \exec|a|Mux32~37_combout ;
wire \exec|a|Mux3~1_combout ;
wire \exec|a|Mux3~0_combout ;
wire \exec|a|Mux3~2_combout ;
wire \exec|a|Mux68~7_combout ;
wire \exec|a|Mux68~8_combout ;
wire \exec|a|Mux68~9_combout ;
wire \fetch_mem_access|program_counter~25_combout ;
wire \fetch_mem_access|program_counter~26_combout ;
wire \fetch_mem_access|program_counter_pre[12]~41 ;
wire \fetch_mem_access|program_counter_pre[13]~42_combout ;
wire \fetch_mem_access|program_counter~27_combout ;
wire \fetch_mem_access|program_counter~28_combout ;
wire \fetch_mem_access|program_counter_pre[13]~43 ;
wire \fetch_mem_access|program_counter_pre[14]~44_combout ;
wire \fetch_mem_access|program_counter~29_combout ;
wire \fetch_mem_access|program_counter~30_combout ;
wire \fetch_mem_access|program_counter_pre[14]~45 ;
wire \fetch_mem_access|program_counter_pre[15]~46_combout ;
wire \exec|alu_src_mux_a|Mux0~0_combout ;
wire \exec|a|Mux32~11_combout ;
wire \exec|a|Mux32~35_combout ;
wire \exec|a|Mux32~39_combout ;
wire \exec|a|Mux11~0_combout ;
wire \exec|a|Mux35~1_combout ;
wire \exec|a|Mux2~14_combout ;
wire \exec|a|Mux2~15_combout ;
wire \exec|a|Mux2~13_combout ;
wire \exec|a|Mux19~1_combout ;
wire \exec|a|Mux2~17_combout ;
wire \exec|a|Mux2~16_combout ;
wire \exec|a|Mux19~0_combout ;
wire \exec|a|Mux19~2_combout ;
wire \exec|a|Mux42~0_combout ;
wire \exec|a|Mux4~0_combout ;
wire \exec|a|Mux69~7_combout ;
wire \exec|a|shift~20_combout ;
wire \exec|a|shift~21_combout ;
wire \exec|a|Mux69~8_combout ;
wire \exec|a|Mux69~2_combout ;
wire \exec|a|Add1~22_combout ;
wire \exec|a|Mux69~3_combout ;
wire \exec|a|Mux69~4_combout ;
wire \exec|a|Add0~22_combout ;
wire \exec|a|Mux69~5_combout ;
wire \exec|a|Mux69~6_combout ;
wire \exec|a|Mux69~9_combout ;
wire \fetch_mem_access|mem_address_mux|res[11]~11_combout ;
wire \decode|r0~3_combout ;
wire \decode|r5[1]~feeder_combout ;
wire \decode|ar~6_combout ;
wire \decode|ar~7_combout ;
wire \decode|ar~8_combout ;
wire \decode|ar~9_combout ;
wire \decode|ar~10_combout ;
wire \fetch_mem_access|instruction_register~2_combout ;
wire \exec|alu_src_mux_b|Mux14~0_combout ;
wire \exec|a|Mux32~20_combout ;
wire \exec|a|Mux32~12_combout ;
wire \exec|a|Mux33~2_combout ;
wire \exec|a|concat~2_combout ;
wire \exec|a|Add0~18_combout ;
wire \exec|data_register[2]~33_combout ;
wire \exec|data_register[2]~34_combout ;
wire \exec|a|Add1~18_combout ;
wire \exec|data_register~83_combout ;
wire \exec|data_register~84_combout ;
wire \exec|a|Mux2~23_combout ;
wire \exec|a|Mux2~22_combout ;
wire \exec|data_register[2]~25_combout ;
wire \exec|data_register[10]~76_combout ;
wire \exec|data_register[10]~80_combout ;
wire \exec|a|Mux30~28_combout ;
wire \exec|data_register~75_combout ;
wire \exec|a|Mux32~22_combout ;
wire \exec|data_register[10]~123_combout ;
wire \exec|data_register[10]~77_combout ;
wire \exec|a|Mux32~9_combout ;
wire \exec|a|Mux32~15_combout ;
wire \exec|a|Mux32~14_combout ;
wire \exec|a|Mux33~1_combout ;
wire \exec|data_register~78_combout ;
wire \exec|data_register~79_combout ;
wire \exec|a|Mux2~24_combout ;
wire \exec|data_register~81_combout ;
wire \exec|data_register~82_combout ;
wire \exec|data_register~85_combout ;
wire \exec|data_register~86_combout ;
wire \exec|data_register~88_combout ;
wire \fetch_mem_access|program_counter~19_combout ;
wire \fetch_mem_access|program_counter~20_combout ;
wire \fetch_mem_access|mem_address_mux|res[9]~9_combout ;
wire \decode|r0~0_combout ;
wire \decode|ar~1_combout ;
wire \decode|ar~2_combout ;
wire \decode|ar~3_combout ;
wire \decode|ar~4_combout ;
wire \decode|ar~5_combout ;
wire \fetch_mem_access|instruction_register~0_combout ;
wire \exec|alu_src_mux_b|Mux15~0_combout ;
wire \exec|a|Mux65~11_combout ;
wire \exec|a|Mux65~12_combout ;
wire \exec|a|Mux65~6_combout ;
wire \exec|a|Mux65~0_combout ;
wire \exec|a|Mux65~7_combout ;
wire \exec|a|Mux65~8_combout ;
wire \exec|a|Mux65~9_combout ;
wire \decode|ar~78_combout ;
wire \decode|ar~79_combout ;
wire \decode|ar~76_combout ;
wire \decode|ar~77_combout ;
wire \decode|ar~80_combout ;
wire \exec|alu_src_mux_b|Mux0~0_combout ;
wire \exec|a|Mux65~3_combout ;
wire \exec|a|Add0~29 ;
wire \exec|a|Add0~30_combout ;
wire \exec|a|Add1~29 ;
wire \exec|a|Add1~30_combout ;
wire \exec|a|Mux65~4_combout ;
wire \exec|a|Mux65~1_combout ;
wire \exec|a|Mux65~2_combout ;
wire \exec|a|Mux65~5_combout ;
wire \exec|a|Mux65~13_combout ;
wire \decode|r0~17_combout ;
wire \decode|br~75_combout ;
wire \decode|br~76_combout ;
wire \decode|br~77_combout ;
wire \decode|br~78_combout ;
wire \decode|br~79_combout ;
wire \exec|alu_src_mux_a|Mux0~1_combout ;
wire \exec|a|Mux39~1_combout ;
wire \exec|a|Mux32~31_combout ;
wire \exec|a|Mux32~32_combout ;
wire \exec|a|Mux39~0_combout ;
wire \exec|a|Mux39~2_combout ;
wire \exec|a|Mux32~36_combout ;
wire \exec|a|Mux16~2_combout ;
wire \exec|a|shift~14_combout ;
wire \exec|a|shift~15_combout ;
wire \exec|a|shift~16_combout ;
wire \exec|a|Mux15~3_combout ;
wire \exec|a|Mux23~0_combout ;
wire \exec|a|Mux8~0_combout ;
wire \exec|a|Mux73~4_combout ;
wire \exec|a|Mux73~5_combout ;
wire \exec|a|Mux73~8_combout ;
wire \exec|a|Add1~14_combout ;
wire \exec|a|Mux73~10_combout ;
wire \exec|a|Mux73~6_combout ;
wire \exec|a|Add0~14_combout ;
wire \exec|a|Mux73~7_combout ;
wire \exec|a|Mux73~9_combout ;
wire \exec|a|Mux73~11_combout ;
wire \fetch_mem_access|program_counter~15_combout ;
wire \fetch_mem_access|program_counter~16_combout ;
wire \fetch_mem_access|mem_address_mux|res[7]~7_combout ;
wire \fetch_mem_access|instruction_register~9_combout ;
wire \decode|br~35_combout ;
wire \decode|br~36_combout ;
wire \decode|br~37_combout ;
wire \decode|br~38_combout ;
wire \decode|br~39_combout ;
wire \exec|alu_src_mux_a|Mux9~1_combout ;
wire \exec|a|Add0~12_combout ;
wire \exec|data_register~72_combout ;
wire \exec|data_register[5]~47_combout ;
wire \exec|data_register[5]~58_combout ;
wire \exec|data_register[5]~122_combout ;
wire \exec|a|Add1~12_combout ;
wire \exec|data_register~68_combout ;
wire \exec|data_register~69_combout ;
wire \exec|data_register[5]~48_combout ;
wire \exec|a|Mux32~26_combout ;
wire \exec|a|Mux32~38_combout ;
wire \exec|a|Mux32~28_combout ;
wire \exec|a|Mux32~23_combout ;
wire \exec|a|Mux32~13_combout ;
wire \exec|a|Mux32~29_combout ;
wire \exec|a|Mux32~30_combout ;
wire \exec|data_register[5]~53_combout ;
wire \exec|data_register[5]~121_combout ;
wire \exec|a|Mux30~27_combout ;
wire \exec|data_register~63_combout ;
wire \exec|a|Mux32~27_combout ;
wire \exec|data_register[5]~50_combout ;
wire \exec|data_register[2]~21_combout ;
wire \exec|a|Mux32~25_combout ;
wire \exec|data_register~64_combout ;
wire \exec|data_register~65_combout ;
wire \exec|data_register~66_combout ;
wire \exec|data_register~67_combout ;
wire \exec|data_register~70_combout ;
wire \exec|data_register~71_combout ;
wire \exec|data_register~73_combout ;
wire \fetch_mem_access|program_counter~13_combout ;
wire \fetch_mem_access|program_counter~14_combout ;
wire \fetch_mem_access|mem_address_mux|res[6]~6_combout ;
wire \fetch_mem_access|instruction_register~11_combout ;
wire \control|comb~5_combout ;
wire \control|always1~1_combout ;
wire \exec|alu_src_mux_a|Mux10~1_combout ;
wire \exec|a|Add0~10_combout ;
wire \exec|data_register~61_combout ;
wire \exec|a|Add1~10_combout ;
wire \exec|data_register~56_combout ;
wire \exec|data_register~57_combout ;
wire \exec|a|Mux32~10_combout ;
wire \exec|a|Mux45~0_combout ;
wire \exec|a|Mux45~1_combout ;
wire \exec|a|Mux33~0_combout ;
wire \exec|data_register~49_combout ;
wire \exec|a|Mux30~26_combout ;
wire \exec|a|Mux32~18_combout ;
wire \exec|data_register~51_combout ;
wire \exec|data_register~52_combout ;
wire \exec|data_register~54_combout ;
wire \exec|data_register~55_combout ;
wire \exec|data_register~59_combout ;
wire \exec|data_register~60_combout ;
wire \exec|data_register~62_combout ;
wire \fetch_mem_access|mem_address_mux|res[5]~5_combout ;
wire \decode|ar~16_combout ;
wire \decode|ar~17_combout ;
wire \decode|ar~18_combout ;
wire \decode|ar~19_combout ;
wire \decode|ar~20_combout ;
wire \fetch_mem_access|instruction_register~4_combout ;
wire \exec|alu_src_mux_b|Mux12~0_combout ;
wire \exec|a|concat~1_combout ;
wire \exec|a|Add0~6_combout ;
wire \exec|a|Add1~6_combout ;
wire \exec|data_register~43_combout ;
wire \exec|data_register~44_combout ;
wire \exec|a|Mux15~1_combout ;
wire \exec|a|Mux15~0_combout ;
wire \exec|data_register[2]~24_combout ;
wire \exec|a|Mux15~2_combout ;
wire \exec|a|Mux30~25_combout ;
wire \exec|a|Mux35~0_combout ;
wire \exec|data_register[2]~15_combout ;
wire \exec|data_register[2]~16_combout ;
wire \exec|a|Mux32~34_combout ;
wire \exec|data_register[2]~17_combout ;
wire \exec|a|Mux32~33_combout ;
wire \exec|data_register[2]~18_combout ;
wire \exec|data_register[2]~120_combout ;
wire \exec|data_register~37_combout ;
wire \exec|data_register~38_combout ;
wire \exec|data_register~39_combout ;
wire \exec|data_register~40_combout ;
wire \exec|data_register~41_combout ;
wire \exec|data_register~42_combout ;
wire \exec|data_register~45_combout ;
wire \exec|data_register~46_combout ;
wire \fetch_mem_access|program_counter~7_combout ;
wire \fetch_mem_access|program_counter~8_combout ;
wire \fetch_mem_access|mem_address_mux|res[3]~3_combout ;
wire \fetch_mem_access|instruction_register~7_combout ;
wire \control|op_alu[1]~2_combout ;
wire \exec|a|Add1~8_combout ;
wire \exec|a|Mux76~10_combout ;
wire \exec|a|Mux76~8_combout ;
wire \exec|a|Mux76~6_combout ;
wire \exec|a|Add0~8_combout ;
wire \exec|a|Mux76~7_combout ;
wire \exec|a|Mux76~9_combout ;
wire \exec|a|Mux32~5_combout ;
wire \exec|a|Mux32~6_combout ;
wire \exec|a|Mux32~7_combout ;
wire \exec|a|Mux34~2_combout ;
wire \exec|a|Mux32~4_combout ;
wire \exec|a|Mux34~3_combout ;
wire \exec|a|Mux42~1_combout ;
wire \exec|a|shift~10_combout ;
wire \exec|a|shift~11_combout ;
wire \exec|a|shift~12_combout ;
wire \exec|a|shift~13_combout ;
wire \exec|a|Mux11~1_combout ;
wire \exec|a|Mux26~1_combout ;
wire \exec|a|Mux26~0_combout ;
wire \exec|a|Mux26~2_combout ;
wire \exec|a|Mux76~4_combout ;
wire \exec|a|Mux76~5_combout ;
wire \exec|a|Mux76~11_combout ;
wire \decode|r0~6_combout ;
wire \decode|ar~23_combout ;
wire \decode|ar~24_combout ;
wire \decode|ar~21_combout ;
wire \decode|ar~22_combout ;
wire \decode|ar~25_combout ;
wire \fetch_mem_access|instruction_register~5_combout ;
wire \control|op_alu[0]~1_combout ;
wire \exec|data_register[2]~13_combout ;
wire \exec|a|Add1~16_combout ;
wire \exec|a|Mux72~2_combout ;
wire \exec|a|Mux72~3_combout ;
wire \exec|a|Add0~16_combout ;
wire \exec|a|Mux72~4_combout ;
wire \exec|a|Mux72~5_combout ;
wire \exec|a|Mux72~6_combout ;
wire \exec|a|Mux38~0_combout ;
wire \exec|a|Mux30~31_combout ;
wire \exec|a|shift~17_combout ;
wire \exec|a|shift~18_combout ;
wire \exec|a|shift~19_combout ;
wire \exec|a|Mux7~0_combout ;
wire \exec|a|Mux30~7_combout ;
wire \exec|a|Mux22~0_combout ;
wire \exec|a|Mux22~1_combout ;
wire \exec|a|Mux72~7_combout ;
wire \exec|a|Mux72~8_combout ;
wire \exec|a|Mux72~9_combout ;
wire \decode|r0~10_combout ;
wire \decode|ar~41_combout ;
wire \decode|ar~42_combout ;
wire \decode|ar~43_combout ;
wire \decode|ar~44_combout ;
wire \decode|ar~45_combout ;
wire \fetch_mem_access|instruction_register~10_combout ;
wire \control|Mux1~0_combout ;
wire \control|op_branch~0_combout ;
wire \control|comb~3_combout ;
wire \control|comb~2_combout ;
wire \control|op_branch~combout ;
wire \fetch_mem_access|program_counter~6_combout ;
wire \fetch_mem_access|program_counter_pre[2]~20_combout ;
wire \exec|alu_src_mux_a|Mux13~1_combout ;
wire \exec|a|Add0~4_combout ;
wire \exec|a|concat~0_combout ;
wire \exec|a|Add1~4_combout ;
wire \exec|data_register~30_combout ;
wire \exec|data_register~32_combout ;
wire \exec|a|Mux16~1_combout ;
wire \exec|a|Mux16~0_combout ;
wire \exec|a|Mux16~3_combout ;
wire \exec|a|Mux30~23_combout ;
wire \exec|a|Mux30~24_combout ;
wire \exec|data_register~19_combout ;
wire \exec|a|Mux32~24_combout ;
wire \exec|data_register~20_combout ;
wire \exec|data_register~22_combout ;
wire \exec|data_register~23_combout ;
wire \exec|data_register~26_combout ;
wire \exec|data_register~27_combout ;
wire \exec|data_register~35_combout ;
wire \exec|data_register~36_combout ;
wire \decode|r0~4_combout ;
wire \decode|ar~13_combout ;
wire \decode|ar~14_combout ;
wire \decode|ar~11_combout ;
wire \decode|ar~12_combout ;
wire \decode|ar~15_combout ;
wire \fetch_mem_access|instruction_register~3_combout ;
wire \exec|alu_src_mux_b|Mux13~0_combout ;
wire \exec|data_register[10]~87_combout ;
wire \exec|a|Add0~20_combout ;
wire \exec|a|concat~3_combout ;
wire \exec|a|Mux30~29_combout ;
wire \exec|data_register~89_combout ;
wire \exec|data_register~90_combout ;
wire \exec|data_register~91_combout ;
wire \exec|data_register~92_combout ;
wire \exec|data_register~93_combout ;
wire \exec|a|Add1~20_combout ;
wire \exec|data_register~94_combout ;
wire \exec|data_register~95_combout ;
wire \exec|data_register~96_combout ;
wire \exec|data_register~97_combout ;
wire \exec|data_register~98_combout ;
wire \decode|r0~12_combout ;
wire \decode|ar~51_combout ;
wire \decode|ar~52_combout ;
wire \decode|ar~53_combout ;
wire \decode|ar~54_combout ;
wire \decode|ar~55_combout ;
wire \fetch_mem_access|instruction_register~12_combout ;
wire \control|always1~0_combout ;
wire \control|comb~4_combout ;
wire \decode|r0~8_combout ;
wire \decode|ar~33_combout ;
wire \decode|ar~34_combout ;
wire \decode|ar~31_combout ;
wire \decode|ar~32_combout ;
wire \decode|ar~35_combout ;
wire \fetch_mem_access|instruction_register~8_combout ;
wire \control|op_alu[3]~4_combout ;
wire \exec|a|Mux79~2_combout ;
wire \exec|a|Add1~2_combout ;
wire \exec|a|Mux79~3_combout ;
wire \exec|a|Mux79~4_combout ;
wire \exec|a|Add0~2_combout ;
wire \exec|a|Mux79~5_combout ;
wire \exec|a|Mux79~6_combout ;
wire \exec|a|Mux29~1_combout ;
wire \exec|a|Mux29~0_combout ;
wire \exec|a|Mux29~2_combout ;
wire \exec|a|Mux14~0_combout ;
wire \exec|a|Mux45~2_combout ;
wire \exec|a|Mux32~17_combout ;
wire \exec|a|Mux32~16_combout ;
wire \exec|a|Mux45~3_combout ;
wire \exec|a|Mux45~4_combout ;
wire \exec|a|Mux79~7_combout ;
wire \exec|a|Mux32~21_combout ;
wire \exec|a|Mux32~19_combout ;
wire \exec|a|Mux62~0_combout ;
wire \exec|a|Mux62~1_combout ;
wire \exec|a|shift~9_combout ;
wire \exec|a|Mux79~8_combout ;
wire \exec|a|Mux79~9_combout ;
wire \fetch_mem_access|program_counter~3_combout ;
wire \fetch_mem_access|program_counter~4_combout ;
wire \fetch_mem_access|mem_address_mux|res[1]~1_combout ;
wire \fetch_mem_access|instruction_register~15_combout ;
wire \control|op_alu[2]~3_combout ;
wire \exec|a|Mux80~4_combout ;
wire \exec|a|Add1~0_combout ;
wire \exec|a|Add0~0_combout ;
wire \exec|a|Mux80~5_combout ;
wire \exec|a|Mux80~2_combout ;
wire \exec|a|Mux80~3_combout ;
wire \exec|a|Mux80~6_combout ;
wire \exec|a|shift~7_combout ;
wire \exec|a|Mux32~8_combout ;
wire \exec|a|shift~3_combout ;
wire \exec|a|shift~4_combout ;
wire \exec|a|shift~5_combout ;
wire \exec|a|Mux46~3_combout ;
wire \exec|a|shift~8_combout ;
wire \exec|a|shift~24_combout ;
wire \exec|a|shift~2_combout ;
wire \exec|a|Mux46~0_combout ;
wire \exec|a|Mux46~1_combout ;
wire \exec|a|Mux46~2_combout ;
wire \exec|a|Mux80~7_combout ;
wire \exec|a|Mux30~12_combout ;
wire \exec|a|Mux80~8_combout ;
wire \exec|a|Mux80~10_combout ;
wire \fetch_mem_access|program_counter~0_combout ;
wire \fetch_mem_access|program_counter~1_combout ;
wire \fetch_mem_access|mem_address_mux|res[0]~0_combout ;
wire \fetch_mem_access|instruction_register~13_combout ;
wire \decode|ar~63_combout ;
wire \decode|ar~64_combout ;
wire \decode|ar~61_combout ;
wire \decode|ar~62_combout ;
wire \decode|ar~65_combout ;
wire \fetch_mem_access|instruction_register~14_combout ;
wire \decode|ar~71_combout ;
wire \decode|ar~72_combout ;
wire \decode|ar~73_combout ;
wire \decode|ar~74_combout ;
wire \decode|ar~75_combout ;
wire \fetch_mem_access|instruction_register~16_combout ;
wire \control|op_mem_src~1_combout ;
wire \control|op_mem_write~0_combout ;
wire \control|op_mem_write~q ;
wire \fetch_mem_access|instruction_register~6_combout ;
wire \control|phase_counter~3_combout ;
wire \control|phase_counter~5_combout ;
wire \control|phase_counter[0]~0_combout ;
wire \fetch_mem_access|mem_address_mux|res[12]~12_combout ;
wire \fetch_mem_access|mem_address_mux|res[13]~13_combout ;
wire \fetch_mem_access|mem_address_mux|res[14]~14_combout ;
wire \fetch_mem_access|mem_address_mux|res[15]~15_combout ;
wire [15:0] \fetch_mem_access|program_counter ;
wire [15:0] \exec|data_register ;
wire [15:0] \fetch_mem_access|memory|altsyncram_component|auto_generated|q_a ;
wire [15:0] \decode|ar ;
wire [15:0] \fetch_mem_access|program_counter_pre ;
wire [15:0] \decode|br ;
wire [2:0] \control|phase_counter ;
wire [15:0] \fetch_mem_access|instruction_register ;
wire [15:0] \decode|r0 ;
wire [15:0] \decode|r1 ;
wire [15:0] \decode|rs ;
wire [15:0] \decode|rd ;
wire [15:0] \decode|r5 ;
wire [15:0] \decode|r6 ;
wire [15:0] \decode|r4 ;
wire [15:0] \decode|r7 ;
wire [15:0] \decode|r2 ;
wire [15:0] \decode|r3 ;
wire [1:0] \control|op_res ;
wire [1:0] \control|op_alu_src_a ;
wire [1:0] \control|op_alu_src_b ;
wire [3:0] \control|op_alu ;

wire [1:0] \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;

assign \fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [0] = \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [1] = \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [2] = \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [3] = \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [4] = \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [5] = \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [6] = \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [7] = \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [8] = \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [9] = \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [10] = \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [11] = \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [12] = \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [13] = \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [14] = \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [15] = \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \phase[0]~output (
	.i(\control|phase_counter [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\phase[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \phase[0]~output .bus_hold = "false";
defparam \phase[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N9
cycloneive_io_obuf \phase[1]~output (
	.i(\control|phase_counter [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\phase[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \phase[1]~output .bus_hold = "false";
defparam \phase[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N30
cycloneive_io_obuf \phase[2]~output (
	.i(!\control|phase_counter [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\phase[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \phase[2]~output .bus_hold = "false";
defparam \phase[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \program_counter[0]~output (
	.i(\fetch_mem_access|program_counter [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\program_counter[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \program_counter[0]~output .bus_hold = "false";
defparam \program_counter[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \program_counter[1]~output (
	.i(\fetch_mem_access|program_counter [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\program_counter[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \program_counter[1]~output .bus_hold = "false";
defparam \program_counter[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \program_counter[2]~output (
	.i(\fetch_mem_access|program_counter [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\program_counter[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \program_counter[2]~output .bus_hold = "false";
defparam \program_counter[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N23
cycloneive_io_obuf \program_counter[3]~output (
	.i(\fetch_mem_access|program_counter [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\program_counter[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \program_counter[3]~output .bus_hold = "false";
defparam \program_counter[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \program_counter[4]~output (
	.i(\fetch_mem_access|program_counter [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\program_counter[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \program_counter[4]~output .bus_hold = "false";
defparam \program_counter[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y43_N2
cycloneive_io_obuf \program_counter[5]~output (
	.i(\fetch_mem_access|program_counter [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\program_counter[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \program_counter[5]~output .bus_hold = "false";
defparam \program_counter[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
cycloneive_io_obuf \program_counter[6]~output (
	.i(\fetch_mem_access|program_counter [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\program_counter[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \program_counter[6]~output .bus_hold = "false";
defparam \program_counter[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \program_counter[7]~output (
	.i(\fetch_mem_access|program_counter [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\program_counter[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \program_counter[7]~output .bus_hold = "false";
defparam \program_counter[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \program_counter[8]~output (
	.i(\fetch_mem_access|program_counter [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\program_counter[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \program_counter[8]~output .bus_hold = "false";
defparam \program_counter[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \program_counter[9]~output (
	.i(\fetch_mem_access|program_counter [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\program_counter[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \program_counter[9]~output .bus_hold = "false";
defparam \program_counter[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \program_counter[10]~output (
	.i(\fetch_mem_access|program_counter [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\program_counter[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \program_counter[10]~output .bus_hold = "false";
defparam \program_counter[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \program_counter[11]~output (
	.i(\fetch_mem_access|program_counter [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\program_counter[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \program_counter[11]~output .bus_hold = "false";
defparam \program_counter[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \program_counter[12]~output (
	.i(\fetch_mem_access|program_counter [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\program_counter[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \program_counter[12]~output .bus_hold = "false";
defparam \program_counter[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \program_counter[13]~output (
	.i(\fetch_mem_access|program_counter [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\program_counter[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \program_counter[13]~output .bus_hold = "false";
defparam \program_counter[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \program_counter[14]~output (
	.i(\fetch_mem_access|program_counter [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\program_counter[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \program_counter[14]~output .bus_hold = "false";
defparam \program_counter[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N16
cycloneive_io_obuf \program_counter[15]~output (
	.i(\fetch_mem_access|program_counter [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\program_counter[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \program_counter[15]~output .bus_hold = "false";
defparam \program_counter[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \instruction_register[0]~output (
	.i(\fetch_mem_access|instruction_register [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_register[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_register[0]~output .bus_hold = "false";
defparam \instruction_register[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \instruction_register[1]~output (
	.i(\fetch_mem_access|instruction_register [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_register[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_register[1]~output .bus_hold = "false";
defparam \instruction_register[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N16
cycloneive_io_obuf \instruction_register[2]~output (
	.i(\fetch_mem_access|instruction_register [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_register[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_register[2]~output .bus_hold = "false";
defparam \instruction_register[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N2
cycloneive_io_obuf \instruction_register[3]~output (
	.i(\fetch_mem_access|instruction_register [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_register[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_register[3]~output .bus_hold = "false";
defparam \instruction_register[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y43_N2
cycloneive_io_obuf \instruction_register[4]~output (
	.i(\fetch_mem_access|instruction_register [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_register[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_register[4]~output .bus_hold = "false";
defparam \instruction_register[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \instruction_register[5]~output (
	.i(\fetch_mem_access|instruction_register [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_register[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_register[5]~output .bus_hold = "false";
defparam \instruction_register[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \instruction_register[6]~output (
	.i(\fetch_mem_access|instruction_register [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_register[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_register[6]~output .bus_hold = "false";
defparam \instruction_register[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N23
cycloneive_io_obuf \instruction_register[7]~output (
	.i(\fetch_mem_access|instruction_register [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_register[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_register[7]~output .bus_hold = "false";
defparam \instruction_register[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \instruction_register[8]~output (
	.i(\fetch_mem_access|instruction_register [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_register[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_register[8]~output .bus_hold = "false";
defparam \instruction_register[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N9
cycloneive_io_obuf \instruction_register[9]~output (
	.i(\fetch_mem_access|instruction_register [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_register[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_register[9]~output .bus_hold = "false";
defparam \instruction_register[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
cycloneive_io_obuf \instruction_register[10]~output (
	.i(\fetch_mem_access|instruction_register [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_register[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_register[10]~output .bus_hold = "false";
defparam \instruction_register[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \instruction_register[11]~output (
	.i(\fetch_mem_access|instruction_register [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_register[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_register[11]~output .bus_hold = "false";
defparam \instruction_register[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \instruction_register[12]~output (
	.i(\fetch_mem_access|instruction_register [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_register[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_register[12]~output .bus_hold = "false";
defparam \instruction_register[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N23
cycloneive_io_obuf \instruction_register[13]~output (
	.i(\fetch_mem_access|instruction_register [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_register[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_register[13]~output .bus_hold = "false";
defparam \instruction_register[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \instruction_register[14]~output (
	.i(\fetch_mem_access|instruction_register [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_register[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_register[14]~output .bus_hold = "false";
defparam \instruction_register[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \instruction_register[15]~output (
	.i(\fetch_mem_access|instruction_register [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_register[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_register[15]~output .bus_hold = "false";
defparam \instruction_register[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N23
cycloneive_io_obuf \data_register[0]~output (
	.i(\exec|data_register [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_register[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_register[0]~output .bus_hold = "false";
defparam \data_register[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y43_N30
cycloneive_io_obuf \data_register[1]~output (
	.i(\exec|data_register [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_register[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_register[1]~output .bus_hold = "false";
defparam \data_register[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y43_N23
cycloneive_io_obuf \data_register[2]~output (
	.i(\exec|data_register [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_register[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_register[2]~output .bus_hold = "false";
defparam \data_register[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
cycloneive_io_obuf \data_register[3]~output (
	.i(\exec|data_register [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_register[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_register[3]~output .bus_hold = "false";
defparam \data_register[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N30
cycloneive_io_obuf \data_register[4]~output (
	.i(\exec|data_register [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_register[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_register[4]~output .bus_hold = "false";
defparam \data_register[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N9
cycloneive_io_obuf \data_register[5]~output (
	.i(\exec|data_register [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_register[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_register[5]~output .bus_hold = "false";
defparam \data_register[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \data_register[6]~output (
	.i(\exec|data_register [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_register[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_register[6]~output .bus_hold = "false";
defparam \data_register[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N2
cycloneive_io_obuf \data_register[7]~output (
	.i(\exec|data_register [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_register[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_register[7]~output .bus_hold = "false";
defparam \data_register[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N16
cycloneive_io_obuf \data_register[8]~output (
	.i(\exec|data_register [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_register[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_register[8]~output .bus_hold = "false";
defparam \data_register[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \data_register[9]~output (
	.i(\exec|data_register [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_register[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_register[9]~output .bus_hold = "false";
defparam \data_register[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N2
cycloneive_io_obuf \data_register[10]~output (
	.i(\exec|data_register [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_register[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_register[10]~output .bus_hold = "false";
defparam \data_register[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
cycloneive_io_obuf \data_register[11]~output (
	.i(\exec|data_register [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_register[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_register[11]~output .bus_hold = "false";
defparam \data_register[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N9
cycloneive_io_obuf \data_register[12]~output (
	.i(\exec|data_register [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_register[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_register[12]~output .bus_hold = "false";
defparam \data_register[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N9
cycloneive_io_obuf \data_register[13]~output (
	.i(\exec|data_register [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_register[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_register[13]~output .bus_hold = "false";
defparam \data_register[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \data_register[14]~output (
	.i(\exec|data_register [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_register[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_register[14]~output .bus_hold = "false";
defparam \data_register[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N30
cycloneive_io_obuf \data_register[15]~output (
	.i(\exec|data_register [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_register[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_register[15]~output .bus_hold = "false";
defparam \data_register[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N30
cycloneive_io_obuf \mem_read_data[0]~output (
	.i(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_data[0]~output .bus_hold = "false";
defparam \mem_read_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \mem_read_data[1]~output (
	.i(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_data[1]~output .bus_hold = "false";
defparam \mem_read_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N9
cycloneive_io_obuf \mem_read_data[2]~output (
	.i(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_data[2]~output .bus_hold = "false";
defparam \mem_read_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \mem_read_data[3]~output (
	.i(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_data[3]~output .bus_hold = "false";
defparam \mem_read_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \mem_read_data[4]~output (
	.i(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_data[4]~output .bus_hold = "false";
defparam \mem_read_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y43_N2
cycloneive_io_obuf \mem_read_data[5]~output (
	.i(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_data[5]~output .bus_hold = "false";
defparam \mem_read_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \mem_read_data[6]~output (
	.i(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_data[6]~output .bus_hold = "false";
defparam \mem_read_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \mem_read_data[7]~output (
	.i(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_data[7]~output .bus_hold = "false";
defparam \mem_read_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
cycloneive_io_obuf \mem_read_data[8]~output (
	.i(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_data[8]~output .bus_hold = "false";
defparam \mem_read_data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N9
cycloneive_io_obuf \mem_read_data[9]~output (
	.i(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_data[9]~output .bus_hold = "false";
defparam \mem_read_data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \mem_read_data[10]~output (
	.i(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_data[10]~output .bus_hold = "false";
defparam \mem_read_data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
cycloneive_io_obuf \mem_read_data[11]~output (
	.i(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_data[11]~output .bus_hold = "false";
defparam \mem_read_data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N30
cycloneive_io_obuf \mem_read_data[12]~output (
	.i(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_data[12]~output .bus_hold = "false";
defparam \mem_read_data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \mem_read_data[13]~output (
	.i(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_data[13]~output .bus_hold = "false";
defparam \mem_read_data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \mem_read_data[14]~output (
	.i(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_data[14]~output .bus_hold = "false";
defparam \mem_read_data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y17_N23
cycloneive_io_obuf \mem_read_data[15]~output (
	.i(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_read_data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read_data[15]~output .bus_hold = "false";
defparam \mem_read_data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N30
cycloneive_io_obuf \mem_address[0]~output (
	.i(\fetch_mem_access|mem_address_mux|res[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_address[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[0]~output .bus_hold = "false";
defparam \mem_address[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N9
cycloneive_io_obuf \mem_address[1]~output (
	.i(\fetch_mem_access|mem_address_mux|res[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_address[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[1]~output .bus_hold = "false";
defparam \mem_address[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \mem_address[2]~output (
	.i(\fetch_mem_access|mem_address_mux|res[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_address[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[2]~output .bus_hold = "false";
defparam \mem_address[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \mem_address[3]~output (
	.i(\fetch_mem_access|mem_address_mux|res[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_address[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[3]~output .bus_hold = "false";
defparam \mem_address[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \mem_address[4]~output (
	.i(\fetch_mem_access|mem_address_mux|res[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_address[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[4]~output .bus_hold = "false";
defparam \mem_address[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N2
cycloneive_io_obuf \mem_address[5]~output (
	.i(\fetch_mem_access|mem_address_mux|res[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_address[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[5]~output .bus_hold = "false";
defparam \mem_address[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \mem_address[6]~output (
	.i(\fetch_mem_access|mem_address_mux|res[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_address[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[6]~output .bus_hold = "false";
defparam \mem_address[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cycloneive_io_obuf \mem_address[7]~output (
	.i(\fetch_mem_access|mem_address_mux|res[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_address[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[7]~output .bus_hold = "false";
defparam \mem_address[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \mem_address[8]~output (
	.i(\fetch_mem_access|mem_address_mux|res[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_address[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[8]~output .bus_hold = "false";
defparam \mem_address[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \mem_address[9]~output (
	.i(\fetch_mem_access|mem_address_mux|res[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_address[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[9]~output .bus_hold = "false";
defparam \mem_address[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N16
cycloneive_io_obuf \mem_address[10]~output (
	.i(\fetch_mem_access|mem_address_mux|res[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_address[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[10]~output .bus_hold = "false";
defparam \mem_address[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \mem_address[11]~output (
	.i(\fetch_mem_access|mem_address_mux|res[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_address[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[11]~output .bus_hold = "false";
defparam \mem_address[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N9
cycloneive_io_obuf \mem_address[12]~output (
	.i(\fetch_mem_access|mem_address_mux|res[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_address[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[12]~output .bus_hold = "false";
defparam \mem_address[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N2
cycloneive_io_obuf \mem_address[13]~output (
	.i(\fetch_mem_access|mem_address_mux|res[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_address[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[13]~output .bus_hold = "false";
defparam \mem_address[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \mem_address[14]~output (
	.i(\fetch_mem_access|mem_address_mux|res[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_address[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[14]~output .bus_hold = "false";
defparam \mem_address[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \mem_address[15]~output (
	.i(\fetch_mem_access|mem_address_mux|res[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_address[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[15]~output .bus_hold = "false";
defparam \mem_address[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cycloneive_io_obuf \r0[0]~output (
	.i(\decode|r0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[0]~output .bus_hold = "false";
defparam \r0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y43_N2
cycloneive_io_obuf \r0[1]~output (
	.i(\decode|r0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[1]~output .bus_hold = "false";
defparam \r0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N9
cycloneive_io_obuf \r0[2]~output (
	.i(\decode|r0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[2]~output .bus_hold = "false";
defparam \r0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
cycloneive_io_obuf \r0[3]~output (
	.i(\decode|r0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[3]~output .bus_hold = "false";
defparam \r0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \r0[4]~output (
	.i(\decode|r0 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[4]~output .bus_hold = "false";
defparam \r0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N23
cycloneive_io_obuf \r0[5]~output (
	.i(\decode|r0 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[5]~output .bus_hold = "false";
defparam \r0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N30
cycloneive_io_obuf \r0[6]~output (
	.i(\decode|r0 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[6]~output .bus_hold = "false";
defparam \r0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N2
cycloneive_io_obuf \r0[7]~output (
	.i(\decode|r0 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[7]~output .bus_hold = "false";
defparam \r0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N30
cycloneive_io_obuf \r0[8]~output (
	.i(\decode|r0 [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[8]~output .bus_hold = "false";
defparam \r0[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \r0[9]~output (
	.i(\decode|r0 [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[9]~output .bus_hold = "false";
defparam \r0[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \r0[10]~output (
	.i(\decode|r0 [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[10]~output .bus_hold = "false";
defparam \r0[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N9
cycloneive_io_obuf \r0[11]~output (
	.i(\decode|r0 [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[11]~output .bus_hold = "false";
defparam \r0[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \r0[12]~output (
	.i(\decode|r0 [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[12]~output .bus_hold = "false";
defparam \r0[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N30
cycloneive_io_obuf \r0[13]~output (
	.i(\decode|r0 [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[13]~output .bus_hold = "false";
defparam \r0[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \r0[14]~output (
	.i(\decode|r0 [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[14]~output .bus_hold = "false";
defparam \r0[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \r0[15]~output (
	.i(\decode|r0 [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0[15]~output .bus_hold = "false";
defparam \r0[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y13_N9
cycloneive_io_obuf \r1[0]~output (
	.i(\decode|r1 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[0]~output .bus_hold = "false";
defparam \r1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cycloneive_io_obuf \r1[1]~output (
	.i(\decode|r1 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[1]~output .bus_hold = "false";
defparam \r1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \r1[2]~output (
	.i(\decode|r1 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[2]~output .bus_hold = "false";
defparam \r1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y12_N23
cycloneive_io_obuf \r1[3]~output (
	.i(\decode|r1 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[3]~output .bus_hold = "false";
defparam \r1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y43_N2
cycloneive_io_obuf \r1[4]~output (
	.i(\decode|r1 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[4]~output .bus_hold = "false";
defparam \r1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N2
cycloneive_io_obuf \r1[5]~output (
	.i(\decode|r1 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[5]~output .bus_hold = "false";
defparam \r1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cycloneive_io_obuf \r1[6]~output (
	.i(\decode|r1 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[6]~output .bus_hold = "false";
defparam \r1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y13_N2
cycloneive_io_obuf \r1[7]~output (
	.i(\decode|r1 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[7]~output .bus_hold = "false";
defparam \r1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \r1[8]~output (
	.i(\decode|r1 [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[8]~output .bus_hold = "false";
defparam \r1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y12_N16
cycloneive_io_obuf \r1[9]~output (
	.i(\decode|r1 [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[9]~output .bus_hold = "false";
defparam \r1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y13_N16
cycloneive_io_obuf \r1[10]~output (
	.i(\decode|r1 [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[10]~output .bus_hold = "false";
defparam \r1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N16
cycloneive_io_obuf \r1[11]~output (
	.i(\decode|r1 [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[11]~output .bus_hold = "false";
defparam \r1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneive_io_obuf \r1[12]~output (
	.i(\decode|r1 [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[12]~output .bus_hold = "false";
defparam \r1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \r1[13]~output (
	.i(\decode|r1 [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[13]~output .bus_hold = "false";
defparam \r1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \r1[14]~output (
	.i(\decode|r1 [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[14]~output .bus_hold = "false";
defparam \r1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N2
cycloneive_io_obuf \r1[15]~output (
	.i(\decode|r1 [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1[15]~output .bus_hold = "false";
defparam \r1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N22
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N2
cycloneive_lcell_comb \control|phase_counter[1]~1 (
// Equation(s):
// \control|phase_counter[1]~1_combout  = (\reset~input_o  & (\control|phase_counter [2] & (\control|phase_counter [0] $ (\control|phase_counter [1]))))

	.dataa(\reset~input_o ),
	.datab(\control|phase_counter [0]),
	.datac(\control|phase_counter [1]),
	.datad(\control|phase_counter [2]),
	.cin(gnd),
	.combout(\control|phase_counter[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|phase_counter[1]~1 .lut_mask = 16'h2800;
defparam \control|phase_counter[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N3
dffeas \control|phase_counter[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control|phase_counter[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|phase_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control|phase_counter[1] .is_wysiwyg = "true";
defparam \control|phase_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N10
cycloneive_lcell_comb \control|phase_counter~4 (
// Equation(s):
// \control|phase_counter~4_combout  = (\control|phase_counter [1] & ((\control|phase_counter [2]) # (!\control|phase_counter [0]))) # (!\control|phase_counter [1] & (!\control|phase_counter [0] & \control|phase_counter [2]))

	.dataa(gnd),
	.datab(\control|phase_counter [1]),
	.datac(\control|phase_counter [0]),
	.datad(\control|phase_counter [2]),
	.cin(gnd),
	.combout(\control|phase_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|phase_counter~4 .lut_mask = 16'hCF0C;
defparam \control|phase_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneive_lcell_comb \control|Equal10~0 (
// Equation(s):
// \control|Equal10~0_combout  = (\fetch_mem_access|instruction_register [15]) # (\fetch_mem_access|instruction_register [14])

	.dataa(gnd),
	.datab(\fetch_mem_access|instruction_register [15]),
	.datac(gnd),
	.datad(\fetch_mem_access|instruction_register [14]),
	.cin(gnd),
	.combout(\control|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Equal10~0 .lut_mask = 16'hFFCC;
defparam \control|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneive_lcell_comb \fetch_mem_access|program_counter~5 (
// Equation(s):
// \fetch_mem_access|program_counter~5_combout  = (\control|op_res [0] & ((\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [2]))) # (!\control|op_res [0] & (\exec|data_register [2]))

	.dataa(gnd),
	.datab(\exec|data_register [2]),
	.datac(\control|op_res [0]),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\fetch_mem_access|program_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|program_counter~5 .lut_mask = 16'hFC0C;
defparam \fetch_mem_access|program_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N8
cycloneive_lcell_comb \control|Equal12~0 (
// Equation(s):
// \control|Equal12~0_combout  = (\fetch_mem_access|instruction_register [15] & \fetch_mem_access|instruction_register [14])

	.dataa(\fetch_mem_access|instruction_register [15]),
	.datab(gnd),
	.datac(\fetch_mem_access|instruction_register [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\control|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Equal12~0 .lut_mask = 16'hA0A0;
defparam \control|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneive_lcell_comb \control|op_mem_src~0 (
// Equation(s):
// \control|op_mem_src~0_combout  = (\reset~input_o  & (\control|phase_counter [1] & (\control|phase_counter [2] & !\control|phase_counter [0])))

	.dataa(\reset~input_o ),
	.datab(\control|phase_counter [1]),
	.datac(\control|phase_counter [2]),
	.datad(\control|phase_counter [0]),
	.cin(gnd),
	.combout(\control|op_mem_src~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|op_mem_src~0 .lut_mask = 16'h0080;
defparam \control|op_mem_src~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N21
dffeas \control|op_mem_src (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control|op_mem_src~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|op_mem_src~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|op_mem_src .is_wysiwyg = "true";
defparam \control|op_mem_src .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb \fetch_mem_access|mem_address_mux|res[2]~2 (
// Equation(s):
// \fetch_mem_access|mem_address_mux|res[2]~2_combout  = (\control|op_mem_src~q  & ((\exec|data_register [2]))) # (!\control|op_mem_src~q  & (\fetch_mem_access|program_counter [2]))

	.dataa(\fetch_mem_access|program_counter [2]),
	.datab(gnd),
	.datac(\control|op_mem_src~q ),
	.datad(\exec|data_register [2]),
	.cin(gnd),
	.combout(\fetch_mem_access|mem_address_mux|res[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|mem_address_mux|res[2]~2 .lut_mask = 16'hFA0A;
defparam \fetch_mem_access|mem_address_mux|res[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N0
cycloneive_lcell_comb \fetch_mem_access|program_counter_pre[0]~16 (
// Equation(s):
// \fetch_mem_access|program_counter_pre[0]~16_combout  = \fetch_mem_access|program_counter [0] $ (VCC)
// \fetch_mem_access|program_counter_pre[0]~17  = CARRY(\fetch_mem_access|program_counter [0])

	.dataa(\fetch_mem_access|program_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\fetch_mem_access|program_counter_pre[0]~16_combout ),
	.cout(\fetch_mem_access|program_counter_pre[0]~17 ));
// synopsys translate_off
defparam \fetch_mem_access|program_counter_pre[0]~16 .lut_mask = 16'h55AA;
defparam \fetch_mem_access|program_counter_pre[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N2
cycloneive_lcell_comb \fetch_mem_access|program_counter_pre[1]~18 (
// Equation(s):
// \fetch_mem_access|program_counter_pre[1]~18_combout  = (\fetch_mem_access|program_counter [1] & (!\fetch_mem_access|program_counter_pre[0]~17 )) # (!\fetch_mem_access|program_counter [1] & ((\fetch_mem_access|program_counter_pre[0]~17 ) # (GND)))
// \fetch_mem_access|program_counter_pre[1]~19  = CARRY((!\fetch_mem_access|program_counter_pre[0]~17 ) # (!\fetch_mem_access|program_counter [1]))

	.dataa(gnd),
	.datab(\fetch_mem_access|program_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_mem_access|program_counter_pre[0]~17 ),
	.combout(\fetch_mem_access|program_counter_pre[1]~18_combout ),
	.cout(\fetch_mem_access|program_counter_pre[1]~19 ));
// synopsys translate_off
defparam \fetch_mem_access|program_counter_pre[1]~18 .lut_mask = 16'h3C3F;
defparam \fetch_mem_access|program_counter_pre[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N4
cycloneive_lcell_comb \fetch_mem_access|program_counter_pre[2]~20 (
// Equation(s):
// \fetch_mem_access|program_counter_pre[2]~20_combout  = (\fetch_mem_access|program_counter [2] & (\fetch_mem_access|program_counter_pre[1]~19  $ (GND))) # (!\fetch_mem_access|program_counter [2] & (!\fetch_mem_access|program_counter_pre[1]~19  & VCC))
// \fetch_mem_access|program_counter_pre[2]~21  = CARRY((\fetch_mem_access|program_counter [2] & !\fetch_mem_access|program_counter_pre[1]~19 ))

	.dataa(gnd),
	.datab(\fetch_mem_access|program_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_mem_access|program_counter_pre[1]~19 ),
	.combout(\fetch_mem_access|program_counter_pre[2]~20_combout ),
	.cout(\fetch_mem_access|program_counter_pre[2]~21 ));
// synopsys translate_off
defparam \fetch_mem_access|program_counter_pre[2]~20 .lut_mask = 16'hC30C;
defparam \fetch_mem_access|program_counter_pre[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N6
cycloneive_lcell_comb \fetch_mem_access|program_counter_pre[3]~22 (
// Equation(s):
// \fetch_mem_access|program_counter_pre[3]~22_combout  = (\fetch_mem_access|program_counter [3] & (!\fetch_mem_access|program_counter_pre[2]~21 )) # (!\fetch_mem_access|program_counter [3] & ((\fetch_mem_access|program_counter_pre[2]~21 ) # (GND)))
// \fetch_mem_access|program_counter_pre[3]~23  = CARRY((!\fetch_mem_access|program_counter_pre[2]~21 ) # (!\fetch_mem_access|program_counter [3]))

	.dataa(\fetch_mem_access|program_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_mem_access|program_counter_pre[2]~21 ),
	.combout(\fetch_mem_access|program_counter_pre[3]~22_combout ),
	.cout(\fetch_mem_access|program_counter_pre[3]~23 ));
// synopsys translate_off
defparam \fetch_mem_access|program_counter_pre[3]~22 .lut_mask = 16'h5A5F;
defparam \fetch_mem_access|program_counter_pre[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N14
cycloneive_lcell_comb \fetch_mem_access|instruction_register[2]~1 (
// Equation(s):
// \fetch_mem_access|instruction_register[2]~1_combout  = ((!\control|phase_counter [1] & (!\control|phase_counter [0] & \control|phase_counter [2]))) # (!\reset~input_o )

	.dataa(\reset~input_o ),
	.datab(\control|phase_counter [1]),
	.datac(\control|phase_counter [0]),
	.datad(\control|phase_counter [2]),
	.cin(gnd),
	.combout(\fetch_mem_access|instruction_register[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|instruction_register[2]~1 .lut_mask = 16'h5755;
defparam \fetch_mem_access|instruction_register[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N7
dffeas \fetch_mem_access|program_counter_pre[3] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|program_counter_pre[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\fetch_mem_access|instruction_register[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|program_counter_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|program_counter_pre[3] .is_wysiwyg = "true";
defparam \fetch_mem_access|program_counter_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N8
cycloneive_lcell_comb \fetch_mem_access|program_counter_pre[4]~24 (
// Equation(s):
// \fetch_mem_access|program_counter_pre[4]~24_combout  = (\fetch_mem_access|program_counter [4] & (\fetch_mem_access|program_counter_pre[3]~23  $ (GND))) # (!\fetch_mem_access|program_counter [4] & (!\fetch_mem_access|program_counter_pre[3]~23  & VCC))
// \fetch_mem_access|program_counter_pre[4]~25  = CARRY((\fetch_mem_access|program_counter [4] & !\fetch_mem_access|program_counter_pre[3]~23 ))

	.dataa(\fetch_mem_access|program_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_mem_access|program_counter_pre[3]~23 ),
	.combout(\fetch_mem_access|program_counter_pre[4]~24_combout ),
	.cout(\fetch_mem_access|program_counter_pre[4]~25 ));
// synopsys translate_off
defparam \fetch_mem_access|program_counter_pre[4]~24 .lut_mask = 16'hA50A;
defparam \fetch_mem_access|program_counter_pre[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y15_N9
dffeas \fetch_mem_access|program_counter_pre[4] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|program_counter_pre[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\fetch_mem_access|instruction_register[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|program_counter_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|program_counter_pre[4] .is_wysiwyg = "true";
defparam \fetch_mem_access|program_counter_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cycloneive_lcell_comb \fetch_mem_access|program_counter~9 (
// Equation(s):
// \fetch_mem_access|program_counter~9_combout  = (\control|op_res [0] & ((\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [4]))) # (!\control|op_res [0] & (\exec|data_register [4]))

	.dataa(gnd),
	.datab(\exec|data_register [4]),
	.datac(\control|op_res [0]),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\fetch_mem_access|program_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|program_counter~9 .lut_mask = 16'hFC0C;
defparam \fetch_mem_access|program_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
cycloneive_lcell_comb \fetch_mem_access|program_counter~10 (
// Equation(s):
// \fetch_mem_access|program_counter~10_combout  = (\control|op_branch~combout  & ((\fetch_mem_access|program_counter~9_combout ))) # (!\control|op_branch~combout  & (\fetch_mem_access|program_counter_pre [4]))

	.dataa(\fetch_mem_access|program_counter_pre [4]),
	.datab(gnd),
	.datac(\fetch_mem_access|program_counter~9_combout ),
	.datad(\control|op_branch~combout ),
	.cin(gnd),
	.combout(\fetch_mem_access|program_counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|program_counter~10 .lut_mask = 16'hF0AA;
defparam \fetch_mem_access|program_counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N28
cycloneive_lcell_comb \fetch_mem_access|program_counter[15]~2 (
// Equation(s):
// \fetch_mem_access|program_counter[15]~2_combout  = ((!\control|phase_counter [1] & (!\control|phase_counter [0] & !\control|phase_counter [2]))) # (!\reset~input_o )

	.dataa(\reset~input_o ),
	.datab(\control|phase_counter [1]),
	.datac(\control|phase_counter [0]),
	.datad(\control|phase_counter [2]),
	.cin(gnd),
	.combout(\fetch_mem_access|program_counter[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|program_counter[15]~2 .lut_mask = 16'h5557;
defparam \fetch_mem_access|program_counter[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N5
dffeas \fetch_mem_access|program_counter[4] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|program_counter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\fetch_mem_access|program_counter[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|program_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|program_counter[4] .is_wysiwyg = "true";
defparam \fetch_mem_access|program_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
cycloneive_lcell_comb \fetch_mem_access|mem_address_mux|res[4]~4 (
// Equation(s):
// \fetch_mem_access|mem_address_mux|res[4]~4_combout  = (\control|op_mem_src~q  & ((\exec|data_register [4]))) # (!\control|op_mem_src~q  & (\fetch_mem_access|program_counter [4]))

	.dataa(gnd),
	.datab(\fetch_mem_access|program_counter [4]),
	.datac(\control|op_mem_src~q ),
	.datad(\exec|data_register [4]),
	.cin(gnd),
	.combout(\fetch_mem_access|mem_address_mux|res[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|mem_address_mux|res[4]~4 .lut_mask = 16'hFC0C;
defparam \fetch_mem_access|mem_address_mux|res[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneive_lcell_comb \exec|data_register[2]~14 (
// Equation(s):
// \exec|data_register[2]~14_combout  = (\control|op_alu [0]) # ((\control|op_alu [1]) # (\control|op_alu [3]))

	.dataa(gnd),
	.datab(\control|op_alu [0]),
	.datac(\control|op_alu [1]),
	.datad(\control|op_alu [3]),
	.cin(gnd),
	.combout(\exec|data_register[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register[2]~14 .lut_mask = 16'hFFFC;
defparam \exec|data_register[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneive_lcell_comb \fetch_mem_access|program_counter~11 (
// Equation(s):
// \fetch_mem_access|program_counter~11_combout  = (\control|op_res [0] & ((\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [5]))) # (!\control|op_res [0] & (\exec|data_register [5]))

	.dataa(gnd),
	.datab(\exec|data_register [5]),
	.datac(\control|op_res [0]),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\fetch_mem_access|program_counter~11_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|program_counter~11 .lut_mask = 16'hFC0C;
defparam \fetch_mem_access|program_counter~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \fetch_mem_access|program_counter~12 (
// Equation(s):
// \fetch_mem_access|program_counter~12_combout  = (\control|op_branch~combout  & ((\fetch_mem_access|program_counter~11_combout ))) # (!\control|op_branch~combout  & (\fetch_mem_access|program_counter_pre [5]))

	.dataa(\fetch_mem_access|program_counter_pre [5]),
	.datab(gnd),
	.datac(\fetch_mem_access|program_counter~11_combout ),
	.datad(\control|op_branch~combout ),
	.cin(gnd),
	.combout(\fetch_mem_access|program_counter~12_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|program_counter~12 .lut_mask = 16'hF0AA;
defparam \fetch_mem_access|program_counter~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N25
dffeas \fetch_mem_access|program_counter[5] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|program_counter~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\fetch_mem_access|program_counter[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|program_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|program_counter[5] .is_wysiwyg = "true";
defparam \fetch_mem_access|program_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N10
cycloneive_lcell_comb \fetch_mem_access|program_counter_pre[5]~26 (
// Equation(s):
// \fetch_mem_access|program_counter_pre[5]~26_combout  = (\fetch_mem_access|program_counter [5] & (!\fetch_mem_access|program_counter_pre[4]~25 )) # (!\fetch_mem_access|program_counter [5] & ((\fetch_mem_access|program_counter_pre[4]~25 ) # (GND)))
// \fetch_mem_access|program_counter_pre[5]~27  = CARRY((!\fetch_mem_access|program_counter_pre[4]~25 ) # (!\fetch_mem_access|program_counter [5]))

	.dataa(\fetch_mem_access|program_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_mem_access|program_counter_pre[4]~25 ),
	.combout(\fetch_mem_access|program_counter_pre[5]~26_combout ),
	.cout(\fetch_mem_access|program_counter_pre[5]~27 ));
// synopsys translate_off
defparam \fetch_mem_access|program_counter_pre[5]~26 .lut_mask = 16'h5A5F;
defparam \fetch_mem_access|program_counter_pre[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y15_N11
dffeas \fetch_mem_access|program_counter_pre[5] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|program_counter_pre[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\fetch_mem_access|instruction_register[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|program_counter_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|program_counter_pre[5] .is_wysiwyg = "true";
defparam \fetch_mem_access|program_counter_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N12
cycloneive_lcell_comb \fetch_mem_access|program_counter_pre[6]~28 (
// Equation(s):
// \fetch_mem_access|program_counter_pre[6]~28_combout  = (\fetch_mem_access|program_counter [6] & (\fetch_mem_access|program_counter_pre[5]~27  $ (GND))) # (!\fetch_mem_access|program_counter [6] & (!\fetch_mem_access|program_counter_pre[5]~27  & VCC))
// \fetch_mem_access|program_counter_pre[6]~29  = CARRY((\fetch_mem_access|program_counter [6] & !\fetch_mem_access|program_counter_pre[5]~27 ))

	.dataa(gnd),
	.datab(\fetch_mem_access|program_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_mem_access|program_counter_pre[5]~27 ),
	.combout(\fetch_mem_access|program_counter_pre[6]~28_combout ),
	.cout(\fetch_mem_access|program_counter_pre[6]~29 ));
// synopsys translate_off
defparam \fetch_mem_access|program_counter_pre[6]~28 .lut_mask = 16'hC30C;
defparam \fetch_mem_access|program_counter_pre[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y15_N13
dffeas \fetch_mem_access|program_counter_pre[6] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|program_counter_pre[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\fetch_mem_access|instruction_register[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|program_counter_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|program_counter_pre[6] .is_wysiwyg = "true";
defparam \fetch_mem_access|program_counter_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneive_lcell_comb \exec|a|Mux80~9 (
// Equation(s):
// \exec|a|Mux80~9_combout  = (\control|op_alu [3] & !\control|op_alu [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\control|op_alu [3]),
	.datad(\control|op_alu [2]),
	.cin(gnd),
	.combout(\exec|a|Mux80~9_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux80~9 .lut_mask = 16'h00F0;
defparam \exec|a|Mux80~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneive_lcell_comb \exec|a|shift~6 (
// Equation(s):
// \exec|a|shift~6_combout  = (!\exec|alu_src_mux_b|Mux12~0_combout  & !\exec|alu_src_mux_b|Mux13~0_combout )

	.dataa(gnd),
	.datab(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datac(gnd),
	.datad(\exec|alu_src_mux_b|Mux13~0_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~6 .lut_mask = 16'h0033;
defparam \exec|a|shift~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneive_lcell_comb \exec|a|Mux65~10 (
// Equation(s):
// \exec|a|Mux65~10_combout  = (\control|op_alu [0] & \control|op_alu [1])

	.dataa(\control|op_alu [0]),
	.datab(gnd),
	.datac(\control|op_alu [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\exec|a|Mux65~10_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux65~10 .lut_mask = 16'hA0A0;
defparam \exec|a|Mux65~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N14
cycloneive_lcell_comb \fetch_mem_access|program_counter_pre[7]~30 (
// Equation(s):
// \fetch_mem_access|program_counter_pre[7]~30_combout  = (\fetch_mem_access|program_counter [7] & (!\fetch_mem_access|program_counter_pre[6]~29 )) # (!\fetch_mem_access|program_counter [7] & ((\fetch_mem_access|program_counter_pre[6]~29 ) # (GND)))
// \fetch_mem_access|program_counter_pre[7]~31  = CARRY((!\fetch_mem_access|program_counter_pre[6]~29 ) # (!\fetch_mem_access|program_counter [7]))

	.dataa(\fetch_mem_access|program_counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_mem_access|program_counter_pre[6]~29 ),
	.combout(\fetch_mem_access|program_counter_pre[7]~30_combout ),
	.cout(\fetch_mem_access|program_counter_pre[7]~31 ));
// synopsys translate_off
defparam \fetch_mem_access|program_counter_pre[7]~30 .lut_mask = 16'h5A5F;
defparam \fetch_mem_access|program_counter_pre[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N16
cycloneive_lcell_comb \fetch_mem_access|program_counter_pre[8]~32 (
// Equation(s):
// \fetch_mem_access|program_counter_pre[8]~32_combout  = (\fetch_mem_access|program_counter [8] & (\fetch_mem_access|program_counter_pre[7]~31  $ (GND))) # (!\fetch_mem_access|program_counter [8] & (!\fetch_mem_access|program_counter_pre[7]~31  & VCC))
// \fetch_mem_access|program_counter_pre[8]~33  = CARRY((\fetch_mem_access|program_counter [8] & !\fetch_mem_access|program_counter_pre[7]~31 ))

	.dataa(gnd),
	.datab(\fetch_mem_access|program_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_mem_access|program_counter_pre[7]~31 ),
	.combout(\fetch_mem_access|program_counter_pre[8]~32_combout ),
	.cout(\fetch_mem_access|program_counter_pre[8]~33 ));
// synopsys translate_off
defparam \fetch_mem_access|program_counter_pre[8]~32 .lut_mask = 16'hC30C;
defparam \fetch_mem_access|program_counter_pre[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y15_N17
dffeas \fetch_mem_access|program_counter_pre[8] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|program_counter_pre[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\fetch_mem_access|instruction_register[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|program_counter_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|program_counter_pre[8] .is_wysiwyg = "true";
defparam \fetch_mem_access|program_counter_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \fetch_mem_access|program_counter~17 (
// Equation(s):
// \fetch_mem_access|program_counter~17_combout  = (\control|op_branch~combout  & ((\control|op_res [0] & ((\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [8]))) # (!\control|op_res [0] & (\exec|data_register [8]))))

	.dataa(\exec|data_register [8]),
	.datab(\control|op_res [0]),
	.datac(\control|op_branch~combout ),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\fetch_mem_access|program_counter~17_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|program_counter~17 .lut_mask = 16'hE020;
defparam \fetch_mem_access|program_counter~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \fetch_mem_access|program_counter~18 (
// Equation(s):
// \fetch_mem_access|program_counter~18_combout  = (\fetch_mem_access|program_counter~17_combout ) # ((\fetch_mem_access|program_counter_pre [8] & !\control|op_branch~combout ))

	.dataa(\fetch_mem_access|program_counter_pre [8]),
	.datab(gnd),
	.datac(\fetch_mem_access|program_counter~17_combout ),
	.datad(\control|op_branch~combout ),
	.cin(gnd),
	.combout(\fetch_mem_access|program_counter~18_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|program_counter~18 .lut_mask = 16'hF0FA;
defparam \fetch_mem_access|program_counter~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N29
dffeas \fetch_mem_access|program_counter[8] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|program_counter~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\fetch_mem_access|program_counter[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|program_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|program_counter[8] .is_wysiwyg = "true";
defparam \fetch_mem_access|program_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneive_lcell_comb \fetch_mem_access|mem_address_mux|res[8]~8 (
// Equation(s):
// \fetch_mem_access|mem_address_mux|res[8]~8_combout  = (\control|op_mem_src~q  & ((\exec|data_register [8]))) # (!\control|op_mem_src~q  & (\fetch_mem_access|program_counter [8]))

	.dataa(gnd),
	.datab(\fetch_mem_access|program_counter [8]),
	.datac(\exec|data_register [8]),
	.datad(\control|op_mem_src~q ),
	.cin(gnd),
	.combout(\fetch_mem_access|mem_address_mux|res[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|mem_address_mux|res[8]~8 .lut_mask = 16'hF0CC;
defparam \fetch_mem_access|mem_address_mux|res[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N18
cycloneive_lcell_comb \fetch_mem_access|program_counter_pre[9]~34 (
// Equation(s):
// \fetch_mem_access|program_counter_pre[9]~34_combout  = (\fetch_mem_access|program_counter [9] & (!\fetch_mem_access|program_counter_pre[8]~33 )) # (!\fetch_mem_access|program_counter [9] & ((\fetch_mem_access|program_counter_pre[8]~33 ) # (GND)))
// \fetch_mem_access|program_counter_pre[9]~35  = CARRY((!\fetch_mem_access|program_counter_pre[8]~33 ) # (!\fetch_mem_access|program_counter [9]))

	.dataa(gnd),
	.datab(\fetch_mem_access|program_counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_mem_access|program_counter_pre[8]~33 ),
	.combout(\fetch_mem_access|program_counter_pre[9]~34_combout ),
	.cout(\fetch_mem_access|program_counter_pre[9]~35 ));
// synopsys translate_off
defparam \fetch_mem_access|program_counter_pre[9]~34 .lut_mask = 16'h3C3F;
defparam \fetch_mem_access|program_counter_pre[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y15_N19
dffeas \fetch_mem_access|program_counter_pre[9] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|program_counter_pre[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\fetch_mem_access|instruction_register[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|program_counter_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|program_counter_pre[9] .is_wysiwyg = "true";
defparam \fetch_mem_access|program_counter_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N20
cycloneive_lcell_comb \fetch_mem_access|program_counter_pre[10]~36 (
// Equation(s):
// \fetch_mem_access|program_counter_pre[10]~36_combout  = (\fetch_mem_access|program_counter [10] & (\fetch_mem_access|program_counter_pre[9]~35  $ (GND))) # (!\fetch_mem_access|program_counter [10] & (!\fetch_mem_access|program_counter_pre[9]~35  & VCC))
// \fetch_mem_access|program_counter_pre[10]~37  = CARRY((\fetch_mem_access|program_counter [10] & !\fetch_mem_access|program_counter_pre[9]~35 ))

	.dataa(\fetch_mem_access|program_counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_mem_access|program_counter_pre[9]~35 ),
	.combout(\fetch_mem_access|program_counter_pre[10]~36_combout ),
	.cout(\fetch_mem_access|program_counter_pre[10]~37 ));
// synopsys translate_off
defparam \fetch_mem_access|program_counter_pre[10]~36 .lut_mask = 16'hA50A;
defparam \fetch_mem_access|program_counter_pre[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y15_N21
dffeas \fetch_mem_access|program_counter_pre[10] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|program_counter_pre[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\fetch_mem_access|instruction_register[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|program_counter_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|program_counter_pre[10] .is_wysiwyg = "true";
defparam \fetch_mem_access|program_counter_pre[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \fetch_mem_access|program_counter~21 (
// Equation(s):
// \fetch_mem_access|program_counter~21_combout  = (\control|op_res [0] & ((\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [10]))) # (!\control|op_res [0] & (\exec|data_register [10]))

	.dataa(\control|op_res [0]),
	.datab(gnd),
	.datac(\exec|data_register [10]),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\fetch_mem_access|program_counter~21_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|program_counter~21 .lut_mask = 16'hFA50;
defparam \fetch_mem_access|program_counter~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \fetch_mem_access|program_counter~22 (
// Equation(s):
// \fetch_mem_access|program_counter~22_combout  = (\control|op_branch~combout  & ((\fetch_mem_access|program_counter~21_combout ))) # (!\control|op_branch~combout  & (\fetch_mem_access|program_counter_pre [10]))

	.dataa(\fetch_mem_access|program_counter_pre [10]),
	.datab(gnd),
	.datac(\fetch_mem_access|program_counter~21_combout ),
	.datad(\control|op_branch~combout ),
	.cin(gnd),
	.combout(\fetch_mem_access|program_counter~22_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|program_counter~22 .lut_mask = 16'hF0AA;
defparam \fetch_mem_access|program_counter~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N13
dffeas \fetch_mem_access|program_counter[10] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|program_counter~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\fetch_mem_access|program_counter[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|program_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|program_counter[10] .is_wysiwyg = "true";
defparam \fetch_mem_access|program_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneive_lcell_comb \fetch_mem_access|mem_address_mux|res[10]~10 (
// Equation(s):
// \fetch_mem_access|mem_address_mux|res[10]~10_combout  = (\control|op_mem_src~q  & (\exec|data_register [10])) # (!\control|op_mem_src~q  & ((\fetch_mem_access|program_counter [10])))

	.dataa(gnd),
	.datab(\exec|data_register [10]),
	.datac(\fetch_mem_access|program_counter [10]),
	.datad(\control|op_mem_src~q ),
	.cin(gnd),
	.combout(\fetch_mem_access|mem_address_mux|res[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|mem_address_mux|res[10]~10 .lut_mask = 16'hCCF0;
defparam \fetch_mem_access|mem_address_mux|res[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneive_lcell_comb \fetch_mem_access|program_counter~31 (
// Equation(s):
// \fetch_mem_access|program_counter~31_combout  = (\control|op_res [0] & ((\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [15]))) # (!\control|op_res [0] & (\exec|data_register [15]))

	.dataa(gnd),
	.datab(\exec|data_register [15]),
	.datac(\control|op_res [0]),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\fetch_mem_access|program_counter~31_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|program_counter~31 .lut_mask = 16'hFC0C;
defparam \fetch_mem_access|program_counter~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneive_lcell_comb \fetch_mem_access|program_counter~32 (
// Equation(s):
// \fetch_mem_access|program_counter~32_combout  = (\control|op_branch~combout  & (\fetch_mem_access|program_counter~31_combout )) # (!\control|op_branch~combout  & ((\fetch_mem_access|program_counter_pre [15])))

	.dataa(\fetch_mem_access|program_counter~31_combout ),
	.datab(gnd),
	.datac(\fetch_mem_access|program_counter_pre [15]),
	.datad(\control|op_branch~combout ),
	.cin(gnd),
	.combout(\fetch_mem_access|program_counter~32_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|program_counter~32 .lut_mask = 16'hAAF0;
defparam \fetch_mem_access|program_counter~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N21
dffeas \fetch_mem_access|program_counter[15] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|program_counter~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\fetch_mem_access|program_counter[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|program_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|program_counter[15] .is_wysiwyg = "true";
defparam \fetch_mem_access|program_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N22
cycloneive_lcell_comb \fetch_mem_access|program_counter_pre[11]~38 (
// Equation(s):
// \fetch_mem_access|program_counter_pre[11]~38_combout  = (\fetch_mem_access|program_counter [11] & (!\fetch_mem_access|program_counter_pre[10]~37 )) # (!\fetch_mem_access|program_counter [11] & ((\fetch_mem_access|program_counter_pre[10]~37 ) # (GND)))
// \fetch_mem_access|program_counter_pre[11]~39  = CARRY((!\fetch_mem_access|program_counter_pre[10]~37 ) # (!\fetch_mem_access|program_counter [11]))

	.dataa(\fetch_mem_access|program_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_mem_access|program_counter_pre[10]~37 ),
	.combout(\fetch_mem_access|program_counter_pre[11]~38_combout ),
	.cout(\fetch_mem_access|program_counter_pre[11]~39 ));
// synopsys translate_off
defparam \fetch_mem_access|program_counter_pre[11]~38 .lut_mask = 16'h5A5F;
defparam \fetch_mem_access|program_counter_pre[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y15_N23
dffeas \fetch_mem_access|program_counter_pre[11] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|program_counter_pre[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\fetch_mem_access|instruction_register[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|program_counter_pre [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|program_counter_pre[11] .is_wysiwyg = "true";
defparam \fetch_mem_access|program_counter_pre[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneive_lcell_comb \fetch_mem_access|program_counter~23 (
// Equation(s):
// \fetch_mem_access|program_counter~23_combout  = (\control|op_branch~combout  & ((\control|op_res [0] & ((\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [11]))) # (!\control|op_res [0] & (\exec|data_register [11]))))

	.dataa(\control|op_res [0]),
	.datab(\exec|data_register [11]),
	.datac(\control|op_branch~combout ),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\fetch_mem_access|program_counter~23_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|program_counter~23 .lut_mask = 16'hE040;
defparam \fetch_mem_access|program_counter~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneive_lcell_comb \fetch_mem_access|program_counter~24 (
// Equation(s):
// \fetch_mem_access|program_counter~24_combout  = (\fetch_mem_access|program_counter~23_combout ) # ((\fetch_mem_access|program_counter_pre [11] & !\control|op_branch~combout ))

	.dataa(gnd),
	.datab(\fetch_mem_access|program_counter_pre [11]),
	.datac(\fetch_mem_access|program_counter~23_combout ),
	.datad(\control|op_branch~combout ),
	.cin(gnd),
	.combout(\fetch_mem_access|program_counter~24_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|program_counter~24 .lut_mask = 16'hF0FC;
defparam \fetch_mem_access|program_counter~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N27
dffeas \fetch_mem_access|program_counter[11] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|program_counter~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\fetch_mem_access|program_counter[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|program_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|program_counter[11] .is_wysiwyg = "true";
defparam \fetch_mem_access|program_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N24
cycloneive_lcell_comb \fetch_mem_access|program_counter_pre[12]~40 (
// Equation(s):
// \fetch_mem_access|program_counter_pre[12]~40_combout  = (\fetch_mem_access|program_counter [12] & (\fetch_mem_access|program_counter_pre[11]~39  $ (GND))) # (!\fetch_mem_access|program_counter [12] & (!\fetch_mem_access|program_counter_pre[11]~39  & VCC))
// \fetch_mem_access|program_counter_pre[12]~41  = CARRY((\fetch_mem_access|program_counter [12] & !\fetch_mem_access|program_counter_pre[11]~39 ))

	.dataa(gnd),
	.datab(\fetch_mem_access|program_counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_mem_access|program_counter_pre[11]~39 ),
	.combout(\fetch_mem_access|program_counter_pre[12]~40_combout ),
	.cout(\fetch_mem_access|program_counter_pre[12]~41 ));
// synopsys translate_off
defparam \fetch_mem_access|program_counter_pre[12]~40 .lut_mask = 16'hC30C;
defparam \fetch_mem_access|program_counter_pre[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y15_N25
dffeas \fetch_mem_access|program_counter_pre[12] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|program_counter_pre[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\fetch_mem_access|instruction_register[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|program_counter_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|program_counter_pre[12] .is_wysiwyg = "true";
defparam \fetch_mem_access|program_counter_pre[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneive_lcell_comb \control|op_alu_src_b[0]~1 (
// Equation(s):
// \control|op_alu_src_b[0]~1_combout  = (\fetch_mem_access|instruction_register [7] & (\control|Equal12~0_combout  & ((!\fetch_mem_access|instruction_register [6]) # (!\fetch_mem_access|instruction_register [5]))))

	.dataa(\fetch_mem_access|instruction_register [5]),
	.datab(\fetch_mem_access|instruction_register [7]),
	.datac(\fetch_mem_access|instruction_register [6]),
	.datad(\control|Equal12~0_combout ),
	.cin(gnd),
	.combout(\control|op_alu_src_b[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|op_alu_src_b[0]~1 .lut_mask = 16'h4C00;
defparam \control|op_alu_src_b[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneive_lcell_comb \control|op_alu[3]~0 (
// Equation(s):
// \control|op_alu[3]~0_combout  = (\fetch_mem_access|instruction_register [14]) # (((\fetch_mem_access|instruction_register [10]) # (\control|always1~0_combout )) # (!\fetch_mem_access|instruction_register [15]))

	.dataa(\fetch_mem_access|instruction_register [14]),
	.datab(\fetch_mem_access|instruction_register [15]),
	.datac(\fetch_mem_access|instruction_register [10]),
	.datad(\control|always1~0_combout ),
	.cin(gnd),
	.combout(\control|op_alu[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|op_alu[3]~0 .lut_mask = 16'hFFFB;
defparam \control|op_alu[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \control|op_alu[3]~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\control|op_alu[3]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\control|op_alu[3]~0clkctrl_outclk ));
// synopsys translate_off
defparam \control|op_alu[3]~0clkctrl .clock_type = "global clock";
defparam \control|op_alu[3]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
cycloneive_lcell_comb \control|op_alu_src_b[0] (
// Equation(s):
// \control|op_alu_src_b [0] = (GLOBAL(\control|op_alu[3]~0clkctrl_outclk ) & (\control|op_alu_src_b[0]~1_combout )) # (!GLOBAL(\control|op_alu[3]~0clkctrl_outclk ) & ((\control|op_alu_src_b [0])))

	.dataa(\control|op_alu_src_b[0]~1_combout ),
	.datab(gnd),
	.datac(\control|op_alu[3]~0clkctrl_outclk ),
	.datad(\control|op_alu_src_b [0]),
	.cin(gnd),
	.combout(\control|op_alu_src_b [0]),
	.cout());
// synopsys translate_off
defparam \control|op_alu_src_b[0] .lut_mask = 16'hAFA0;
defparam \control|op_alu_src_b[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneive_lcell_comb \control|op_alu_src_b[1]~0 (
// Equation(s):
// \control|op_alu_src_b[1]~0_combout  = (\control|Equal12~0_combout  & (((!\fetch_mem_access|instruction_register [5] & \fetch_mem_access|instruction_register [6])) # (!\fetch_mem_access|instruction_register [7])))

	.dataa(\fetch_mem_access|instruction_register [5]),
	.datab(\fetch_mem_access|instruction_register [7]),
	.datac(\fetch_mem_access|instruction_register [6]),
	.datad(\control|Equal12~0_combout ),
	.cin(gnd),
	.combout(\control|op_alu_src_b[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|op_alu_src_b[1]~0 .lut_mask = 16'h7300;
defparam \control|op_alu_src_b[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N16
cycloneive_lcell_comb \control|op_alu_src_b[1] (
// Equation(s):
// \control|op_alu_src_b [1] = (GLOBAL(\control|op_alu[3]~0clkctrl_outclk ) & (\control|op_alu_src_b[1]~0_combout )) # (!GLOBAL(\control|op_alu[3]~0clkctrl_outclk ) & ((\control|op_alu_src_b [1])))

	.dataa(gnd),
	.datab(\control|op_alu_src_b[1]~0_combout ),
	.datac(\control|op_alu[3]~0clkctrl_outclk ),
	.datad(\control|op_alu_src_b [1]),
	.cin(gnd),
	.combout(\control|op_alu_src_b [1]),
	.cout());
// synopsys translate_off
defparam \control|op_alu_src_b[1] .lut_mask = 16'hCFC0;
defparam \control|op_alu_src_b[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N24
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux3~0 (
// Equation(s):
// \exec|alu_src_mux_b|Mux3~0_combout  = (!\control|op_alu_src_b [0] & ((\control|op_alu_src_b [1] & (\decode|ar [12])) # (!\control|op_alu_src_b [1] & ((\fetch_mem_access|instruction_register [7])))))

	.dataa(\decode|ar [12]),
	.datab(\fetch_mem_access|instruction_register [7]),
	.datac(\control|op_alu_src_b [0]),
	.datad(\control|op_alu_src_b [1]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux3~0 .lut_mask = 16'h0A0C;
defparam \exec|alu_src_mux_b|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cycloneive_lcell_comb \control|op_alu_src_a[0]~0 (
// Equation(s):
// \control|op_alu_src_a[0]~0_combout  = (!\fetch_mem_access|instruction_register [14] & (\fetch_mem_access|instruction_register [15] & (\control|always1~0_combout  & !\fetch_mem_access|instruction_register [13])))

	.dataa(\fetch_mem_access|instruction_register [14]),
	.datab(\fetch_mem_access|instruction_register [15]),
	.datac(\control|always1~0_combout ),
	.datad(\fetch_mem_access|instruction_register [13]),
	.cin(gnd),
	.combout(\control|op_alu_src_a[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|op_alu_src_a[0]~0 .lut_mask = 16'h0040;
defparam \control|op_alu_src_a[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cycloneive_lcell_comb \control|phase_counter~2 (
// Equation(s):
// \control|phase_counter~2_combout  = (\fetch_mem_access|instruction_register [15] & (\fetch_mem_access|instruction_register [6] & (\fetch_mem_access|instruction_register [7] & \fetch_mem_access|instruction_register [14])))

	.dataa(\fetch_mem_access|instruction_register [15]),
	.datab(\fetch_mem_access|instruction_register [6]),
	.datac(\fetch_mem_access|instruction_register [7]),
	.datad(\fetch_mem_access|instruction_register [14]),
	.cin(gnd),
	.combout(\control|phase_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|phase_counter~2 .lut_mask = 16'h8000;
defparam \control|phase_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cycloneive_lcell_comb \control|op_alu_src_a[0]~1 (
// Equation(s):
// \control|op_alu_src_a[0]~1_combout  = (\control|op_alu_src_a[0]~0_combout ) # ((!\fetch_mem_access|instruction_register [4] & (!\fetch_mem_access|instruction_register [5] & \control|phase_counter~2_combout )))

	.dataa(\control|op_alu_src_a[0]~0_combout ),
	.datab(\fetch_mem_access|instruction_register [4]),
	.datac(\fetch_mem_access|instruction_register [5]),
	.datad(\control|phase_counter~2_combout ),
	.cin(gnd),
	.combout(\control|op_alu_src_a[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|op_alu_src_a[0]~1 .lut_mask = 16'hABAA;
defparam \control|op_alu_src_a[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cycloneive_lcell_comb \control|op_alu_src_a[0] (
// Equation(s):
// \control|op_alu_src_a [0] = (GLOBAL(\control|op_alu[3]~0clkctrl_outclk ) & ((\control|op_alu_src_a[0]~1_combout ))) # (!GLOBAL(\control|op_alu[3]~0clkctrl_outclk ) & (\control|op_alu_src_a [0]))

	.dataa(\control|op_alu_src_a [0]),
	.datab(gnd),
	.datac(\control|op_alu_src_a[0]~1_combout ),
	.datad(\control|op_alu[3]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\control|op_alu_src_a [0]),
	.cout());
// synopsys translate_off
defparam \control|op_alu_src_a[0] .lut_mask = 16'hF0AA;
defparam \control|op_alu_src_a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
cycloneive_lcell_comb \decode|r0~14 (
// Equation(s):
// \decode|r0~14_combout  = (\reset~input_o  & ((\control|op_res [0] & (\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [12])) # (!\control|op_res [0] & ((\exec|data_register [12])))))

	.dataa(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [12]),
	.datab(\control|op_res [0]),
	.datac(\exec|data_register [12]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\decode|r0~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0~14 .lut_mask = 16'hB800;
defparam \decode|r0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneive_lcell_comb \control|op_reg_write_address (
// Equation(s):
// \control|op_reg_write_address~combout  = (!\control|comb~4_combout  & ((\control|op_reg_write_address~combout ) # (!\control|Equal10~0_combout )))

	.dataa(\control|Equal10~0_combout ),
	.datab(gnd),
	.datac(\control|comb~4_combout ),
	.datad(\control|op_reg_write_address~combout ),
	.cin(gnd),
	.combout(\control|op_reg_write_address~combout ),
	.cout());
// synopsys translate_off
defparam \control|op_reg_write_address .lut_mask = 16'h0F05;
defparam \control|op_reg_write_address .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
cycloneive_lcell_comb \decode|rs~0 (
// Equation(s):
// \decode|rs~0_combout  = (\fetch_mem_access|instruction_register [11] & \reset~input_o )

	.dataa(\fetch_mem_access|instruction_register [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\decode|rs~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rs~0 .lut_mask = 16'hAA00;
defparam \decode|rs~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N12
cycloneive_lcell_comb \decode|ar[14]~0 (
// Equation(s):
// \decode|ar[14]~0_combout  = ((!\control|phase_counter [1] & (\control|phase_counter [0] & \control|phase_counter [2]))) # (!\reset~input_o )

	.dataa(\reset~input_o ),
	.datab(\control|phase_counter [1]),
	.datac(\control|phase_counter [0]),
	.datad(\control|phase_counter [2]),
	.cin(gnd),
	.combout(\decode|ar[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar[14]~0 .lut_mask = 16'h7555;
defparam \decode|ar[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N29
dffeas \decode|rs[0] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|rs~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rs[0] .is_wysiwyg = "true";
defparam \decode|rs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
cycloneive_lcell_comb \decode|rd~0 (
// Equation(s):
// \decode|rd~0_combout  = (\fetch_mem_access|instruction_register [8] & \reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fetch_mem_access|instruction_register [8]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\decode|rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rd~0 .lut_mask = 16'hF000;
defparam \decode|rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N3
dffeas \decode|rd[0] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|rd~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rd[0] .is_wysiwyg = "true";
defparam \decode|rd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneive_lcell_comb \decode|address_for_write_mux|res[0]~0 (
// Equation(s):
// \decode|address_for_write_mux|res[0]~0_combout  = (\control|op_reg_write_address~combout  & (\decode|rs [0])) # (!\control|op_reg_write_address~combout  & ((\decode|rd [0])))

	.dataa(\control|op_reg_write_address~combout ),
	.datab(gnd),
	.datac(\decode|rs [0]),
	.datad(\decode|rd [0]),
	.cin(gnd),
	.combout(\decode|address_for_write_mux|res[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|address_for_write_mux|res[0]~0 .lut_mask = 16'hF5A0;
defparam \decode|address_for_write_mux|res[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cycloneive_lcell_comb \decode|rd~2 (
// Equation(s):
// \decode|rd~2_combout  = (\fetch_mem_access|instruction_register [10] & \reset~input_o )

	.dataa(gnd),
	.datab(\fetch_mem_access|instruction_register [10]),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\decode|rd~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rd~2 .lut_mask = 16'hCC00;
defparam \decode|rd~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N13
dffeas \decode|rd[2] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|rd~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rd[2] .is_wysiwyg = "true";
defparam \decode|rd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cycloneive_lcell_comb \decode|rs~2 (
// Equation(s):
// \decode|rs~2_combout  = (\fetch_mem_access|instruction_register [13] & \reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fetch_mem_access|instruction_register [13]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\decode|rs~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rs~2 .lut_mask = 16'hF000;
defparam \decode|rs~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N7
dffeas \decode|rs[2] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|rs~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rs[2] .is_wysiwyg = "true";
defparam \decode|rs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneive_lcell_comb \decode|r2[3]~0 (
// Equation(s):
// \decode|r2[3]~0_combout  = (!\decode|address_for_write_mux|res[0]~0_combout  & ((\control|op_reg_write_address~combout  & ((!\decode|rs [2]))) # (!\control|op_reg_write_address~combout  & (!\decode|rd [2]))))

	.dataa(\control|op_reg_write_address~combout ),
	.datab(\decode|address_for_write_mux|res[0]~0_combout ),
	.datac(\decode|rd [2]),
	.datad(\decode|rs [2]),
	.cin(gnd),
	.combout(\decode|r2[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r2[3]~0 .lut_mask = 16'h0123;
defparam \decode|r2[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
cycloneive_lcell_comb \decode|rs~1 (
// Equation(s):
// \decode|rs~1_combout  = (\fetch_mem_access|instruction_register [12] & \reset~input_o )

	.dataa(gnd),
	.datab(\fetch_mem_access|instruction_register [12]),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\decode|rs~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rs~1 .lut_mask = 16'hCC00;
defparam \decode|rs~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N21
dffeas \decode|rs[1] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|rs~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rs[1] .is_wysiwyg = "true";
defparam \decode|rs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N18
cycloneive_lcell_comb \decode|rd~1 (
// Equation(s):
// \decode|rd~1_combout  = (\reset~input_o  & \fetch_mem_access|instruction_register [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\fetch_mem_access|instruction_register [9]),
	.cin(gnd),
	.combout(\decode|rd~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rd~1 .lut_mask = 16'hF000;
defparam \decode|rd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N19
dffeas \decode|rd[1] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|rd~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rd[1] .is_wysiwyg = "true";
defparam \decode|rd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N20
cycloneive_lcell_comb \decode|address_for_write_mux|res[1]~1 (
// Equation(s):
// \decode|address_for_write_mux|res[1]~1_combout  = (\control|op_reg_write_address~combout  & (\decode|rs [1])) # (!\control|op_reg_write_address~combout  & ((\decode|rd [1])))

	.dataa(gnd),
	.datab(\control|op_reg_write_address~combout ),
	.datac(\decode|rs [1]),
	.datad(\decode|rd [1]),
	.cin(gnd),
	.combout(\decode|address_for_write_mux|res[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|address_for_write_mux|res[1]~1 .lut_mask = 16'hF3C0;
defparam \decode|address_for_write_mux|res[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneive_lcell_comb \control|op_reg_write~0 (
// Equation(s):
// \control|op_reg_write~0_combout  = (!\fetch_mem_access|instruction_register [14] & (((!\fetch_mem_access|instruction_register [13] & \control|always1~0_combout )) # (!\fetch_mem_access|instruction_register [15])))

	.dataa(\fetch_mem_access|instruction_register [14]),
	.datab(\fetch_mem_access|instruction_register [13]),
	.datac(\fetch_mem_access|instruction_register [15]),
	.datad(\control|always1~0_combout ),
	.cin(gnd),
	.combout(\control|op_reg_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|op_reg_write~0 .lut_mask = 16'h1505;
defparam \control|op_reg_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneive_lcell_comb \control|op_reg_write~1 (
// Equation(s):
// \control|op_reg_write~1_combout  = (\control|op_reg_write~0_combout ) # ((\control|phase_counter~2_combout  & (!\fetch_mem_access|instruction_register [4] & !\fetch_mem_access|instruction_register [5])))

	.dataa(\control|phase_counter~2_combout ),
	.datab(\fetch_mem_access|instruction_register [4]),
	.datac(\control|op_reg_write~0_combout ),
	.datad(\fetch_mem_access|instruction_register [5]),
	.cin(gnd),
	.combout(\control|op_reg_write~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|op_reg_write~1 .lut_mask = 16'hF0F2;
defparam \control|op_reg_write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N20
cycloneive_lcell_comb \control|op_reg_write (
// Equation(s):
// \control|op_reg_write~combout  = (GLOBAL(\control|op_alu[3]~0clkctrl_outclk ) & (\control|op_reg_write~1_combout )) # (!GLOBAL(\control|op_alu[3]~0clkctrl_outclk ) & ((\control|op_reg_write~combout )))

	.dataa(\control|op_reg_write~1_combout ),
	.datab(\control|op_reg_write~combout ),
	.datac(gnd),
	.datad(\control|op_alu[3]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\control|op_reg_write~combout ),
	.cout());
// synopsys translate_off
defparam \control|op_reg_write .lut_mask = 16'hAACC;
defparam \control|op_reg_write .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N4
cycloneive_lcell_comb \decode|Decoder0~0 (
// Equation(s):
// \decode|Decoder0~0_combout  = (!\control|phase_counter [0] & (!\control|phase_counter [1] & (!\control|phase_counter [2] & \control|op_reg_write~combout )))

	.dataa(\control|phase_counter [0]),
	.datab(\control|phase_counter [1]),
	.datac(\control|phase_counter [2]),
	.datad(\control|op_reg_write~combout ),
	.cin(gnd),
	.combout(\decode|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder0~0 .lut_mask = 16'h0100;
defparam \decode|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N30
cycloneive_lcell_comb \decode|r2[3]~1 (
// Equation(s):
// \decode|r2[3]~1_combout  = ((\decode|r2[3]~0_combout  & (\decode|address_for_write_mux|res[1]~1_combout  & \decode|Decoder0~0_combout ))) # (!\reset~input_o )

	.dataa(\reset~input_o ),
	.datab(\decode|r2[3]~0_combout ),
	.datac(\decode|address_for_write_mux|res[1]~1_combout ),
	.datad(\decode|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\decode|r2[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r2[3]~1 .lut_mask = 16'hD555;
defparam \decode|r2[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N11
dffeas \decode|r2[12] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r2[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r2[12] .is_wysiwyg = "true";
defparam \decode|r2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N8
cycloneive_lcell_comb \decode|r1[12]~feeder (
// Equation(s):
// \decode|r1[12]~feeder_combout  = \decode|r0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\decode|r0~14_combout ),
	.cin(gnd),
	.combout(\decode|r1[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r1[12]~feeder .lut_mask = 16'hFF00;
defparam \decode|r1[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
cycloneive_lcell_comb \decode|r0[14]~1 (
// Equation(s):
// \decode|r0[14]~1_combout  = (!\decode|address_for_write_mux|res[1]~1_combout  & ((\control|op_reg_write_address~combout  & (!\decode|rs [2])) # (!\control|op_reg_write_address~combout  & ((!\decode|rd [2])))))

	.dataa(\decode|rs [2]),
	.datab(\control|op_reg_write_address~combout ),
	.datac(\decode|rd [2]),
	.datad(\decode|address_for_write_mux|res[1]~1_combout ),
	.cin(gnd),
	.combout(\decode|r0[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0[14]~1 .lut_mask = 16'h0047;
defparam \decode|r0[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N0
cycloneive_lcell_comb \decode|r1[0]~0 (
// Equation(s):
// \decode|r1[0]~0_combout  = ((\decode|r0[14]~1_combout  & (\decode|Decoder0~0_combout  & \decode|address_for_write_mux|res[0]~0_combout ))) # (!\reset~input_o )

	.dataa(\reset~input_o ),
	.datab(\decode|r0[14]~1_combout ),
	.datac(\decode|Decoder0~0_combout ),
	.datad(\decode|address_for_write_mux|res[0]~0_combout ),
	.cin(gnd),
	.combout(\decode|r1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r1[0]~0 .lut_mask = 16'hD555;
defparam \decode|r1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N9
dffeas \decode|r1[12] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r1[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|r1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r1[12] .is_wysiwyg = "true";
defparam \decode|r1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N16
cycloneive_lcell_comb \decode|r0[12]~feeder (
// Equation(s):
// \decode|r0[12]~feeder_combout  = \decode|r0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\decode|r0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|r0[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0[12]~feeder .lut_mask = 16'hF0F0;
defparam \decode|r0[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N26
cycloneive_lcell_comb \decode|r0[14]~2 (
// Equation(s):
// \decode|r0[14]~2_combout  = ((\decode|r0[14]~1_combout  & (\decode|Decoder0~0_combout  & !\decode|address_for_write_mux|res[0]~0_combout ))) # (!\reset~input_o )

	.dataa(\reset~input_o ),
	.datab(\decode|r0[14]~1_combout ),
	.datac(\decode|Decoder0~0_combout ),
	.datad(\decode|address_for_write_mux|res[0]~0_combout ),
	.cin(gnd),
	.combout(\decode|r0[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0[14]~2 .lut_mask = 16'h55D5;
defparam \decode|r0[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N17
dffeas \decode|r0[12] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|r0[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r0[12] .is_wysiwyg = "true";
defparam \decode|r0[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cycloneive_lcell_comb \decode|br~62 (
// Equation(s):
// \decode|br~62_combout  = (\fetch_mem_access|instruction_register [8] & ((\fetch_mem_access|instruction_register [9]) # ((\decode|r1 [12])))) # (!\fetch_mem_access|instruction_register [8] & (!\fetch_mem_access|instruction_register [9] & ((\decode|r0 
// [12]))))

	.dataa(\fetch_mem_access|instruction_register [8]),
	.datab(\fetch_mem_access|instruction_register [9]),
	.datac(\decode|r1 [12]),
	.datad(\decode|r0 [12]),
	.cin(gnd),
	.combout(\decode|br~62_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~62 .lut_mask = 16'hB9A8;
defparam \decode|br~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cycloneive_lcell_comb \decode|r3[7]~0 (
// Equation(s):
// \decode|r3[7]~0_combout  = (\decode|address_for_write_mux|res[1]~1_combout  & ((\control|op_reg_write_address~combout  & ((!\decode|rs [2]))) # (!\control|op_reg_write_address~combout  & (!\decode|rd [2]))))

	.dataa(\control|op_reg_write_address~combout ),
	.datab(\decode|address_for_write_mux|res[1]~1_combout ),
	.datac(\decode|rd [2]),
	.datad(\decode|rs [2]),
	.cin(gnd),
	.combout(\decode|r3[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r3[7]~0 .lut_mask = 16'h048C;
defparam \decode|r3[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneive_lcell_comb \decode|r3[7]~1 (
// Equation(s):
// \decode|r3[7]~1_combout  = ((\decode|address_for_write_mux|res[0]~0_combout  & (\decode|Decoder0~0_combout  & \decode|r3[7]~0_combout ))) # (!\reset~input_o )

	.dataa(\decode|address_for_write_mux|res[0]~0_combout ),
	.datab(\reset~input_o ),
	.datac(\decode|Decoder0~0_combout ),
	.datad(\decode|r3[7]~0_combout ),
	.cin(gnd),
	.combout(\decode|r3[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r3[7]~1 .lut_mask = 16'hB333;
defparam \decode|r3[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N5
dffeas \decode|r3[12] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|r3[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r3[12] .is_wysiwyg = "true";
defparam \decode|r3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneive_lcell_comb \decode|br~63 (
// Equation(s):
// \decode|br~63_combout  = (\decode|br~62_combout  & (((\decode|r3 [12]) # (!\fetch_mem_access|instruction_register [9])))) # (!\decode|br~62_combout  & (\decode|r2 [12] & ((\fetch_mem_access|instruction_register [9]))))

	.dataa(\decode|r2 [12]),
	.datab(\decode|br~62_combout ),
	.datac(\decode|r3 [12]),
	.datad(\fetch_mem_access|instruction_register [9]),
	.cin(gnd),
	.combout(\decode|br~63_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~63 .lut_mask = 16'hE2CC;
defparam \decode|br~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cycloneive_lcell_comb \decode|r5[3]~0 (
// Equation(s):
// \decode|r5[3]~0_combout  = (!\decode|address_for_write_mux|res[1]~1_combout  & ((\control|op_reg_write_address~combout  & ((\decode|rs [2]))) # (!\control|op_reg_write_address~combout  & (\decode|rd [2]))))

	.dataa(\control|op_reg_write_address~combout ),
	.datab(\decode|address_for_write_mux|res[1]~1_combout ),
	.datac(\decode|rd [2]),
	.datad(\decode|rs [2]),
	.cin(gnd),
	.combout(\decode|r5[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r5[3]~0 .lut_mask = 16'h3210;
defparam \decode|r5[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb \decode|r5[3]~1 (
// Equation(s):
// \decode|r5[3]~1_combout  = ((\decode|r5[3]~0_combout  & (\decode|address_for_write_mux|res[0]~0_combout  & \decode|Decoder0~0_combout ))) # (!\reset~input_o )

	.dataa(\decode|r5[3]~0_combout ),
	.datab(\decode|address_for_write_mux|res[0]~0_combout ),
	.datac(\reset~input_o ),
	.datad(\decode|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\decode|r5[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r5[3]~1 .lut_mask = 16'h8F0F;
defparam \decode|r5[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N17
dffeas \decode|r5[12] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r5[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r5 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r5[12] .is_wysiwyg = "true";
defparam \decode|r5[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cycloneive_lcell_comb \decode|r7[7]~0 (
// Equation(s):
// \decode|r7[7]~0_combout  = (\decode|address_for_write_mux|res[1]~1_combout  & ((\control|op_reg_write_address~combout  & ((\decode|rs [2]))) # (!\control|op_reg_write_address~combout  & (\decode|rd [2]))))

	.dataa(\control|op_reg_write_address~combout ),
	.datab(\decode|address_for_write_mux|res[1]~1_combout ),
	.datac(\decode|rd [2]),
	.datad(\decode|rs [2]),
	.cin(gnd),
	.combout(\decode|r7[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r7[7]~0 .lut_mask = 16'hC840;
defparam \decode|r7[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb \decode|r7[7]~1 (
// Equation(s):
// \decode|r7[7]~1_combout  = ((\decode|r7[7]~0_combout  & (\decode|address_for_write_mux|res[0]~0_combout  & \decode|Decoder0~0_combout ))) # (!\reset~input_o )

	.dataa(\decode|r7[7]~0_combout ),
	.datab(\decode|address_for_write_mux|res[0]~0_combout ),
	.datac(\reset~input_o ),
	.datad(\decode|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\decode|r7[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r7[7]~1 .lut_mask = 16'h8F0F;
defparam \decode|r7[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N7
dffeas \decode|r7[12] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r7[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r7 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r7[12] .is_wysiwyg = "true";
defparam \decode|r7[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneive_lcell_comb \decode|r4[9]~0 (
// Equation(s):
// \decode|r4[9]~0_combout  = ((\decode|r5[3]~0_combout  & (!\decode|address_for_write_mux|res[0]~0_combout  & \decode|Decoder0~0_combout ))) # (!\reset~input_o )

	.dataa(\decode|r5[3]~0_combout ),
	.datab(\decode|address_for_write_mux|res[0]~0_combout ),
	.datac(\reset~input_o ),
	.datad(\decode|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\decode|r4[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r4[9]~0 .lut_mask = 16'h2F0F;
defparam \decode|r4[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N7
dffeas \decode|r4[12] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r4 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r4[12] .is_wysiwyg = "true";
defparam \decode|r4[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cycloneive_lcell_comb \decode|r6[12]~0 (
// Equation(s):
// \decode|r6[12]~0_combout  = (!\decode|address_for_write_mux|res[0]~0_combout  & ((\control|op_reg_write_address~combout  & ((\decode|rs [2]))) # (!\control|op_reg_write_address~combout  & (\decode|rd [2]))))

	.dataa(\control|op_reg_write_address~combout ),
	.datab(\decode|address_for_write_mux|res[0]~0_combout ),
	.datac(\decode|rd [2]),
	.datad(\decode|rs [2]),
	.cin(gnd),
	.combout(\decode|r6[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r6[12]~0 .lut_mask = 16'h3210;
defparam \decode|r6[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N10
cycloneive_lcell_comb \decode|r6[12]~1 (
// Equation(s):
// \decode|r6[12]~1_combout  = ((\decode|address_for_write_mux|res[1]~1_combout  & (\decode|r6[12]~0_combout  & \decode|Decoder0~0_combout ))) # (!\reset~input_o )

	.dataa(\reset~input_o ),
	.datab(\decode|address_for_write_mux|res[1]~1_combout ),
	.datac(\decode|r6[12]~0_combout ),
	.datad(\decode|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\decode|r6[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r6[12]~1 .lut_mask = 16'hD555;
defparam \decode|r6[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N7
dffeas \decode|r6[12] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r6[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r6 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r6[12] .is_wysiwyg = "true";
defparam \decode|r6[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N6
cycloneive_lcell_comb \decode|br~60 (
// Equation(s):
// \decode|br~60_combout  = (\fetch_mem_access|instruction_register [9] & (((\decode|r6 [12]) # (\fetch_mem_access|instruction_register [8])))) # (!\fetch_mem_access|instruction_register [9] & (\decode|r4 [12] & ((!\fetch_mem_access|instruction_register 
// [8]))))

	.dataa(\decode|r4 [12]),
	.datab(\fetch_mem_access|instruction_register [9]),
	.datac(\decode|r6 [12]),
	.datad(\fetch_mem_access|instruction_register [8]),
	.cin(gnd),
	.combout(\decode|br~60_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~60 .lut_mask = 16'hCCE2;
defparam \decode|br~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneive_lcell_comb \decode|br~61 (
// Equation(s):
// \decode|br~61_combout  = (\fetch_mem_access|instruction_register [8] & ((\decode|br~60_combout  & ((\decode|r7 [12]))) # (!\decode|br~60_combout  & (\decode|r5 [12])))) # (!\fetch_mem_access|instruction_register [8] & (((\decode|br~60_combout ))))

	.dataa(\fetch_mem_access|instruction_register [8]),
	.datab(\decode|r5 [12]),
	.datac(\decode|r7 [12]),
	.datad(\decode|br~60_combout ),
	.cin(gnd),
	.combout(\decode|br~61_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~61 .lut_mask = 16'hF588;
defparam \decode|br~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneive_lcell_comb \decode|br~64 (
// Equation(s):
// \decode|br~64_combout  = (\fetch_mem_access|instruction_register [10] & ((\decode|br~61_combout ))) # (!\fetch_mem_access|instruction_register [10] & (\decode|br~63_combout ))

	.dataa(gnd),
	.datab(\decode|br~63_combout ),
	.datac(\fetch_mem_access|instruction_register [10]),
	.datad(\decode|br~61_combout ),
	.cin(gnd),
	.combout(\decode|br~64_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~64 .lut_mask = 16'hFC0C;
defparam \decode|br~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N23
dffeas \decode|br[12] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|br~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|br [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|br[12] .is_wysiwyg = "true";
defparam \decode|br[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux3~1 (
// Equation(s):
// \exec|alu_src_mux_a|Mux3~1_combout  = (!\control|op_alu_src_a [0] & ((\control|op_alu_src_a [1] & (\fetch_mem_access|program_counter_pre [12])) # (!\control|op_alu_src_a [1] & ((\decode|br [12])))))

	.dataa(\fetch_mem_access|program_counter_pre [12]),
	.datab(\control|op_alu_src_a [1]),
	.datac(\control|op_alu_src_a [0]),
	.datad(\decode|br [12]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux3~1 .lut_mask = 16'h0B08;
defparam \exec|alu_src_mux_a|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N4
cycloneive_lcell_comb \exec|a|Mux68~2 (
// Equation(s):
// \exec|a|Mux68~2_combout  = (!\control|op_alu [0] & (\exec|alu_src_mux_b|Mux3~0_combout  $ (((!\control|op_alu [1] & \exec|alu_src_mux_a|Mux3~1_combout )))))

	.dataa(\control|op_alu [1]),
	.datab(\exec|alu_src_mux_b|Mux3~0_combout ),
	.datac(\control|op_alu [0]),
	.datad(\exec|alu_src_mux_a|Mux3~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux68~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux68~2 .lut_mask = 16'h090C;
defparam \exec|a|Mux68~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneive_lcell_comb \decode|r0~13 (
// Equation(s):
// \decode|r0~13_combout  = (\reset~input_o  & ((\control|op_res [0] & ((\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [11]))) # (!\control|op_res [0] & (\exec|data_register [11]))))

	.dataa(\control|op_res [0]),
	.datab(\reset~input_o ),
	.datac(\exec|data_register [11]),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\decode|r0~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0~13 .lut_mask = 16'hC840;
defparam \decode|r0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N23
dffeas \decode|r6[11] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r6[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r6 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r6[11] .is_wysiwyg = "true";
defparam \decode|r6[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N29
dffeas \decode|r4[11] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r4 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r4[11] .is_wysiwyg = "true";
defparam \decode|r4[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N22
cycloneive_lcell_comb \decode|br~50 (
// Equation(s):
// \decode|br~50_combout  = (\fetch_mem_access|instruction_register [8] & (\fetch_mem_access|instruction_register [9])) # (!\fetch_mem_access|instruction_register [8] & ((\fetch_mem_access|instruction_register [9] & (\decode|r6 [11])) # 
// (!\fetch_mem_access|instruction_register [9] & ((\decode|r4 [11])))))

	.dataa(\fetch_mem_access|instruction_register [8]),
	.datab(\fetch_mem_access|instruction_register [9]),
	.datac(\decode|r6 [11]),
	.datad(\decode|r4 [11]),
	.cin(gnd),
	.combout(\decode|br~50_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~50 .lut_mask = 16'hD9C8;
defparam \decode|br~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N11
dffeas \decode|r7[11] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r7[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r7 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r7[11] .is_wysiwyg = "true";
defparam \decode|r7[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N13
dffeas \decode|r5[11] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r5[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r5 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r5[11] .is_wysiwyg = "true";
defparam \decode|r5[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneive_lcell_comb \decode|br~51 (
// Equation(s):
// \decode|br~51_combout  = (\fetch_mem_access|instruction_register [8] & ((\decode|br~50_combout  & (\decode|r7 [11])) # (!\decode|br~50_combout  & ((\decode|r5 [11]))))) # (!\fetch_mem_access|instruction_register [8] & (\decode|br~50_combout ))

	.dataa(\fetch_mem_access|instruction_register [8]),
	.datab(\decode|br~50_combout ),
	.datac(\decode|r7 [11]),
	.datad(\decode|r5 [11]),
	.cin(gnd),
	.combout(\decode|br~51_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~51 .lut_mask = 16'hE6C4;
defparam \decode|br~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N7
dffeas \decode|r2[11] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r2[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r2[11] .is_wysiwyg = "true";
defparam \decode|r2[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N23
dffeas \decode|r3[11] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|r3[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r3[11] .is_wysiwyg = "true";
defparam \decode|r3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N5
dffeas \decode|r0[11] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r0[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r0[11] .is_wysiwyg = "true";
defparam \decode|r0[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N7
dffeas \decode|r1[11] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r1[11] .is_wysiwyg = "true";
defparam \decode|r1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N6
cycloneive_lcell_comb \decode|br~52 (
// Equation(s):
// \decode|br~52_combout  = (\fetch_mem_access|instruction_register [8] & (((\decode|r1 [11]) # (\fetch_mem_access|instruction_register [9])))) # (!\fetch_mem_access|instruction_register [8] & (\decode|r0 [11] & ((!\fetch_mem_access|instruction_register 
// [9]))))

	.dataa(\fetch_mem_access|instruction_register [8]),
	.datab(\decode|r0 [11]),
	.datac(\decode|r1 [11]),
	.datad(\fetch_mem_access|instruction_register [9]),
	.cin(gnd),
	.combout(\decode|br~52_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~52 .lut_mask = 16'hAAE4;
defparam \decode|br~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cycloneive_lcell_comb \decode|br~53 (
// Equation(s):
// \decode|br~53_combout  = (\decode|br~52_combout  & (((\decode|r3 [11]) # (!\fetch_mem_access|instruction_register [9])))) # (!\decode|br~52_combout  & (\decode|r2 [11] & ((\fetch_mem_access|instruction_register [9]))))

	.dataa(\decode|r2 [11]),
	.datab(\decode|r3 [11]),
	.datac(\decode|br~52_combout ),
	.datad(\fetch_mem_access|instruction_register [9]),
	.cin(gnd),
	.combout(\decode|br~53_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~53 .lut_mask = 16'hCAF0;
defparam \decode|br~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \decode|br~54 (
// Equation(s):
// \decode|br~54_combout  = (\fetch_mem_access|instruction_register [10] & (\decode|br~51_combout )) # (!\fetch_mem_access|instruction_register [10] & ((\decode|br~53_combout )))

	.dataa(gnd),
	.datab(\decode|br~51_combout ),
	.datac(\fetch_mem_access|instruction_register [10]),
	.datad(\decode|br~53_combout ),
	.cin(gnd),
	.combout(\decode|br~54_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~54 .lut_mask = 16'hCFC0;
defparam \decode|br~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N17
dffeas \decode|br[11] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|br~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|br [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|br[11] .is_wysiwyg = "true";
defparam \decode|br[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N10
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux4~1 (
// Equation(s):
// \exec|alu_src_mux_a|Mux4~1_combout  = (!\control|op_alu_src_a [0] & ((\control|op_alu_src_a [1] & ((\fetch_mem_access|program_counter_pre [11]))) # (!\control|op_alu_src_a [1] & (\decode|br [11]))))

	.dataa(\control|op_alu_src_a [1]),
	.datab(\decode|br [11]),
	.datac(\fetch_mem_access|program_counter_pre [11]),
	.datad(\control|op_alu_src_a [0]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux4~1 .lut_mask = 16'h00E4;
defparam \exec|alu_src_mux_a|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneive_lcell_comb \decode|ar~56 (
// Equation(s):
// \decode|ar~56_combout  = (\fetch_mem_access|instruction_register [11] & (((\fetch_mem_access|instruction_register [12])))) # (!\fetch_mem_access|instruction_register [11] & ((\fetch_mem_access|instruction_register [12] & (\decode|r6 [11])) # 
// (!\fetch_mem_access|instruction_register [12] & ((\decode|r4 [11])))))

	.dataa(\fetch_mem_access|instruction_register [11]),
	.datab(\decode|r6 [11]),
	.datac(\decode|r4 [11]),
	.datad(\fetch_mem_access|instruction_register [12]),
	.cin(gnd),
	.combout(\decode|ar~56_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~56 .lut_mask = 16'hEE50;
defparam \decode|ar~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneive_lcell_comb \decode|ar~57 (
// Equation(s):
// \decode|ar~57_combout  = (\fetch_mem_access|instruction_register [11] & ((\decode|ar~56_combout  & ((\decode|r7 [11]))) # (!\decode|ar~56_combout  & (\decode|r5 [11])))) # (!\fetch_mem_access|instruction_register [11] & (\decode|ar~56_combout ))

	.dataa(\fetch_mem_access|instruction_register [11]),
	.datab(\decode|ar~56_combout ),
	.datac(\decode|r5 [11]),
	.datad(\decode|r7 [11]),
	.cin(gnd),
	.combout(\decode|ar~57_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~57 .lut_mask = 16'hEC64;
defparam \decode|ar~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N4
cycloneive_lcell_comb \decode|ar~58 (
// Equation(s):
// \decode|ar~58_combout  = (\fetch_mem_access|instruction_register [12] & (((\fetch_mem_access|instruction_register [11])))) # (!\fetch_mem_access|instruction_register [12] & ((\fetch_mem_access|instruction_register [11] & (\decode|r1 [11])) # 
// (!\fetch_mem_access|instruction_register [11] & ((\decode|r0 [11])))))

	.dataa(\decode|r1 [11]),
	.datab(\fetch_mem_access|instruction_register [12]),
	.datac(\decode|r0 [11]),
	.datad(\fetch_mem_access|instruction_register [11]),
	.cin(gnd),
	.combout(\decode|ar~58_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~58 .lut_mask = 16'hEE30;
defparam \decode|ar~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneive_lcell_comb \decode|ar~59 (
// Equation(s):
// \decode|ar~59_combout  = (\fetch_mem_access|instruction_register [12] & ((\decode|ar~58_combout  & (\decode|r3 [11])) # (!\decode|ar~58_combout  & ((\decode|r2 [11]))))) # (!\fetch_mem_access|instruction_register [12] & (((\decode|ar~58_combout ))))

	.dataa(\fetch_mem_access|instruction_register [12]),
	.datab(\decode|r3 [11]),
	.datac(\decode|r2 [11]),
	.datad(\decode|ar~58_combout ),
	.cin(gnd),
	.combout(\decode|ar~59_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~59 .lut_mask = 16'hDDA0;
defparam \decode|ar~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneive_lcell_comb \decode|ar~60 (
// Equation(s):
// \decode|ar~60_combout  = (\fetch_mem_access|instruction_register [13] & (\decode|ar~57_combout )) # (!\fetch_mem_access|instruction_register [13] & ((\decode|ar~59_combout )))

	.dataa(\fetch_mem_access|instruction_register [13]),
	.datab(gnd),
	.datac(\decode|ar~57_combout ),
	.datad(\decode|ar~59_combout ),
	.cin(gnd),
	.combout(\decode|ar~60_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~60 .lut_mask = 16'hF5A0;
defparam \decode|ar~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N29
dffeas \decode|ar[11] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|ar~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ar [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ar[11] .is_wysiwyg = "true";
defparam \decode|ar[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N14
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux4~0 (
// Equation(s):
// \exec|alu_src_mux_b|Mux4~0_combout  = (!\control|op_alu_src_b [0] & ((\control|op_alu_src_b [1] & (\decode|ar [11])) # (!\control|op_alu_src_b [1] & ((\fetch_mem_access|instruction_register [7])))))

	.dataa(\decode|ar [11]),
	.datab(\fetch_mem_access|instruction_register [7]),
	.datac(\control|op_alu_src_b [0]),
	.datad(\control|op_alu_src_b [1]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux4~0 .lut_mask = 16'h0A0C;
defparam \exec|alu_src_mux_b|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N30
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux5~0 (
// Equation(s):
// \exec|alu_src_mux_b|Mux5~0_combout  = (!\control|op_alu_src_b [0] & ((\control|op_alu_src_b [1] & (\decode|ar [10])) # (!\control|op_alu_src_b [1] & ((\fetch_mem_access|instruction_register [7])))))

	.dataa(\decode|ar [10]),
	.datab(\control|op_alu_src_b [0]),
	.datac(\fetch_mem_access|instruction_register [7]),
	.datad(\control|op_alu_src_b [1]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux5~0 .lut_mask = 16'h2230;
defparam \exec|alu_src_mux_b|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N17
dffeas \decode|r3[10] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|r3[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r3[10] .is_wysiwyg = "true";
defparam \decode|r3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y13_N9
dffeas \decode|r0[10] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r0[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r0[10] .is_wysiwyg = "true";
defparam \decode|r0[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y13_N25
dffeas \decode|r1[10] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r1[10] .is_wysiwyg = "true";
defparam \decode|r1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N24
cycloneive_lcell_comb \decode|br~57 (
// Equation(s):
// \decode|br~57_combout  = (\fetch_mem_access|instruction_register [8] & (((\decode|r1 [10]) # (\fetch_mem_access|instruction_register [9])))) # (!\fetch_mem_access|instruction_register [8] & (\decode|r0 [10] & ((!\fetch_mem_access|instruction_register 
// [9]))))

	.dataa(\fetch_mem_access|instruction_register [8]),
	.datab(\decode|r0 [10]),
	.datac(\decode|r1 [10]),
	.datad(\fetch_mem_access|instruction_register [9]),
	.cin(gnd),
	.combout(\decode|br~57_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~57 .lut_mask = 16'hAAE4;
defparam \decode|br~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N19
dffeas \decode|r2[10] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r2[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r2[10] .is_wysiwyg = "true";
defparam \decode|r2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cycloneive_lcell_comb \decode|br~58 (
// Equation(s):
// \decode|br~58_combout  = (\fetch_mem_access|instruction_register [9] & ((\decode|br~57_combout  & (\decode|r3 [10])) # (!\decode|br~57_combout  & ((\decode|r2 [10]))))) # (!\fetch_mem_access|instruction_register [9] & (((\decode|br~57_combout ))))

	.dataa(\fetch_mem_access|instruction_register [9]),
	.datab(\decode|r3 [10]),
	.datac(\decode|br~57_combout ),
	.datad(\decode|r2 [10]),
	.cin(gnd),
	.combout(\decode|br~58_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~58 .lut_mask = 16'hDAD0;
defparam \decode|br~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N25
dffeas \decode|r5[10] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r5[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r5 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r5[10] .is_wysiwyg = "true";
defparam \decode|r5[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N15
dffeas \decode|r4[10] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r4 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r4[10] .is_wysiwyg = "true";
defparam \decode|r4[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N13
dffeas \decode|r6[10] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r6[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r6 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r6[10] .is_wysiwyg = "true";
defparam \decode|r6[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N12
cycloneive_lcell_comb \decode|br~55 (
// Equation(s):
// \decode|br~55_combout  = (\fetch_mem_access|instruction_register [9] & (((\decode|r6 [10]) # (\fetch_mem_access|instruction_register [8])))) # (!\fetch_mem_access|instruction_register [9] & (\decode|r4 [10] & ((!\fetch_mem_access|instruction_register 
// [8]))))

	.dataa(\decode|r4 [10]),
	.datab(\fetch_mem_access|instruction_register [9]),
	.datac(\decode|r6 [10]),
	.datad(\fetch_mem_access|instruction_register [8]),
	.cin(gnd),
	.combout(\decode|br~55_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~55 .lut_mask = 16'hCCE2;
defparam \decode|br~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N22
cycloneive_lcell_comb \decode|br~56 (
// Equation(s):
// \decode|br~56_combout  = (\fetch_mem_access|instruction_register [8] & ((\decode|br~55_combout  & ((\decode|r7 [10]))) # (!\decode|br~55_combout  & (\decode|r5 [10])))) # (!\fetch_mem_access|instruction_register [8] & (((\decode|br~55_combout ))))

	.dataa(\decode|r5 [10]),
	.datab(\fetch_mem_access|instruction_register [8]),
	.datac(\decode|r7 [10]),
	.datad(\decode|br~55_combout ),
	.cin(gnd),
	.combout(\decode|br~56_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~56 .lut_mask = 16'hF388;
defparam \decode|br~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneive_lcell_comb \decode|br~59 (
// Equation(s):
// \decode|br~59_combout  = (\fetch_mem_access|instruction_register [10] & ((\decode|br~56_combout ))) # (!\fetch_mem_access|instruction_register [10] & (\decode|br~58_combout ))

	.dataa(\decode|br~58_combout ),
	.datab(gnd),
	.datac(\fetch_mem_access|instruction_register [10]),
	.datad(\decode|br~56_combout ),
	.cin(gnd),
	.combout(\decode|br~59_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~59 .lut_mask = 16'hFA0A;
defparam \decode|br~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N21
dffeas \decode|br[10] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|br~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|br [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|br[10] .is_wysiwyg = "true";
defparam \decode|br[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux5~1 (
// Equation(s):
// \exec|alu_src_mux_a|Mux5~1_combout  = (!\control|op_alu_src_a [0] & ((\control|op_alu_src_a [1] & ((\fetch_mem_access|program_counter_pre [10]))) # (!\control|op_alu_src_a [1] & (\decode|br [10]))))

	.dataa(\decode|br [10]),
	.datab(\control|op_alu_src_a [1]),
	.datac(\control|op_alu_src_a [0]),
	.datad(\fetch_mem_access|program_counter_pre [10]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux5~1 .lut_mask = 16'h0E02;
defparam \exec|alu_src_mux_a|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneive_lcell_comb \decode|r0~11 (
// Equation(s):
// \decode|r0~11_combout  = (\reset~input_o  & ((\control|op_res [0] & ((\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [9]))) # (!\control|op_res [0] & (\exec|data_register [9]))))

	.dataa(\exec|data_register [9]),
	.datab(\control|op_res [0]),
	.datac(\reset~input_o ),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\decode|r0~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0~11 .lut_mask = 16'hE020;
defparam \decode|r0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N1
dffeas \decode|r6[9] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r6[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r6 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r6[9] .is_wysiwyg = "true";
defparam \decode|r6[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N21
dffeas \decode|r4[9] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r4 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r4[9] .is_wysiwyg = "true";
defparam \decode|r4[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N0
cycloneive_lcell_comb \decode|br~45 (
// Equation(s):
// \decode|br~45_combout  = (\fetch_mem_access|instruction_register [8] & (\fetch_mem_access|instruction_register [9])) # (!\fetch_mem_access|instruction_register [8] & ((\fetch_mem_access|instruction_register [9] & (\decode|r6 [9])) # 
// (!\fetch_mem_access|instruction_register [9] & ((\decode|r4 [9])))))

	.dataa(\fetch_mem_access|instruction_register [8]),
	.datab(\fetch_mem_access|instruction_register [9]),
	.datac(\decode|r6 [9]),
	.datad(\decode|r4 [9]),
	.cin(gnd),
	.combout(\decode|br~45_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~45 .lut_mask = 16'hD9C8;
defparam \decode|br~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N23
dffeas \decode|r5[9] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r5[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r5 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r5[9] .is_wysiwyg = "true";
defparam \decode|r5[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N27
dffeas \decode|r7[9] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r7[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r7 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r7[9] .is_wysiwyg = "true";
defparam \decode|r7[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneive_lcell_comb \decode|br~46 (
// Equation(s):
// \decode|br~46_combout  = (\decode|br~45_combout  & (((\decode|r7 [9]) # (!\fetch_mem_access|instruction_register [8])))) # (!\decode|br~45_combout  & (\decode|r5 [9] & ((\fetch_mem_access|instruction_register [8]))))

	.dataa(\decode|br~45_combout ),
	.datab(\decode|r5 [9]),
	.datac(\decode|r7 [9]),
	.datad(\fetch_mem_access|instruction_register [8]),
	.cin(gnd),
	.combout(\decode|br~46_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~46 .lut_mask = 16'hE4AA;
defparam \decode|br~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N17
dffeas \decode|r3[9] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|r3[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r3[9] .is_wysiwyg = "true";
defparam \decode|r3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cycloneive_lcell_comb \decode|r0[9]~feeder (
// Equation(s):
// \decode|r0[9]~feeder_combout  = \decode|r0~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\decode|r0~11_combout ),
	.cin(gnd),
	.combout(\decode|r0[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0[9]~feeder .lut_mask = 16'hFF00;
defparam \decode|r0[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N31
dffeas \decode|r0[9] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|r0[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r0[9] .is_wysiwyg = "true";
defparam \decode|r0[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N20
cycloneive_lcell_comb \decode|r1[9]~feeder (
// Equation(s):
// \decode|r1[9]~feeder_combout  = \decode|r0~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\decode|r0~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|r1[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r1[9]~feeder .lut_mask = 16'hF0F0;
defparam \decode|r1[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N21
dffeas \decode|r1[9] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r1[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|r1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r1[9] .is_wysiwyg = "true";
defparam \decode|r1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneive_lcell_comb \decode|br~47 (
// Equation(s):
// \decode|br~47_combout  = (\fetch_mem_access|instruction_register [8] & (((\fetch_mem_access|instruction_register [9]) # (\decode|r1 [9])))) # (!\fetch_mem_access|instruction_register [8] & (\decode|r0 [9] & (!\fetch_mem_access|instruction_register [9])))

	.dataa(\decode|r0 [9]),
	.datab(\fetch_mem_access|instruction_register [8]),
	.datac(\fetch_mem_access|instruction_register [9]),
	.datad(\decode|r1 [9]),
	.cin(gnd),
	.combout(\decode|br~47_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~47 .lut_mask = 16'hCEC2;
defparam \decode|br~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N17
dffeas \decode|r2[9] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r2[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r2[9] .is_wysiwyg = "true";
defparam \decode|r2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneive_lcell_comb \decode|br~48 (
// Equation(s):
// \decode|br~48_combout  = (\fetch_mem_access|instruction_register [9] & ((\decode|br~47_combout  & (\decode|r3 [9])) # (!\decode|br~47_combout  & ((\decode|r2 [9]))))) # (!\fetch_mem_access|instruction_register [9] & (((\decode|br~47_combout ))))

	.dataa(\fetch_mem_access|instruction_register [9]),
	.datab(\decode|r3 [9]),
	.datac(\decode|br~47_combout ),
	.datad(\decode|r2 [9]),
	.cin(gnd),
	.combout(\decode|br~48_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~48 .lut_mask = 16'hDAD0;
defparam \decode|br~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneive_lcell_comb \decode|br~49 (
// Equation(s):
// \decode|br~49_combout  = (\fetch_mem_access|instruction_register [10] & (\decode|br~46_combout )) # (!\fetch_mem_access|instruction_register [10] & ((\decode|br~48_combout )))

	.dataa(\decode|br~46_combout ),
	.datab(gnd),
	.datac(\fetch_mem_access|instruction_register [10]),
	.datad(\decode|br~48_combout ),
	.cin(gnd),
	.combout(\decode|br~49_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~49 .lut_mask = 16'hAFA0;
defparam \decode|br~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N21
dffeas \decode|br[9] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|br~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|br [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|br[9] .is_wysiwyg = "true";
defparam \decode|br[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux6~1 (
// Equation(s):
// \exec|alu_src_mux_a|Mux6~1_combout  = (!\control|op_alu_src_a [0] & ((\control|op_alu_src_a [1] & ((\fetch_mem_access|program_counter_pre [9]))) # (!\control|op_alu_src_a [1] & (\decode|br [9]))))

	.dataa(\decode|br [9]),
	.datab(\control|op_alu_src_a [1]),
	.datac(\control|op_alu_src_a [0]),
	.datad(\fetch_mem_access|program_counter_pre [9]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux6~1 .lut_mask = 16'h0E02;
defparam \exec|alu_src_mux_a|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneive_lcell_comb \decode|ar~46 (
// Equation(s):
// \decode|ar~46_combout  = (\fetch_mem_access|instruction_register [11] & (\fetch_mem_access|instruction_register [12])) # (!\fetch_mem_access|instruction_register [11] & ((\fetch_mem_access|instruction_register [12] & ((\decode|r6 [9]))) # 
// (!\fetch_mem_access|instruction_register [12] & (\decode|r4 [9]))))

	.dataa(\fetch_mem_access|instruction_register [11]),
	.datab(\fetch_mem_access|instruction_register [12]),
	.datac(\decode|r4 [9]),
	.datad(\decode|r6 [9]),
	.cin(gnd),
	.combout(\decode|ar~46_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~46 .lut_mask = 16'hDC98;
defparam \decode|ar~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneive_lcell_comb \decode|ar~47 (
// Equation(s):
// \decode|ar~47_combout  = (\fetch_mem_access|instruction_register [11] & ((\decode|ar~46_combout  & (\decode|r7 [9])) # (!\decode|ar~46_combout  & ((\decode|r5 [9]))))) # (!\fetch_mem_access|instruction_register [11] & (((\decode|ar~46_combout ))))

	.dataa(\decode|r7 [9]),
	.datab(\fetch_mem_access|instruction_register [11]),
	.datac(\decode|r5 [9]),
	.datad(\decode|ar~46_combout ),
	.cin(gnd),
	.combout(\decode|ar~47_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~47 .lut_mask = 16'hBBC0;
defparam \decode|ar~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
cycloneive_lcell_comb \decode|ar~48 (
// Equation(s):
// \decode|ar~48_combout  = (\fetch_mem_access|instruction_register [11] & ((\fetch_mem_access|instruction_register [12]) # ((\decode|r1 [9])))) # (!\fetch_mem_access|instruction_register [11] & (!\fetch_mem_access|instruction_register [12] & (\decode|r0 
// [9])))

	.dataa(\fetch_mem_access|instruction_register [11]),
	.datab(\fetch_mem_access|instruction_register [12]),
	.datac(\decode|r0 [9]),
	.datad(\decode|r1 [9]),
	.cin(gnd),
	.combout(\decode|ar~48_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~48 .lut_mask = 16'hBA98;
defparam \decode|ar~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneive_lcell_comb \decode|ar~49 (
// Equation(s):
// \decode|ar~49_combout  = (\decode|ar~48_combout  & ((\decode|r3 [9]) # ((!\fetch_mem_access|instruction_register [12])))) # (!\decode|ar~48_combout  & (((\decode|r2 [9] & \fetch_mem_access|instruction_register [12]))))

	.dataa(\decode|ar~48_combout ),
	.datab(\decode|r3 [9]),
	.datac(\decode|r2 [9]),
	.datad(\fetch_mem_access|instruction_register [12]),
	.cin(gnd),
	.combout(\decode|ar~49_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~49 .lut_mask = 16'hD8AA;
defparam \decode|ar~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneive_lcell_comb \decode|ar~50 (
// Equation(s):
// \decode|ar~50_combout  = (\fetch_mem_access|instruction_register [13] & (\decode|ar~47_combout )) # (!\fetch_mem_access|instruction_register [13] & ((\decode|ar~49_combout )))

	.dataa(gnd),
	.datab(\fetch_mem_access|instruction_register [13]),
	.datac(\decode|ar~47_combout ),
	.datad(\decode|ar~49_combout ),
	.cin(gnd),
	.combout(\decode|ar~50_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~50 .lut_mask = 16'hF3C0;
defparam \decode|ar~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N19
dffeas \decode|ar[9] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|ar~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ar [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ar[9] .is_wysiwyg = "true";
defparam \decode|ar[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux6~0 (
// Equation(s):
// \exec|alu_src_mux_b|Mux6~0_combout  = (!\control|op_alu_src_b [0] & ((\control|op_alu_src_b [1] & (\decode|ar [9])) # (!\control|op_alu_src_b [1] & ((\fetch_mem_access|instruction_register [7])))))

	.dataa(\decode|ar [9]),
	.datab(\control|op_alu_src_b [1]),
	.datac(\control|op_alu_src_b [0]),
	.datad(\fetch_mem_access|instruction_register [7]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux6~0 .lut_mask = 16'h0B08;
defparam \exec|alu_src_mux_b|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N19
dffeas \decode|r6[8] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r6[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r6 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r6[8] .is_wysiwyg = "true";
defparam \decode|r6[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N3
dffeas \decode|r4[8] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r4 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r4[8] .is_wysiwyg = "true";
defparam \decode|r4[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N18
cycloneive_lcell_comb \decode|br~40 (
// Equation(s):
// \decode|br~40_combout  = (\fetch_mem_access|instruction_register [8] & (\fetch_mem_access|instruction_register [9])) # (!\fetch_mem_access|instruction_register [8] & ((\fetch_mem_access|instruction_register [9] & (\decode|r6 [8])) # 
// (!\fetch_mem_access|instruction_register [9] & ((\decode|r4 [8])))))

	.dataa(\fetch_mem_access|instruction_register [8]),
	.datab(\fetch_mem_access|instruction_register [9]),
	.datac(\decode|r6 [8]),
	.datad(\decode|r4 [8]),
	.cin(gnd),
	.combout(\decode|br~40_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~40 .lut_mask = 16'hD9C8;
defparam \decode|br~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N17
dffeas \decode|r5[8] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r5[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r5 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r5[8] .is_wysiwyg = "true";
defparam \decode|r5[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N26
cycloneive_lcell_comb \decode|br~41 (
// Equation(s):
// \decode|br~41_combout  = (\decode|br~40_combout  & (((\decode|r7 [8])) # (!\fetch_mem_access|instruction_register [8]))) # (!\decode|br~40_combout  & (\fetch_mem_access|instruction_register [8] & ((\decode|r5 [8]))))

	.dataa(\decode|br~40_combout ),
	.datab(\fetch_mem_access|instruction_register [8]),
	.datac(\decode|r7 [8]),
	.datad(\decode|r5 [8]),
	.cin(gnd),
	.combout(\decode|br~41_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~41 .lut_mask = 16'hE6A2;
defparam \decode|br~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N11
dffeas \decode|r3[8] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|r3[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r3[8] .is_wysiwyg = "true";
defparam \decode|r3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y13_N19
dffeas \decode|r0[8] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r0[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r0[8] .is_wysiwyg = "true";
defparam \decode|r0[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y13_N31
dffeas \decode|r1[8] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r1[8] .is_wysiwyg = "true";
defparam \decode|r1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N30
cycloneive_lcell_comb \decode|br~42 (
// Equation(s):
// \decode|br~42_combout  = (\fetch_mem_access|instruction_register [8] & (((\decode|r1 [8]) # (\fetch_mem_access|instruction_register [9])))) # (!\fetch_mem_access|instruction_register [8] & (\decode|r0 [8] & ((!\fetch_mem_access|instruction_register 
// [9]))))

	.dataa(\fetch_mem_access|instruction_register [8]),
	.datab(\decode|r0 [8]),
	.datac(\decode|r1 [8]),
	.datad(\fetch_mem_access|instruction_register [9]),
	.cin(gnd),
	.combout(\decode|br~42_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~42 .lut_mask = 16'hAAE4;
defparam \decode|br~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N9
dffeas \decode|r2[8] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r2[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r2[8] .is_wysiwyg = "true";
defparam \decode|r2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
cycloneive_lcell_comb \decode|br~43 (
// Equation(s):
// \decode|br~43_combout  = (\decode|br~42_combout  & ((\decode|r3 [8]) # ((!\fetch_mem_access|instruction_register [9])))) # (!\decode|br~42_combout  & (((\decode|r2 [8] & \fetch_mem_access|instruction_register [9]))))

	.dataa(\decode|r3 [8]),
	.datab(\decode|br~42_combout ),
	.datac(\decode|r2 [8]),
	.datad(\fetch_mem_access|instruction_register [9]),
	.cin(gnd),
	.combout(\decode|br~43_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~43 .lut_mask = 16'hB8CC;
defparam \decode|br~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneive_lcell_comb \decode|br~44 (
// Equation(s):
// \decode|br~44_combout  = (\fetch_mem_access|instruction_register [10] & (\decode|br~41_combout )) # (!\fetch_mem_access|instruction_register [10] & ((\decode|br~43_combout )))

	.dataa(\decode|br~41_combout ),
	.datab(\decode|br~43_combout ),
	.datac(\fetch_mem_access|instruction_register [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|br~44_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~44 .lut_mask = 16'hACAC;
defparam \decode|br~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N5
dffeas \decode|br[8] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|br~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|br [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|br[8] .is_wysiwyg = "true";
defparam \decode|br[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N20
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux7~1 (
// Equation(s):
// \exec|alu_src_mux_a|Mux7~1_combout  = (!\control|op_alu_src_a [0] & ((\control|op_alu_src_a [1] & (\fetch_mem_access|program_counter_pre [8])) # (!\control|op_alu_src_a [1] & ((\decode|br [8])))))

	.dataa(\fetch_mem_access|program_counter_pre [8]),
	.datab(\control|op_alu_src_a [1]),
	.datac(\decode|br [8]),
	.datad(\control|op_alu_src_a [0]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux7~1 .lut_mask = 16'h00B8;
defparam \exec|alu_src_mux_a|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N8
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux7~0 (
// Equation(s):
// \exec|alu_src_mux_b|Mux7~0_combout  = (!\control|op_alu_src_b [0] & ((\control|op_alu_src_b [1] & ((\decode|ar [8]))) # (!\control|op_alu_src_b [1] & (\fetch_mem_access|instruction_register [7]))))

	.dataa(\fetch_mem_access|instruction_register [7]),
	.datab(\control|op_alu_src_b [1]),
	.datac(\decode|ar [8]),
	.datad(\control|op_alu_src_b [0]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux7~0 .lut_mask = 16'h00E2;
defparam \exec|alu_src_mux_b|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N15
dffeas \fetch_mem_access|program_counter_pre[7] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|program_counter_pre[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\fetch_mem_access|instruction_register[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|program_counter_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|program_counter_pre[7] .is_wysiwyg = "true";
defparam \fetch_mem_access|program_counter_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneive_lcell_comb \decode|r0~9 (
// Equation(s):
// \decode|r0~9_combout  = (\reset~input_o  & ((\control|op_res [0] & ((\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [7]))) # (!\control|op_res [0] & (\exec|data_register [7]))))

	.dataa(\control|op_res [0]),
	.datab(\exec|data_register [7]),
	.datac(\reset~input_o ),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\decode|r0~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0~9 .lut_mask = 16'hE040;
defparam \decode|r0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N25
dffeas \decode|r4[7] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r4 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r4[7] .is_wysiwyg = "true";
defparam \decode|r4[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N17
dffeas \decode|r6[7] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r6[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r6 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r6[7] .is_wysiwyg = "true";
defparam \decode|r6[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N16
cycloneive_lcell_comb \decode|br~30 (
// Equation(s):
// \decode|br~30_combout  = (\fetch_mem_access|instruction_register [8] & (((\fetch_mem_access|instruction_register [9])))) # (!\fetch_mem_access|instruction_register [8] & ((\fetch_mem_access|instruction_register [9] & ((\decode|r6 [7]))) # 
// (!\fetch_mem_access|instruction_register [9] & (\decode|r4 [7]))))

	.dataa(\fetch_mem_access|instruction_register [8]),
	.datab(\decode|r4 [7]),
	.datac(\decode|r6 [7]),
	.datad(\fetch_mem_access|instruction_register [9]),
	.cin(gnd),
	.combout(\decode|br~30_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~30 .lut_mask = 16'hFA44;
defparam \decode|br~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N15
dffeas \decode|r7[7] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r7[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r7 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r7[7] .is_wysiwyg = "true";
defparam \decode|r7[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N21
dffeas \decode|r5[7] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r5[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r5 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r5[7] .is_wysiwyg = "true";
defparam \decode|r5[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N14
cycloneive_lcell_comb \decode|br~31 (
// Equation(s):
// \decode|br~31_combout  = (\decode|br~30_combout  & (((\decode|r7 [7])) # (!\fetch_mem_access|instruction_register [8]))) # (!\decode|br~30_combout  & (\fetch_mem_access|instruction_register [8] & ((\decode|r5 [7]))))

	.dataa(\decode|br~30_combout ),
	.datab(\fetch_mem_access|instruction_register [8]),
	.datac(\decode|r7 [7]),
	.datad(\decode|r5 [7]),
	.cin(gnd),
	.combout(\decode|br~31_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~31 .lut_mask = 16'hE6A2;
defparam \decode|br~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N19
dffeas \decode|r0[7] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r0[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r0[7] .is_wysiwyg = "true";
defparam \decode|r0[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N23
dffeas \decode|r1[7] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r1[7] .is_wysiwyg = "true";
defparam \decode|r1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N22
cycloneive_lcell_comb \decode|br~32 (
// Equation(s):
// \decode|br~32_combout  = (\fetch_mem_access|instruction_register [9] & (((\fetch_mem_access|instruction_register [8])))) # (!\fetch_mem_access|instruction_register [9] & ((\fetch_mem_access|instruction_register [8] & ((\decode|r1 [7]))) # 
// (!\fetch_mem_access|instruction_register [8] & (\decode|r0 [7]))))

	.dataa(\fetch_mem_access|instruction_register [9]),
	.datab(\decode|r0 [7]),
	.datac(\decode|r1 [7]),
	.datad(\fetch_mem_access|instruction_register [8]),
	.cin(gnd),
	.combout(\decode|br~32_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~32 .lut_mask = 16'hFA44;
defparam \decode|br~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N21
dffeas \decode|r3[7] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|r3[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r3[7] .is_wysiwyg = "true";
defparam \decode|r3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N25
dffeas \decode|r2[7] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r2[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r2[7] .is_wysiwyg = "true";
defparam \decode|r2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
cycloneive_lcell_comb \decode|br~33 (
// Equation(s):
// \decode|br~33_combout  = (\decode|br~32_combout  & ((\decode|r3 [7]) # ((!\fetch_mem_access|instruction_register [9])))) # (!\decode|br~32_combout  & (((\fetch_mem_access|instruction_register [9] & \decode|r2 [7]))))

	.dataa(\decode|br~32_combout ),
	.datab(\decode|r3 [7]),
	.datac(\fetch_mem_access|instruction_register [9]),
	.datad(\decode|r2 [7]),
	.cin(gnd),
	.combout(\decode|br~33_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~33 .lut_mask = 16'hDA8A;
defparam \decode|br~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneive_lcell_comb \decode|br~34 (
// Equation(s):
// \decode|br~34_combout  = (\fetch_mem_access|instruction_register [10] & (\decode|br~31_combout )) # (!\fetch_mem_access|instruction_register [10] & ((\decode|br~33_combout )))

	.dataa(\decode|br~31_combout ),
	.datab(gnd),
	.datac(\fetch_mem_access|instruction_register [10]),
	.datad(\decode|br~33_combout ),
	.cin(gnd),
	.combout(\decode|br~34_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~34 .lut_mask = 16'hAFA0;
defparam \decode|br~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N23
dffeas \decode|br[7] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|br~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|br [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|br[7] .is_wysiwyg = "true";
defparam \decode|br[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux8~1 (
// Equation(s):
// \exec|alu_src_mux_a|Mux8~1_combout  = (!\control|op_alu_src_a [0] & ((\control|op_alu_src_a [1] & (\fetch_mem_access|program_counter_pre [7])) # (!\control|op_alu_src_a [1] & ((\decode|br [7])))))

	.dataa(\fetch_mem_access|program_counter_pre [7]),
	.datab(\control|op_alu_src_a [1]),
	.datac(\control|op_alu_src_a [0]),
	.datad(\decode|br [7]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux8~1 .lut_mask = 16'h0B08;
defparam \exec|alu_src_mux_a|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
cycloneive_lcell_comb \decode|ar~36 (
// Equation(s):
// \decode|ar~36_combout  = (\fetch_mem_access|instruction_register [11] & (\fetch_mem_access|instruction_register [12])) # (!\fetch_mem_access|instruction_register [11] & ((\fetch_mem_access|instruction_register [12] & ((\decode|r6 [7]))) # 
// (!\fetch_mem_access|instruction_register [12] & (\decode|r4 [7]))))

	.dataa(\fetch_mem_access|instruction_register [11]),
	.datab(\fetch_mem_access|instruction_register [12]),
	.datac(\decode|r4 [7]),
	.datad(\decode|r6 [7]),
	.cin(gnd),
	.combout(\decode|ar~36_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~36 .lut_mask = 16'hDC98;
defparam \decode|ar~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N20
cycloneive_lcell_comb \decode|ar~37 (
// Equation(s):
// \decode|ar~37_combout  = (\decode|ar~36_combout  & ((\decode|r7 [7]) # ((!\fetch_mem_access|instruction_register [11])))) # (!\decode|ar~36_combout  & (((\decode|r5 [7] & \fetch_mem_access|instruction_register [11]))))

	.dataa(\decode|ar~36_combout ),
	.datab(\decode|r7 [7]),
	.datac(\decode|r5 [7]),
	.datad(\fetch_mem_access|instruction_register [11]),
	.cin(gnd),
	.combout(\decode|ar~37_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~37 .lut_mask = 16'hD8AA;
defparam \decode|ar~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N18
cycloneive_lcell_comb \decode|ar~38 (
// Equation(s):
// \decode|ar~38_combout  = (\fetch_mem_access|instruction_register [12] & (((\fetch_mem_access|instruction_register [11])))) # (!\fetch_mem_access|instruction_register [12] & ((\fetch_mem_access|instruction_register [11] & (\decode|r1 [7])) # 
// (!\fetch_mem_access|instruction_register [11] & ((\decode|r0 [7])))))

	.dataa(\decode|r1 [7]),
	.datab(\fetch_mem_access|instruction_register [12]),
	.datac(\decode|r0 [7]),
	.datad(\fetch_mem_access|instruction_register [11]),
	.cin(gnd),
	.combout(\decode|ar~38_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~38 .lut_mask = 16'hEE30;
defparam \decode|ar~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneive_lcell_comb \decode|ar~39 (
// Equation(s):
// \decode|ar~39_combout  = (\decode|ar~38_combout  & (((\decode|r3 [7])) # (!\fetch_mem_access|instruction_register [12]))) # (!\decode|ar~38_combout  & (\fetch_mem_access|instruction_register [12] & (\decode|r2 [7])))

	.dataa(\decode|ar~38_combout ),
	.datab(\fetch_mem_access|instruction_register [12]),
	.datac(\decode|r2 [7]),
	.datad(\decode|r3 [7]),
	.cin(gnd),
	.combout(\decode|ar~39_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~39 .lut_mask = 16'hEA62;
defparam \decode|ar~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneive_lcell_comb \decode|ar~40 (
// Equation(s):
// \decode|ar~40_combout  = (\fetch_mem_access|instruction_register [13] & (\decode|ar~37_combout )) # (!\fetch_mem_access|instruction_register [13] & ((\decode|ar~39_combout )))

	.dataa(gnd),
	.datab(\fetch_mem_access|instruction_register [13]),
	.datac(\decode|ar~37_combout ),
	.datad(\decode|ar~39_combout ),
	.cin(gnd),
	.combout(\decode|ar~40_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~40 .lut_mask = 16'hF3C0;
defparam \decode|ar~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N27
dffeas \decode|ar[7] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|ar~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ar [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ar[7] .is_wysiwyg = "true";
defparam \decode|ar[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N30
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux8~0 (
// Equation(s):
// \exec|alu_src_mux_b|Mux8~0_combout  = (!\control|op_alu_src_b [0] & ((\control|op_alu_src_b [1] & ((\decode|ar [7]))) # (!\control|op_alu_src_b [1] & (\fetch_mem_access|instruction_register [7]))))

	.dataa(\fetch_mem_access|instruction_register [7]),
	.datab(\control|op_alu_src_b [1]),
	.datac(\decode|ar [7]),
	.datad(\control|op_alu_src_b [0]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux8~0 .lut_mask = 16'h00E2;
defparam \exec|alu_src_mux_b|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N20
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux9~0 (
// Equation(s):
// \exec|alu_src_mux_b|Mux9~0_combout  = (!\control|op_alu_src_b [0] & ((\control|op_alu_src_b [1] & (\decode|ar [6])) # (!\control|op_alu_src_b [1] & ((\fetch_mem_access|instruction_register [6])))))

	.dataa(\decode|ar [6]),
	.datab(\fetch_mem_access|instruction_register [6]),
	.datac(\control|op_alu_src_b [0]),
	.datad(\control|op_alu_src_b [1]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux9~0 .lut_mask = 16'h0A0C;
defparam \exec|alu_src_mux_b|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneive_lcell_comb \decode|r0~7 (
// Equation(s):
// \decode|r0~7_combout  = (\reset~input_o  & ((\control|op_res [0] & ((\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [5]))) # (!\control|op_res [0] & (\exec|data_register [5]))))

	.dataa(\control|op_res [0]),
	.datab(\exec|data_register [5]),
	.datac(\reset~input_o ),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\decode|r0~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0~7 .lut_mask = 16'hE040;
defparam \decode|r0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N13
dffeas \decode|r0[5] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r0[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r0[5] .is_wysiwyg = "true";
defparam \decode|r0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N12
cycloneive_lcell_comb \decode|r1[5]~feeder (
// Equation(s):
// \decode|r1[5]~feeder_combout  = \decode|r0~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\decode|r0~7_combout ),
	.cin(gnd),
	.combout(\decode|r1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r1[5]~feeder .lut_mask = 16'hFF00;
defparam \decode|r1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N13
dffeas \decode|r1[5] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|r1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r1[5] .is_wysiwyg = "true";
defparam \decode|r1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneive_lcell_comb \decode|ar~28 (
// Equation(s):
// \decode|ar~28_combout  = (\fetch_mem_access|instruction_register [11] & ((\fetch_mem_access|instruction_register [12]) # ((\decode|r1 [5])))) # (!\fetch_mem_access|instruction_register [11] & (!\fetch_mem_access|instruction_register [12] & (\decode|r0 
// [5])))

	.dataa(\fetch_mem_access|instruction_register [11]),
	.datab(\fetch_mem_access|instruction_register [12]),
	.datac(\decode|r0 [5]),
	.datad(\decode|r1 [5]),
	.cin(gnd),
	.combout(\decode|ar~28_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~28 .lut_mask = 16'hBA98;
defparam \decode|ar~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N27
dffeas \decode|r2[5] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r2[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r2[5] .is_wysiwyg = "true";
defparam \decode|r2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N11
dffeas \decode|r3[5] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|r3[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r3[5] .is_wysiwyg = "true";
defparam \decode|r3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneive_lcell_comb \decode|ar~29 (
// Equation(s):
// \decode|ar~29_combout  = (\decode|ar~28_combout  & (((\decode|r3 [5])) # (!\fetch_mem_access|instruction_register [12]))) # (!\decode|ar~28_combout  & (\fetch_mem_access|instruction_register [12] & (\decode|r2 [5])))

	.dataa(\decode|ar~28_combout ),
	.datab(\fetch_mem_access|instruction_register [12]),
	.datac(\decode|r2 [5]),
	.datad(\decode|r3 [5]),
	.cin(gnd),
	.combout(\decode|ar~29_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~29 .lut_mask = 16'hEA62;
defparam \decode|ar~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N11
dffeas \decode|r4[5] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r4[5] .is_wysiwyg = "true";
defparam \decode|r4[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N3
dffeas \decode|r6[5] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r6[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r6 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r6[5] .is_wysiwyg = "true";
defparam \decode|r6[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \decode|ar~26 (
// Equation(s):
// \decode|ar~26_combout  = (\fetch_mem_access|instruction_register [11] & (\fetch_mem_access|instruction_register [12])) # (!\fetch_mem_access|instruction_register [11] & ((\fetch_mem_access|instruction_register [12] & ((\decode|r6 [5]))) # 
// (!\fetch_mem_access|instruction_register [12] & (\decode|r4 [5]))))

	.dataa(\fetch_mem_access|instruction_register [11]),
	.datab(\fetch_mem_access|instruction_register [12]),
	.datac(\decode|r4 [5]),
	.datad(\decode|r6 [5]),
	.cin(gnd),
	.combout(\decode|ar~26_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~26 .lut_mask = 16'hDC98;
defparam \decode|ar~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N31
dffeas \decode|r5[5] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r5[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r5 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r5[5] .is_wysiwyg = "true";
defparam \decode|r5[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N25
dffeas \decode|r7[5] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r7[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r7 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r7[5] .is_wysiwyg = "true";
defparam \decode|r7[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cycloneive_lcell_comb \decode|ar~27 (
// Equation(s):
// \decode|ar~27_combout  = (\fetch_mem_access|instruction_register [11] & ((\decode|ar~26_combout  & ((\decode|r7 [5]))) # (!\decode|ar~26_combout  & (\decode|r5 [5])))) # (!\fetch_mem_access|instruction_register [11] & (\decode|ar~26_combout ))

	.dataa(\fetch_mem_access|instruction_register [11]),
	.datab(\decode|ar~26_combout ),
	.datac(\decode|r5 [5]),
	.datad(\decode|r7 [5]),
	.cin(gnd),
	.combout(\decode|ar~27_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~27 .lut_mask = 16'hEC64;
defparam \decode|ar~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneive_lcell_comb \decode|ar~30 (
// Equation(s):
// \decode|ar~30_combout  = (\fetch_mem_access|instruction_register [13] & ((\decode|ar~27_combout ))) # (!\fetch_mem_access|instruction_register [13] & (\decode|ar~29_combout ))

	.dataa(\fetch_mem_access|instruction_register [13]),
	.datab(gnd),
	.datac(\decode|ar~29_combout ),
	.datad(\decode|ar~27_combout ),
	.cin(gnd),
	.combout(\decode|ar~30_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~30 .lut_mask = 16'hFA50;
defparam \decode|ar~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N19
dffeas \decode|ar[5] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|ar~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ar [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ar[5] .is_wysiwyg = "true";
defparam \decode|ar[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N26
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux10~0 (
// Equation(s):
// \exec|alu_src_mux_b|Mux10~0_combout  = (!\control|op_alu_src_b [0] & ((\control|op_alu_src_b [1] & ((\decode|ar [5]))) # (!\control|op_alu_src_b [1] & (\fetch_mem_access|instruction_register [5]))))

	.dataa(\fetch_mem_access|instruction_register [5]),
	.datab(\control|op_alu_src_b [1]),
	.datac(\control|op_alu_src_b [0]),
	.datad(\decode|ar [5]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux10~0 .lut_mask = 16'h0E02;
defparam \exec|alu_src_mux_b|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N19
dffeas \decode|r2[4] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r2[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r2[4] .is_wysiwyg = "true";
defparam \decode|r2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y13_N11
dffeas \decode|r1[4] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r1[4] .is_wysiwyg = "true";
defparam \decode|r1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N10
cycloneive_lcell_comb \decode|br~22 (
// Equation(s):
// \decode|br~22_combout  = (\fetch_mem_access|instruction_register [8] & ((\fetch_mem_access|instruction_register [9]) # ((\decode|r1 [4])))) # (!\fetch_mem_access|instruction_register [8] & (!\fetch_mem_access|instruction_register [9] & ((\decode|r0 
// [4]))))

	.dataa(\fetch_mem_access|instruction_register [8]),
	.datab(\fetch_mem_access|instruction_register [9]),
	.datac(\decode|r1 [4]),
	.datad(\decode|r0 [4]),
	.cin(gnd),
	.combout(\decode|br~22_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~22 .lut_mask = 16'hB9A8;
defparam \decode|br~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N1
dffeas \decode|r3[4] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|r3[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r3[4] .is_wysiwyg = "true";
defparam \decode|r3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneive_lcell_comb \decode|br~23 (
// Equation(s):
// \decode|br~23_combout  = (\fetch_mem_access|instruction_register [9] & ((\decode|br~22_combout  & ((\decode|r3 [4]))) # (!\decode|br~22_combout  & (\decode|r2 [4])))) # (!\fetch_mem_access|instruction_register [9] & (((\decode|br~22_combout ))))

	.dataa(\fetch_mem_access|instruction_register [9]),
	.datab(\decode|r2 [4]),
	.datac(\decode|br~22_combout ),
	.datad(\decode|r3 [4]),
	.cin(gnd),
	.combout(\decode|br~23_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~23 .lut_mask = 16'hF858;
defparam \decode|br~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N29
dffeas \decode|r6[4] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r6[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r6 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r6[4] .is_wysiwyg = "true";
defparam \decode|r6[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N19
dffeas \decode|r4[4] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r4[4] .is_wysiwyg = "true";
defparam \decode|r4[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N28
cycloneive_lcell_comb \decode|br~20 (
// Equation(s):
// \decode|br~20_combout  = (\fetch_mem_access|instruction_register [8] & (\fetch_mem_access|instruction_register [9])) # (!\fetch_mem_access|instruction_register [8] & ((\fetch_mem_access|instruction_register [9] & (\decode|r6 [4])) # 
// (!\fetch_mem_access|instruction_register [9] & ((\decode|r4 [4])))))

	.dataa(\fetch_mem_access|instruction_register [8]),
	.datab(\fetch_mem_access|instruction_register [9]),
	.datac(\decode|r6 [4]),
	.datad(\decode|r4 [4]),
	.cin(gnd),
	.combout(\decode|br~20_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~20 .lut_mask = 16'hD9C8;
defparam \decode|br~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneive_lcell_comb \decode|r5[4]~feeder (
// Equation(s):
// \decode|r5[4]~feeder_combout  = \decode|r0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\decode|r0~6_combout ),
	.cin(gnd),
	.combout(\decode|r5[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r5[4]~feeder .lut_mask = 16'hFF00;
defparam \decode|r5[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N29
dffeas \decode|r5[4] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r5[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|r5[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r5 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r5[4] .is_wysiwyg = "true";
defparam \decode|r5[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N5
dffeas \decode|r7[4] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r7[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r7 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r7[4] .is_wysiwyg = "true";
defparam \decode|r7[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneive_lcell_comb \decode|br~21 (
// Equation(s):
// \decode|br~21_combout  = (\decode|br~20_combout  & (((\decode|r7 [4]) # (!\fetch_mem_access|instruction_register [8])))) # (!\decode|br~20_combout  & (\decode|r5 [4] & ((\fetch_mem_access|instruction_register [8]))))

	.dataa(\decode|br~20_combout ),
	.datab(\decode|r5 [4]),
	.datac(\decode|r7 [4]),
	.datad(\fetch_mem_access|instruction_register [8]),
	.cin(gnd),
	.combout(\decode|br~21_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~21 .lut_mask = 16'hE4AA;
defparam \decode|br~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneive_lcell_comb \decode|br~24 (
// Equation(s):
// \decode|br~24_combout  = (\fetch_mem_access|instruction_register [10] & ((\decode|br~21_combout ))) # (!\fetch_mem_access|instruction_register [10] & (\decode|br~23_combout ))

	.dataa(gnd),
	.datab(\decode|br~23_combout ),
	.datac(\fetch_mem_access|instruction_register [10]),
	.datad(\decode|br~21_combout ),
	.cin(gnd),
	.combout(\decode|br~24_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~24 .lut_mask = 16'hFC0C;
defparam \decode|br~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N17
dffeas \decode|br[4] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|br~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|br [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|br[4] .is_wysiwyg = "true";
defparam \decode|br[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux11~1 (
// Equation(s):
// \exec|alu_src_mux_a|Mux11~1_combout  = (!\control|op_alu_src_a [0] & ((\control|op_alu_src_a [1] & ((\fetch_mem_access|program_counter_pre [4]))) # (!\control|op_alu_src_a [1] & (\decode|br [4]))))

	.dataa(\control|op_alu_src_a [1]),
	.datab(\decode|br [4]),
	.datac(\control|op_alu_src_a [0]),
	.datad(\fetch_mem_access|program_counter_pre [4]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux11~1 .lut_mask = 16'h0E04;
defparam \exec|alu_src_mux_a|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux11~0 (
// Equation(s):
// \exec|alu_src_mux_b|Mux11~0_combout  = (!\control|op_alu_src_b [0] & ((\control|op_alu_src_b [1] & (\decode|ar [4])) # (!\control|op_alu_src_b [1] & ((\fetch_mem_access|instruction_register [4])))))

	.dataa(\decode|ar [4]),
	.datab(\fetch_mem_access|instruction_register [4]),
	.datac(\control|op_alu_src_b [0]),
	.datad(\control|op_alu_src_b [1]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux11~0 .lut_mask = 16'h0A0C;
defparam \exec|alu_src_mux_b|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
cycloneive_lcell_comb \decode|r0~5 (
// Equation(s):
// \decode|r0~5_combout  = (\reset~input_o  & ((\control|op_res [0] & ((\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [3]))) # (!\control|op_res [0] & (\exec|data_register [3]))))

	.dataa(\reset~input_o ),
	.datab(\exec|data_register [3]),
	.datac(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [3]),
	.datad(\control|op_res [0]),
	.cin(gnd),
	.combout(\decode|r0~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0~5 .lut_mask = 16'hA088;
defparam \decode|r0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N13
dffeas \decode|r5[3] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r5[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r5[3] .is_wysiwyg = "true";
defparam \decode|r5[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N1
dffeas \decode|r4[3] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r4[3] .is_wysiwyg = "true";
defparam \decode|r4[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N9
dffeas \decode|r6[3] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r6[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r6 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r6[3] .is_wysiwyg = "true";
defparam \decode|r6[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N8
cycloneive_lcell_comb \decode|br~10 (
// Equation(s):
// \decode|br~10_combout  = (\fetch_mem_access|instruction_register [9] & (((\decode|r6 [3]) # (\fetch_mem_access|instruction_register [8])))) # (!\fetch_mem_access|instruction_register [9] & (\decode|r4 [3] & ((!\fetch_mem_access|instruction_register 
// [8]))))

	.dataa(\decode|r4 [3]),
	.datab(\fetch_mem_access|instruction_register [9]),
	.datac(\decode|r6 [3]),
	.datad(\fetch_mem_access|instruction_register [8]),
	.cin(gnd),
	.combout(\decode|br~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~10 .lut_mask = 16'hCCE2;
defparam \decode|br~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N2
cycloneive_lcell_comb \decode|r7[3]~feeder (
// Equation(s):
// \decode|r7[3]~feeder_combout  = \decode|r0~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\decode|r0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|r7[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r7[3]~feeder .lut_mask = 16'hF0F0;
defparam \decode|r7[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N3
dffeas \decode|r7[3] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r7[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|r7[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r7 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r7[3] .is_wysiwyg = "true";
defparam \decode|r7[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N6
cycloneive_lcell_comb \decode|br~11 (
// Equation(s):
// \decode|br~11_combout  = (\decode|br~10_combout  & (((\decode|r7 [3]) # (!\fetch_mem_access|instruction_register [8])))) # (!\decode|br~10_combout  & (\decode|r5 [3] & (\fetch_mem_access|instruction_register [8])))

	.dataa(\decode|r5 [3]),
	.datab(\decode|br~10_combout ),
	.datac(\fetch_mem_access|instruction_register [8]),
	.datad(\decode|r7 [3]),
	.cin(gnd),
	.combout(\decode|br~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~11 .lut_mask = 16'hEC2C;
defparam \decode|br~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N16
cycloneive_lcell_comb \decode|r0[3]~feeder (
// Equation(s):
// \decode|r0[3]~feeder_combout  = \decode|r0~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\decode|r0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|r0[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0[3]~feeder .lut_mask = 16'hF0F0;
defparam \decode|r0[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N17
dffeas \decode|r0[3] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|r0[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r0[3] .is_wysiwyg = "true";
defparam \decode|r0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N31
dffeas \decode|r1[3] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r1[3] .is_wysiwyg = "true";
defparam \decode|r1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N30
cycloneive_lcell_comb \decode|br~12 (
// Equation(s):
// \decode|br~12_combout  = (\fetch_mem_access|instruction_register [9] & (((\fetch_mem_access|instruction_register [8])))) # (!\fetch_mem_access|instruction_register [9] & ((\fetch_mem_access|instruction_register [8] & ((\decode|r1 [3]))) # 
// (!\fetch_mem_access|instruction_register [8] & (\decode|r0 [3]))))

	.dataa(\fetch_mem_access|instruction_register [9]),
	.datab(\decode|r0 [3]),
	.datac(\decode|r1 [3]),
	.datad(\fetch_mem_access|instruction_register [8]),
	.cin(gnd),
	.combout(\decode|br~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~12 .lut_mask = 16'hFA44;
defparam \decode|br~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N23
dffeas \decode|r2[3] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r2[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r2[3] .is_wysiwyg = "true";
defparam \decode|r2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N7
dffeas \decode|r3[3] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|r3[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r3[3] .is_wysiwyg = "true";
defparam \decode|r3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneive_lcell_comb \decode|br~13 (
// Equation(s):
// \decode|br~13_combout  = (\fetch_mem_access|instruction_register [9] & ((\decode|br~12_combout  & ((\decode|r3 [3]))) # (!\decode|br~12_combout  & (\decode|r2 [3])))) # (!\fetch_mem_access|instruction_register [9] & (\decode|br~12_combout ))

	.dataa(\fetch_mem_access|instruction_register [9]),
	.datab(\decode|br~12_combout ),
	.datac(\decode|r2 [3]),
	.datad(\decode|r3 [3]),
	.cin(gnd),
	.combout(\decode|br~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~13 .lut_mask = 16'hEC64;
defparam \decode|br~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N30
cycloneive_lcell_comb \decode|br~14 (
// Equation(s):
// \decode|br~14_combout  = (\fetch_mem_access|instruction_register [10] & (\decode|br~11_combout )) # (!\fetch_mem_access|instruction_register [10] & ((\decode|br~13_combout )))

	.dataa(gnd),
	.datab(\decode|br~11_combout ),
	.datac(\fetch_mem_access|instruction_register [10]),
	.datad(\decode|br~13_combout ),
	.cin(gnd),
	.combout(\decode|br~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~14 .lut_mask = 16'hCFC0;
defparam \decode|br~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N31
dffeas \decode|br[3] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|br~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|br [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|br[3] .is_wysiwyg = "true";
defparam \decode|br[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux12~1 (
// Equation(s):
// \exec|alu_src_mux_a|Mux12~1_combout  = (!\control|op_alu_src_a [0] & ((\control|op_alu_src_a [1] & (\fetch_mem_access|program_counter_pre [3])) # (!\control|op_alu_src_a [1] & ((\decode|br [3])))))

	.dataa(\fetch_mem_access|program_counter_pre [3]),
	.datab(\control|op_alu_src_a [1]),
	.datac(\control|op_alu_src_a [0]),
	.datad(\decode|br [3]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux12~1 .lut_mask = 16'h0B08;
defparam \exec|alu_src_mux_a|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N3
dffeas \fetch_mem_access|program_counter_pre[1] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|program_counter_pre[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\fetch_mem_access|instruction_register[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|program_counter_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|program_counter_pre[1] .is_wysiwyg = "true";
defparam \fetch_mem_access|program_counter_pre[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N25
dffeas \decode|r3[1] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|r3[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r3[1] .is_wysiwyg = "true";
defparam \decode|r3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N2
cycloneive_lcell_comb \decode|r0[1]~feeder (
// Equation(s):
// \decode|r0[1]~feeder_combout  = \decode|r0~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\decode|r0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|r0[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0[1]~feeder .lut_mask = 16'hF0F0;
defparam \decode|r0[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N3
dffeas \decode|r0[1] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|r0[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r0[1] .is_wysiwyg = "true";
defparam \decode|r0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N1
dffeas \decode|r1[1] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r1[1] .is_wysiwyg = "true";
defparam \decode|r1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N0
cycloneive_lcell_comb \decode|br~7 (
// Equation(s):
// \decode|br~7_combout  = (\fetch_mem_access|instruction_register [9] & (((\fetch_mem_access|instruction_register [8])))) # (!\fetch_mem_access|instruction_register [9] & ((\fetch_mem_access|instruction_register [8] & ((\decode|r1 [1]))) # 
// (!\fetch_mem_access|instruction_register [8] & (\decode|r0 [1]))))

	.dataa(\fetch_mem_access|instruction_register [9]),
	.datab(\decode|r0 [1]),
	.datac(\decode|r1 [1]),
	.datad(\fetch_mem_access|instruction_register [8]),
	.cin(gnd),
	.combout(\decode|br~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~7 .lut_mask = 16'hFA44;
defparam \decode|br~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N31
dffeas \decode|r2[1] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r2[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r2[1] .is_wysiwyg = "true";
defparam \decode|r2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
cycloneive_lcell_comb \decode|br~8 (
// Equation(s):
// \decode|br~8_combout  = (\decode|br~7_combout  & ((\decode|r3 [1]) # ((!\fetch_mem_access|instruction_register [9])))) # (!\decode|br~7_combout  & (((\decode|r2 [1] & \fetch_mem_access|instruction_register [9]))))

	.dataa(\decode|r3 [1]),
	.datab(\decode|br~7_combout ),
	.datac(\decode|r2 [1]),
	.datad(\fetch_mem_access|instruction_register [9]),
	.cin(gnd),
	.combout(\decode|br~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~8 .lut_mask = 16'hB8CC;
defparam \decode|br~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N16
cycloneive_lcell_comb \decode|r7[1]~feeder (
// Equation(s):
// \decode|r7[1]~feeder_combout  = \decode|r0~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\decode|r0~3_combout ),
	.cin(gnd),
	.combout(\decode|r7[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r7[1]~feeder .lut_mask = 16'hFF00;
defparam \decode|r7[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N17
dffeas \decode|r7[1] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r7[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|r7[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r7 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r7[1] .is_wysiwyg = "true";
defparam \decode|r7[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N13
dffeas \decode|r4[1] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r4[1] .is_wysiwyg = "true";
defparam \decode|r4[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N31
dffeas \decode|r6[1] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r6[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r6 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r6[1] .is_wysiwyg = "true";
defparam \decode|r6[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N30
cycloneive_lcell_comb \decode|br~5 (
// Equation(s):
// \decode|br~5_combout  = (\fetch_mem_access|instruction_register [9] & (((\decode|r6 [1]) # (\fetch_mem_access|instruction_register [8])))) # (!\fetch_mem_access|instruction_register [9] & (\decode|r4 [1] & ((!\fetch_mem_access|instruction_register [8]))))

	.dataa(\fetch_mem_access|instruction_register [9]),
	.datab(\decode|r4 [1]),
	.datac(\decode|r6 [1]),
	.datad(\fetch_mem_access|instruction_register [8]),
	.cin(gnd),
	.combout(\decode|br~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~5 .lut_mask = 16'hAAE4;
defparam \decode|br~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneive_lcell_comb \decode|br~6 (
// Equation(s):
// \decode|br~6_combout  = (\fetch_mem_access|instruction_register [8] & ((\decode|br~5_combout  & (\decode|r7 [1])) # (!\decode|br~5_combout  & ((\decode|r5 [1]))))) # (!\fetch_mem_access|instruction_register [8] & (((\decode|br~5_combout ))))

	.dataa(\decode|r7 [1]),
	.datab(\fetch_mem_access|instruction_register [8]),
	.datac(\decode|r5 [1]),
	.datad(\decode|br~5_combout ),
	.cin(gnd),
	.combout(\decode|br~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~6 .lut_mask = 16'hBBC0;
defparam \decode|br~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneive_lcell_comb \decode|br~9 (
// Equation(s):
// \decode|br~9_combout  = (\fetch_mem_access|instruction_register [10] & ((\decode|br~6_combout ))) # (!\fetch_mem_access|instruction_register [10] & (\decode|br~8_combout ))

	.dataa(\decode|br~8_combout ),
	.datab(\decode|br~6_combout ),
	.datac(\fetch_mem_access|instruction_register [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|br~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~9 .lut_mask = 16'hCACA;
defparam \decode|br~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N5
dffeas \decode|br[1] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|br~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|br [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|br[1] .is_wysiwyg = "true";
defparam \decode|br[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux14~1 (
// Equation(s):
// \exec|alu_src_mux_a|Mux14~1_combout  = (!\control|op_alu_src_a [0] & ((\control|op_alu_src_a [1] & (\fetch_mem_access|program_counter_pre [1])) # (!\control|op_alu_src_a [1] & ((\decode|br [1])))))

	.dataa(\fetch_mem_access|program_counter_pre [1]),
	.datab(\control|op_alu_src_a [1]),
	.datac(\control|op_alu_src_a [0]),
	.datad(\decode|br [1]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux14~1 .lut_mask = 16'h0B08;
defparam \exec|alu_src_mux_a|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N1
dffeas \fetch_mem_access|program_counter_pre[0] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|program_counter_pre[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\fetch_mem_access|instruction_register[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|program_counter_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|program_counter_pre[0] .is_wysiwyg = "true";
defparam \fetch_mem_access|program_counter_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N24
cycloneive_lcell_comb \decode|r0[0]~feeder (
// Equation(s):
// \decode|r0[0]~feeder_combout  = \decode|r0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\decode|r0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|r0[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0[0]~feeder .lut_mask = 16'hF0F0;
defparam \decode|r0[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N25
dffeas \decode|r0[0] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|r0[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r0[0] .is_wysiwyg = "true";
defparam \decode|r0[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N11
dffeas \decode|r1[0] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r1[0] .is_wysiwyg = "true";
defparam \decode|r1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N10
cycloneive_lcell_comb \decode|br~2 (
// Equation(s):
// \decode|br~2_combout  = (\fetch_mem_access|instruction_register [9] & (((\fetch_mem_access|instruction_register [8])))) # (!\fetch_mem_access|instruction_register [9] & ((\fetch_mem_access|instruction_register [8] & ((\decode|r1 [0]))) # 
// (!\fetch_mem_access|instruction_register [8] & (\decode|r0 [0]))))

	.dataa(\fetch_mem_access|instruction_register [9]),
	.datab(\decode|r0 [0]),
	.datac(\decode|r1 [0]),
	.datad(\fetch_mem_access|instruction_register [8]),
	.cin(gnd),
	.combout(\decode|br~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~2 .lut_mask = 16'hFA44;
defparam \decode|br~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N9
dffeas \decode|r3[0] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|r3[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r3[0] .is_wysiwyg = "true";
defparam \decode|r3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N7
dffeas \decode|r2[0] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r2[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r2[0] .is_wysiwyg = "true";
defparam \decode|r2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N16
cycloneive_lcell_comb \decode|br~3 (
// Equation(s):
// \decode|br~3_combout  = (\decode|br~2_combout  & ((\decode|r3 [0]) # ((!\fetch_mem_access|instruction_register [9])))) # (!\decode|br~2_combout  & (((\fetch_mem_access|instruction_register [9] & \decode|r2 [0]))))

	.dataa(\decode|br~2_combout ),
	.datab(\decode|r3 [0]),
	.datac(\fetch_mem_access|instruction_register [9]),
	.datad(\decode|r2 [0]),
	.cin(gnd),
	.combout(\decode|br~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~3 .lut_mask = 16'hDA8A;
defparam \decode|br~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N5
dffeas \decode|r5[0] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r5[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r5[0] .is_wysiwyg = "true";
defparam \decode|r5[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N5
dffeas \decode|r6[0] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r6[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r6[0] .is_wysiwyg = "true";
defparam \decode|r6[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N31
dffeas \decode|r4[0] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r4[0] .is_wysiwyg = "true";
defparam \decode|r4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
cycloneive_lcell_comb \decode|br~0 (
// Equation(s):
// \decode|br~0_combout  = (\fetch_mem_access|instruction_register [8] & (\fetch_mem_access|instruction_register [9])) # (!\fetch_mem_access|instruction_register [8] & ((\fetch_mem_access|instruction_register [9] & (\decode|r6 [0])) # 
// (!\fetch_mem_access|instruction_register [9] & ((\decode|r4 [0])))))

	.dataa(\fetch_mem_access|instruction_register [8]),
	.datab(\fetch_mem_access|instruction_register [9]),
	.datac(\decode|r6 [0]),
	.datad(\decode|r4 [0]),
	.cin(gnd),
	.combout(\decode|br~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~0 .lut_mask = 16'hD9C8;
defparam \decode|br~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N30
cycloneive_lcell_comb \decode|br~1 (
// Equation(s):
// \decode|br~1_combout  = (\fetch_mem_access|instruction_register [8] & ((\decode|br~0_combout  & ((\decode|r7 [0]))) # (!\decode|br~0_combout  & (\decode|r5 [0])))) # (!\fetch_mem_access|instruction_register [8] & (((\decode|br~0_combout ))))

	.dataa(\fetch_mem_access|instruction_register [8]),
	.datab(\decode|r5 [0]),
	.datac(\decode|r7 [0]),
	.datad(\decode|br~0_combout ),
	.cin(gnd),
	.combout(\decode|br~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~1 .lut_mask = 16'hF588;
defparam \decode|br~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneive_lcell_comb \decode|br~4 (
// Equation(s):
// \decode|br~4_combout  = (\fetch_mem_access|instruction_register [10] & ((\decode|br~1_combout ))) # (!\fetch_mem_access|instruction_register [10] & (\decode|br~3_combout ))

	.dataa(\decode|br~3_combout ),
	.datab(gnd),
	.datac(\fetch_mem_access|instruction_register [10]),
	.datad(\decode|br~1_combout ),
	.cin(gnd),
	.combout(\decode|br~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~4 .lut_mask = 16'hFA0A;
defparam \decode|br~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N21
dffeas \decode|br[0] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|br~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|br [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|br[0] .is_wysiwyg = "true";
defparam \decode|br[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux15~0 (
// Equation(s):
// \exec|alu_src_mux_a|Mux15~0_combout  = (!\control|op_alu_src_a [0] & ((\control|op_alu_src_a [1] & (\fetch_mem_access|program_counter_pre [0])) # (!\control|op_alu_src_a [1] & ((\decode|br [0])))))

	.dataa(\fetch_mem_access|program_counter_pre [0]),
	.datab(\control|op_alu_src_a [1]),
	.datac(\control|op_alu_src_a [0]),
	.datad(\decode|br [0]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux15~0 .lut_mask = 16'h0B08;
defparam \exec|alu_src_mux_a|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cycloneive_lcell_comb \exec|a|Add1~0 (
// Equation(s):
// \exec|a|Add1~0_combout  = (\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|alu_src_mux_a|Mux15~0_combout  $ (VCC))) # (!\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_a|Mux15~0_combout ) # (GND)))
// \exec|a|Add1~1  = CARRY((\exec|alu_src_mux_a|Mux15~0_combout ) # (!\exec|alu_src_mux_b|Mux15~0_combout ))

	.dataa(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux15~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\exec|a|Add1~0_combout ),
	.cout(\exec|a|Add1~1 ));
// synopsys translate_off
defparam \exec|a|Add1~0 .lut_mask = 16'h66DD;
defparam \exec|a|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
cycloneive_lcell_comb \exec|a|Add1~2 (
// Equation(s):
// \exec|a|Add1~2_combout  = (\exec|alu_src_mux_a|Mux14~1_combout  & ((\exec|alu_src_mux_b|Mux14~0_combout  & (!\exec|a|Add1~1 )) # (!\exec|alu_src_mux_b|Mux14~0_combout  & (\exec|a|Add1~1  & VCC)))) # (!\exec|alu_src_mux_a|Mux14~1_combout  & 
// ((\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|a|Add1~1 ) # (GND))) # (!\exec|alu_src_mux_b|Mux14~0_combout  & (!\exec|a|Add1~1 ))))
// \exec|a|Add1~3  = CARRY((\exec|alu_src_mux_a|Mux14~1_combout  & (\exec|alu_src_mux_b|Mux14~0_combout  & !\exec|a|Add1~1 )) # (!\exec|alu_src_mux_a|Mux14~1_combout  & ((\exec|alu_src_mux_b|Mux14~0_combout ) # (!\exec|a|Add1~1 ))))

	.dataa(\exec|alu_src_mux_a|Mux14~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add1~1 ),
	.combout(\exec|a|Add1~2_combout ),
	.cout(\exec|a|Add1~3 ));
// synopsys translate_off
defparam \exec|a|Add1~2 .lut_mask = 16'h694D;
defparam \exec|a|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cycloneive_lcell_comb \exec|a|Add1~4 (
// Equation(s):
// \exec|a|Add1~4_combout  = ((\exec|alu_src_mux_a|Mux13~1_combout  $ (\exec|alu_src_mux_b|Mux13~0_combout  $ (\exec|a|Add1~3 )))) # (GND)
// \exec|a|Add1~5  = CARRY((\exec|alu_src_mux_a|Mux13~1_combout  & ((!\exec|a|Add1~3 ) # (!\exec|alu_src_mux_b|Mux13~0_combout ))) # (!\exec|alu_src_mux_a|Mux13~1_combout  & (!\exec|alu_src_mux_b|Mux13~0_combout  & !\exec|a|Add1~3 )))

	.dataa(\exec|alu_src_mux_a|Mux13~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add1~3 ),
	.combout(\exec|a|Add1~4_combout ),
	.cout(\exec|a|Add1~5 ));
// synopsys translate_off
defparam \exec|a|Add1~4 .lut_mask = 16'h962B;
defparam \exec|a|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cycloneive_lcell_comb \exec|a|Add1~6 (
// Equation(s):
// \exec|a|Add1~6_combout  = (\exec|alu_src_mux_b|Mux12~0_combout  & ((\exec|alu_src_mux_a|Mux12~1_combout  & (!\exec|a|Add1~5 )) # (!\exec|alu_src_mux_a|Mux12~1_combout  & ((\exec|a|Add1~5 ) # (GND))))) # (!\exec|alu_src_mux_b|Mux12~0_combout  & 
// ((\exec|alu_src_mux_a|Mux12~1_combout  & (\exec|a|Add1~5  & VCC)) # (!\exec|alu_src_mux_a|Mux12~1_combout  & (!\exec|a|Add1~5 ))))
// \exec|a|Add1~7  = CARRY((\exec|alu_src_mux_b|Mux12~0_combout  & ((!\exec|a|Add1~5 ) # (!\exec|alu_src_mux_a|Mux12~1_combout ))) # (!\exec|alu_src_mux_b|Mux12~0_combout  & (!\exec|alu_src_mux_a|Mux12~1_combout  & !\exec|a|Add1~5 )))

	.dataa(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux12~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add1~5 ),
	.combout(\exec|a|Add1~6_combout ),
	.cout(\exec|a|Add1~7 ));
// synopsys translate_off
defparam \exec|a|Add1~6 .lut_mask = 16'h692B;
defparam \exec|a|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N8
cycloneive_lcell_comb \exec|a|Add1~8 (
// Equation(s):
// \exec|a|Add1~8_combout  = ((\exec|alu_src_mux_a|Mux11~1_combout  $ (\exec|alu_src_mux_b|Mux11~0_combout  $ (\exec|a|Add1~7 )))) # (GND)
// \exec|a|Add1~9  = CARRY((\exec|alu_src_mux_a|Mux11~1_combout  & ((!\exec|a|Add1~7 ) # (!\exec|alu_src_mux_b|Mux11~0_combout ))) # (!\exec|alu_src_mux_a|Mux11~1_combout  & (!\exec|alu_src_mux_b|Mux11~0_combout  & !\exec|a|Add1~7 )))

	.dataa(\exec|alu_src_mux_a|Mux11~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux11~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add1~7 ),
	.combout(\exec|a|Add1~8_combout ),
	.cout(\exec|a|Add1~9 ));
// synopsys translate_off
defparam \exec|a|Add1~8 .lut_mask = 16'h962B;
defparam \exec|a|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cycloneive_lcell_comb \exec|a|Add1~10 (
// Equation(s):
// \exec|a|Add1~10_combout  = (\exec|alu_src_mux_b|Mux10~0_combout  & ((\exec|alu_src_mux_a|Mux10~1_combout  & (!\exec|a|Add1~9 )) # (!\exec|alu_src_mux_a|Mux10~1_combout  & ((\exec|a|Add1~9 ) # (GND))))) # (!\exec|alu_src_mux_b|Mux10~0_combout  & 
// ((\exec|alu_src_mux_a|Mux10~1_combout  & (\exec|a|Add1~9  & VCC)) # (!\exec|alu_src_mux_a|Mux10~1_combout  & (!\exec|a|Add1~9 ))))
// \exec|a|Add1~11  = CARRY((\exec|alu_src_mux_b|Mux10~0_combout  & ((!\exec|a|Add1~9 ) # (!\exec|alu_src_mux_a|Mux10~1_combout ))) # (!\exec|alu_src_mux_b|Mux10~0_combout  & (!\exec|alu_src_mux_a|Mux10~1_combout  & !\exec|a|Add1~9 )))

	.dataa(\exec|alu_src_mux_b|Mux10~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux10~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add1~9 ),
	.combout(\exec|a|Add1~10_combout ),
	.cout(\exec|a|Add1~11 ));
// synopsys translate_off
defparam \exec|a|Add1~10 .lut_mask = 16'h692B;
defparam \exec|a|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N12
cycloneive_lcell_comb \exec|a|Add1~12 (
// Equation(s):
// \exec|a|Add1~12_combout  = ((\exec|alu_src_mux_b|Mux9~0_combout  $ (\exec|alu_src_mux_a|Mux9~1_combout  $ (\exec|a|Add1~11 )))) # (GND)
// \exec|a|Add1~13  = CARRY((\exec|alu_src_mux_b|Mux9~0_combout  & (\exec|alu_src_mux_a|Mux9~1_combout  & !\exec|a|Add1~11 )) # (!\exec|alu_src_mux_b|Mux9~0_combout  & ((\exec|alu_src_mux_a|Mux9~1_combout ) # (!\exec|a|Add1~11 ))))

	.dataa(\exec|alu_src_mux_b|Mux9~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux9~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add1~11 ),
	.combout(\exec|a|Add1~12_combout ),
	.cout(\exec|a|Add1~13 ));
// synopsys translate_off
defparam \exec|a|Add1~12 .lut_mask = 16'h964D;
defparam \exec|a|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N14
cycloneive_lcell_comb \exec|a|Add1~14 (
// Equation(s):
// \exec|a|Add1~14_combout  = (\exec|alu_src_mux_a|Mux8~1_combout  & ((\exec|alu_src_mux_b|Mux8~0_combout  & (!\exec|a|Add1~13 )) # (!\exec|alu_src_mux_b|Mux8~0_combout  & (\exec|a|Add1~13  & VCC)))) # (!\exec|alu_src_mux_a|Mux8~1_combout  & 
// ((\exec|alu_src_mux_b|Mux8~0_combout  & ((\exec|a|Add1~13 ) # (GND))) # (!\exec|alu_src_mux_b|Mux8~0_combout  & (!\exec|a|Add1~13 ))))
// \exec|a|Add1~15  = CARRY((\exec|alu_src_mux_a|Mux8~1_combout  & (\exec|alu_src_mux_b|Mux8~0_combout  & !\exec|a|Add1~13 )) # (!\exec|alu_src_mux_a|Mux8~1_combout  & ((\exec|alu_src_mux_b|Mux8~0_combout ) # (!\exec|a|Add1~13 ))))

	.dataa(\exec|alu_src_mux_a|Mux8~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add1~13 ),
	.combout(\exec|a|Add1~14_combout ),
	.cout(\exec|a|Add1~15 ));
// synopsys translate_off
defparam \exec|a|Add1~14 .lut_mask = 16'h694D;
defparam \exec|a|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cycloneive_lcell_comb \exec|a|Add1~16 (
// Equation(s):
// \exec|a|Add1~16_combout  = ((\exec|alu_src_mux_a|Mux7~1_combout  $ (\exec|alu_src_mux_b|Mux7~0_combout  $ (\exec|a|Add1~15 )))) # (GND)
// \exec|a|Add1~17  = CARRY((\exec|alu_src_mux_a|Mux7~1_combout  & ((!\exec|a|Add1~15 ) # (!\exec|alu_src_mux_b|Mux7~0_combout ))) # (!\exec|alu_src_mux_a|Mux7~1_combout  & (!\exec|alu_src_mux_b|Mux7~0_combout  & !\exec|a|Add1~15 )))

	.dataa(\exec|alu_src_mux_a|Mux7~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add1~15 ),
	.combout(\exec|a|Add1~16_combout ),
	.cout(\exec|a|Add1~17 ));
// synopsys translate_off
defparam \exec|a|Add1~16 .lut_mask = 16'h962B;
defparam \exec|a|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N18
cycloneive_lcell_comb \exec|a|Add1~18 (
// Equation(s):
// \exec|a|Add1~18_combout  = (\exec|alu_src_mux_a|Mux6~1_combout  & ((\exec|alu_src_mux_b|Mux6~0_combout  & (!\exec|a|Add1~17 )) # (!\exec|alu_src_mux_b|Mux6~0_combout  & (\exec|a|Add1~17  & VCC)))) # (!\exec|alu_src_mux_a|Mux6~1_combout  & 
// ((\exec|alu_src_mux_b|Mux6~0_combout  & ((\exec|a|Add1~17 ) # (GND))) # (!\exec|alu_src_mux_b|Mux6~0_combout  & (!\exec|a|Add1~17 ))))
// \exec|a|Add1~19  = CARRY((\exec|alu_src_mux_a|Mux6~1_combout  & (\exec|alu_src_mux_b|Mux6~0_combout  & !\exec|a|Add1~17 )) # (!\exec|alu_src_mux_a|Mux6~1_combout  & ((\exec|alu_src_mux_b|Mux6~0_combout ) # (!\exec|a|Add1~17 ))))

	.dataa(\exec|alu_src_mux_a|Mux6~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux6~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add1~17 ),
	.combout(\exec|a|Add1~18_combout ),
	.cout(\exec|a|Add1~19 ));
// synopsys translate_off
defparam \exec|a|Add1~18 .lut_mask = 16'h694D;
defparam \exec|a|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cycloneive_lcell_comb \exec|a|Add1~20 (
// Equation(s):
// \exec|a|Add1~20_combout  = ((\exec|alu_src_mux_b|Mux5~0_combout  $ (\exec|alu_src_mux_a|Mux5~1_combout  $ (\exec|a|Add1~19 )))) # (GND)
// \exec|a|Add1~21  = CARRY((\exec|alu_src_mux_b|Mux5~0_combout  & (\exec|alu_src_mux_a|Mux5~1_combout  & !\exec|a|Add1~19 )) # (!\exec|alu_src_mux_b|Mux5~0_combout  & ((\exec|alu_src_mux_a|Mux5~1_combout ) # (!\exec|a|Add1~19 ))))

	.dataa(\exec|alu_src_mux_b|Mux5~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux5~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add1~19 ),
	.combout(\exec|a|Add1~20_combout ),
	.cout(\exec|a|Add1~21 ));
// synopsys translate_off
defparam \exec|a|Add1~20 .lut_mask = 16'h964D;
defparam \exec|a|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cycloneive_lcell_comb \exec|a|Add1~22 (
// Equation(s):
// \exec|a|Add1~22_combout  = (\exec|alu_src_mux_a|Mux4~1_combout  & ((\exec|alu_src_mux_b|Mux4~0_combout  & (!\exec|a|Add1~21 )) # (!\exec|alu_src_mux_b|Mux4~0_combout  & (\exec|a|Add1~21  & VCC)))) # (!\exec|alu_src_mux_a|Mux4~1_combout  & 
// ((\exec|alu_src_mux_b|Mux4~0_combout  & ((\exec|a|Add1~21 ) # (GND))) # (!\exec|alu_src_mux_b|Mux4~0_combout  & (!\exec|a|Add1~21 ))))
// \exec|a|Add1~23  = CARRY((\exec|alu_src_mux_a|Mux4~1_combout  & (\exec|alu_src_mux_b|Mux4~0_combout  & !\exec|a|Add1~21 )) # (!\exec|alu_src_mux_a|Mux4~1_combout  & ((\exec|alu_src_mux_b|Mux4~0_combout ) # (!\exec|a|Add1~21 ))))

	.dataa(\exec|alu_src_mux_a|Mux4~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add1~21 ),
	.combout(\exec|a|Add1~22_combout ),
	.cout(\exec|a|Add1~23 ));
// synopsys translate_off
defparam \exec|a|Add1~22 .lut_mask = 16'h694D;
defparam \exec|a|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cycloneive_lcell_comb \exec|a|Add1~24 (
// Equation(s):
// \exec|a|Add1~24_combout  = ((\exec|alu_src_mux_b|Mux3~0_combout  $ (\exec|alu_src_mux_a|Mux3~1_combout  $ (\exec|a|Add1~23 )))) # (GND)
// \exec|a|Add1~25  = CARRY((\exec|alu_src_mux_b|Mux3~0_combout  & (\exec|alu_src_mux_a|Mux3~1_combout  & !\exec|a|Add1~23 )) # (!\exec|alu_src_mux_b|Mux3~0_combout  & ((\exec|alu_src_mux_a|Mux3~1_combout ) # (!\exec|a|Add1~23 ))))

	.dataa(\exec|alu_src_mux_b|Mux3~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux3~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add1~23 ),
	.combout(\exec|a|Add1~24_combout ),
	.cout(\exec|a|Add1~25 ));
// synopsys translate_off
defparam \exec|a|Add1~24 .lut_mask = 16'h964D;
defparam \exec|a|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N26
cycloneive_lcell_comb \exec|a|Mux68~3 (
// Equation(s):
// \exec|a|Mux68~3_combout  = (\control|op_alu [2] & ((\exec|a|Mux68~2_combout ) # ((\exec|data_register[2]~13_combout  & \exec|a|Add1~24_combout ))))

	.dataa(\control|op_alu [2]),
	.datab(\exec|a|Mux68~2_combout ),
	.datac(\exec|data_register[2]~13_combout ),
	.datad(\exec|a|Add1~24_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux68~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux68~3 .lut_mask = 16'hA888;
defparam \exec|a|Mux68~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N20
cycloneive_lcell_comb \exec|a|Mux68~4 (
// Equation(s):
// \exec|a|Mux68~4_combout  = (\control|op_alu [1] & ((\exec|alu_src_mux_b|Mux3~0_combout  & ((\control|op_alu [0]) # (\exec|alu_src_mux_a|Mux3~1_combout ))) # (!\exec|alu_src_mux_b|Mux3~0_combout  & (\control|op_alu [0] & \exec|alu_src_mux_a|Mux3~1_combout 
// )))) # (!\control|op_alu [1] & (((\control|op_alu [0]))))

	.dataa(\control|op_alu [1]),
	.datab(\exec|alu_src_mux_b|Mux3~0_combout ),
	.datac(\control|op_alu [0]),
	.datad(\exec|alu_src_mux_a|Mux3~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux68~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux68~4 .lut_mask = 16'hF8D0;
defparam \exec|a|Mux68~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cycloneive_lcell_comb \exec|a|Add0~0 (
// Equation(s):
// \exec|a|Add0~0_combout  = (\exec|alu_src_mux_a|Mux15~0_combout  & (\exec|alu_src_mux_b|Mux15~0_combout  $ (VCC))) # (!\exec|alu_src_mux_a|Mux15~0_combout  & (\exec|alu_src_mux_b|Mux15~0_combout  & VCC))
// \exec|a|Add0~1  = CARRY((\exec|alu_src_mux_a|Mux15~0_combout  & \exec|alu_src_mux_b|Mux15~0_combout ))

	.dataa(\exec|alu_src_mux_a|Mux15~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\exec|a|Add0~0_combout ),
	.cout(\exec|a|Add0~1 ));
// synopsys translate_off
defparam \exec|a|Add0~0 .lut_mask = 16'h6688;
defparam \exec|a|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N2
cycloneive_lcell_comb \exec|a|Add0~2 (
// Equation(s):
// \exec|a|Add0~2_combout  = (\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_a|Mux14~1_combout  & (\exec|a|Add0~1  & VCC)) # (!\exec|alu_src_mux_a|Mux14~1_combout  & (!\exec|a|Add0~1 )))) # (!\exec|alu_src_mux_b|Mux14~0_combout  & 
// ((\exec|alu_src_mux_a|Mux14~1_combout  & (!\exec|a|Add0~1 )) # (!\exec|alu_src_mux_a|Mux14~1_combout  & ((\exec|a|Add0~1 ) # (GND)))))
// \exec|a|Add0~3  = CARRY((\exec|alu_src_mux_b|Mux14~0_combout  & (!\exec|alu_src_mux_a|Mux14~1_combout  & !\exec|a|Add0~1 )) # (!\exec|alu_src_mux_b|Mux14~0_combout  & ((!\exec|a|Add0~1 ) # (!\exec|alu_src_mux_a|Mux14~1_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux14~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add0~1 ),
	.combout(\exec|a|Add0~2_combout ),
	.cout(\exec|a|Add0~3 ));
// synopsys translate_off
defparam \exec|a|Add0~2 .lut_mask = 16'h9617;
defparam \exec|a|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cycloneive_lcell_comb \exec|a|Add0~4 (
// Equation(s):
// \exec|a|Add0~4_combout  = ((\exec|alu_src_mux_b|Mux13~0_combout  $ (\exec|alu_src_mux_a|Mux13~1_combout  $ (!\exec|a|Add0~3 )))) # (GND)
// \exec|a|Add0~5  = CARRY((\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|alu_src_mux_a|Mux13~1_combout ) # (!\exec|a|Add0~3 ))) # (!\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|alu_src_mux_a|Mux13~1_combout  & !\exec|a|Add0~3 )))

	.dataa(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux13~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add0~3 ),
	.combout(\exec|a|Add0~4_combout ),
	.cout(\exec|a|Add0~5 ));
// synopsys translate_off
defparam \exec|a|Add0~4 .lut_mask = 16'h698E;
defparam \exec|a|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
cycloneive_lcell_comb \exec|a|Add0~6 (
// Equation(s):
// \exec|a|Add0~6_combout  = (\exec|alu_src_mux_a|Mux12~1_combout  & ((\exec|alu_src_mux_b|Mux12~0_combout  & (\exec|a|Add0~5  & VCC)) # (!\exec|alu_src_mux_b|Mux12~0_combout  & (!\exec|a|Add0~5 )))) # (!\exec|alu_src_mux_a|Mux12~1_combout  & 
// ((\exec|alu_src_mux_b|Mux12~0_combout  & (!\exec|a|Add0~5 )) # (!\exec|alu_src_mux_b|Mux12~0_combout  & ((\exec|a|Add0~5 ) # (GND)))))
// \exec|a|Add0~7  = CARRY((\exec|alu_src_mux_a|Mux12~1_combout  & (!\exec|alu_src_mux_b|Mux12~0_combout  & !\exec|a|Add0~5 )) # (!\exec|alu_src_mux_a|Mux12~1_combout  & ((!\exec|a|Add0~5 ) # (!\exec|alu_src_mux_b|Mux12~0_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux12~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add0~5 ),
	.combout(\exec|a|Add0~6_combout ),
	.cout(\exec|a|Add0~7 ));
// synopsys translate_off
defparam \exec|a|Add0~6 .lut_mask = 16'h9617;
defparam \exec|a|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N8
cycloneive_lcell_comb \exec|a|Add0~8 (
// Equation(s):
// \exec|a|Add0~8_combout  = ((\exec|alu_src_mux_a|Mux11~1_combout  $ (\exec|alu_src_mux_b|Mux11~0_combout  $ (!\exec|a|Add0~7 )))) # (GND)
// \exec|a|Add0~9  = CARRY((\exec|alu_src_mux_a|Mux11~1_combout  & ((\exec|alu_src_mux_b|Mux11~0_combout ) # (!\exec|a|Add0~7 ))) # (!\exec|alu_src_mux_a|Mux11~1_combout  & (\exec|alu_src_mux_b|Mux11~0_combout  & !\exec|a|Add0~7 )))

	.dataa(\exec|alu_src_mux_a|Mux11~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux11~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add0~7 ),
	.combout(\exec|a|Add0~8_combout ),
	.cout(\exec|a|Add0~9 ));
// synopsys translate_off
defparam \exec|a|Add0~8 .lut_mask = 16'h698E;
defparam \exec|a|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N10
cycloneive_lcell_comb \exec|a|Add0~10 (
// Equation(s):
// \exec|a|Add0~10_combout  = (\exec|alu_src_mux_b|Mux10~0_combout  & ((\exec|alu_src_mux_a|Mux10~1_combout  & (\exec|a|Add0~9  & VCC)) # (!\exec|alu_src_mux_a|Mux10~1_combout  & (!\exec|a|Add0~9 )))) # (!\exec|alu_src_mux_b|Mux10~0_combout  & 
// ((\exec|alu_src_mux_a|Mux10~1_combout  & (!\exec|a|Add0~9 )) # (!\exec|alu_src_mux_a|Mux10~1_combout  & ((\exec|a|Add0~9 ) # (GND)))))
// \exec|a|Add0~11  = CARRY((\exec|alu_src_mux_b|Mux10~0_combout  & (!\exec|alu_src_mux_a|Mux10~1_combout  & !\exec|a|Add0~9 )) # (!\exec|alu_src_mux_b|Mux10~0_combout  & ((!\exec|a|Add0~9 ) # (!\exec|alu_src_mux_a|Mux10~1_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux10~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux10~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add0~9 ),
	.combout(\exec|a|Add0~10_combout ),
	.cout(\exec|a|Add0~11 ));
// synopsys translate_off
defparam \exec|a|Add0~10 .lut_mask = 16'h9617;
defparam \exec|a|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cycloneive_lcell_comb \exec|a|Add0~12 (
// Equation(s):
// \exec|a|Add0~12_combout  = ((\exec|alu_src_mux_a|Mux9~1_combout  $ (\exec|alu_src_mux_b|Mux9~0_combout  $ (!\exec|a|Add0~11 )))) # (GND)
// \exec|a|Add0~13  = CARRY((\exec|alu_src_mux_a|Mux9~1_combout  & ((\exec|alu_src_mux_b|Mux9~0_combout ) # (!\exec|a|Add0~11 ))) # (!\exec|alu_src_mux_a|Mux9~1_combout  & (\exec|alu_src_mux_b|Mux9~0_combout  & !\exec|a|Add0~11 )))

	.dataa(\exec|alu_src_mux_a|Mux9~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux9~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add0~11 ),
	.combout(\exec|a|Add0~12_combout ),
	.cout(\exec|a|Add0~13 ));
// synopsys translate_off
defparam \exec|a|Add0~12 .lut_mask = 16'h698E;
defparam \exec|a|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N14
cycloneive_lcell_comb \exec|a|Add0~14 (
// Equation(s):
// \exec|a|Add0~14_combout  = (\exec|alu_src_mux_b|Mux8~0_combout  & ((\exec|alu_src_mux_a|Mux8~1_combout  & (\exec|a|Add0~13  & VCC)) # (!\exec|alu_src_mux_a|Mux8~1_combout  & (!\exec|a|Add0~13 )))) # (!\exec|alu_src_mux_b|Mux8~0_combout  & 
// ((\exec|alu_src_mux_a|Mux8~1_combout  & (!\exec|a|Add0~13 )) # (!\exec|alu_src_mux_a|Mux8~1_combout  & ((\exec|a|Add0~13 ) # (GND)))))
// \exec|a|Add0~15  = CARRY((\exec|alu_src_mux_b|Mux8~0_combout  & (!\exec|alu_src_mux_a|Mux8~1_combout  & !\exec|a|Add0~13 )) # (!\exec|alu_src_mux_b|Mux8~0_combout  & ((!\exec|a|Add0~13 ) # (!\exec|alu_src_mux_a|Mux8~1_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux8~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux8~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add0~13 ),
	.combout(\exec|a|Add0~14_combout ),
	.cout(\exec|a|Add0~15 ));
// synopsys translate_off
defparam \exec|a|Add0~14 .lut_mask = 16'h9617;
defparam \exec|a|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneive_lcell_comb \exec|a|Add0~16 (
// Equation(s):
// \exec|a|Add0~16_combout  = ((\exec|alu_src_mux_a|Mux7~1_combout  $ (\exec|alu_src_mux_b|Mux7~0_combout  $ (!\exec|a|Add0~15 )))) # (GND)
// \exec|a|Add0~17  = CARRY((\exec|alu_src_mux_a|Mux7~1_combout  & ((\exec|alu_src_mux_b|Mux7~0_combout ) # (!\exec|a|Add0~15 ))) # (!\exec|alu_src_mux_a|Mux7~1_combout  & (\exec|alu_src_mux_b|Mux7~0_combout  & !\exec|a|Add0~15 )))

	.dataa(\exec|alu_src_mux_a|Mux7~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add0~15 ),
	.combout(\exec|a|Add0~16_combout ),
	.cout(\exec|a|Add0~17 ));
// synopsys translate_off
defparam \exec|a|Add0~16 .lut_mask = 16'h698E;
defparam \exec|a|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N18
cycloneive_lcell_comb \exec|a|Add0~18 (
// Equation(s):
// \exec|a|Add0~18_combout  = (\exec|alu_src_mux_b|Mux6~0_combout  & ((\exec|alu_src_mux_a|Mux6~1_combout  & (\exec|a|Add0~17  & VCC)) # (!\exec|alu_src_mux_a|Mux6~1_combout  & (!\exec|a|Add0~17 )))) # (!\exec|alu_src_mux_b|Mux6~0_combout  & 
// ((\exec|alu_src_mux_a|Mux6~1_combout  & (!\exec|a|Add0~17 )) # (!\exec|alu_src_mux_a|Mux6~1_combout  & ((\exec|a|Add0~17 ) # (GND)))))
// \exec|a|Add0~19  = CARRY((\exec|alu_src_mux_b|Mux6~0_combout  & (!\exec|alu_src_mux_a|Mux6~1_combout  & !\exec|a|Add0~17 )) # (!\exec|alu_src_mux_b|Mux6~0_combout  & ((!\exec|a|Add0~17 ) # (!\exec|alu_src_mux_a|Mux6~1_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux6~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux6~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add0~17 ),
	.combout(\exec|a|Add0~18_combout ),
	.cout(\exec|a|Add0~19 ));
// synopsys translate_off
defparam \exec|a|Add0~18 .lut_mask = 16'h9617;
defparam \exec|a|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
cycloneive_lcell_comb \exec|a|Add0~20 (
// Equation(s):
// \exec|a|Add0~20_combout  = ((\exec|alu_src_mux_b|Mux5~0_combout  $ (\exec|alu_src_mux_a|Mux5~1_combout  $ (!\exec|a|Add0~19 )))) # (GND)
// \exec|a|Add0~21  = CARRY((\exec|alu_src_mux_b|Mux5~0_combout  & ((\exec|alu_src_mux_a|Mux5~1_combout ) # (!\exec|a|Add0~19 ))) # (!\exec|alu_src_mux_b|Mux5~0_combout  & (\exec|alu_src_mux_a|Mux5~1_combout  & !\exec|a|Add0~19 )))

	.dataa(\exec|alu_src_mux_b|Mux5~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux5~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add0~19 ),
	.combout(\exec|a|Add0~20_combout ),
	.cout(\exec|a|Add0~21 ));
// synopsys translate_off
defparam \exec|a|Add0~20 .lut_mask = 16'h698E;
defparam \exec|a|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N22
cycloneive_lcell_comb \exec|a|Add0~22 (
// Equation(s):
// \exec|a|Add0~22_combout  = (\exec|alu_src_mux_b|Mux4~0_combout  & ((\exec|alu_src_mux_a|Mux4~1_combout  & (\exec|a|Add0~21  & VCC)) # (!\exec|alu_src_mux_a|Mux4~1_combout  & (!\exec|a|Add0~21 )))) # (!\exec|alu_src_mux_b|Mux4~0_combout  & 
// ((\exec|alu_src_mux_a|Mux4~1_combout  & (!\exec|a|Add0~21 )) # (!\exec|alu_src_mux_a|Mux4~1_combout  & ((\exec|a|Add0~21 ) # (GND)))))
// \exec|a|Add0~23  = CARRY((\exec|alu_src_mux_b|Mux4~0_combout  & (!\exec|alu_src_mux_a|Mux4~1_combout  & !\exec|a|Add0~21 )) # (!\exec|alu_src_mux_b|Mux4~0_combout  & ((!\exec|a|Add0~21 ) # (!\exec|alu_src_mux_a|Mux4~1_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux4~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux4~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add0~21 ),
	.combout(\exec|a|Add0~22_combout ),
	.cout(\exec|a|Add0~23 ));
// synopsys translate_off
defparam \exec|a|Add0~22 .lut_mask = 16'h9617;
defparam \exec|a|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N24
cycloneive_lcell_comb \exec|a|Add0~24 (
// Equation(s):
// \exec|a|Add0~24_combout  = ((\exec|alu_src_mux_b|Mux3~0_combout  $ (\exec|alu_src_mux_a|Mux3~1_combout  $ (!\exec|a|Add0~23 )))) # (GND)
// \exec|a|Add0~25  = CARRY((\exec|alu_src_mux_b|Mux3~0_combout  & ((\exec|alu_src_mux_a|Mux3~1_combout ) # (!\exec|a|Add0~23 ))) # (!\exec|alu_src_mux_b|Mux3~0_combout  & (\exec|alu_src_mux_a|Mux3~1_combout  & !\exec|a|Add0~23 )))

	.dataa(\exec|alu_src_mux_b|Mux3~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux3~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add0~23 ),
	.combout(\exec|a|Add0~24_combout ),
	.cout(\exec|a|Add0~25 ));
// synopsys translate_off
defparam \exec|a|Add0~24 .lut_mask = 16'h698E;
defparam \exec|a|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N2
cycloneive_lcell_comb \exec|a|Mux68~5 (
// Equation(s):
// \exec|a|Mux68~5_combout  = (\control|op_alu [1] & (\exec|a|Mux68~4_combout )) # (!\control|op_alu [1] & ((\exec|a|Mux68~4_combout  & ((\exec|a|Add1~24_combout ))) # (!\exec|a|Mux68~4_combout  & (\exec|a|Add0~24_combout ))))

	.dataa(\control|op_alu [1]),
	.datab(\exec|a|Mux68~4_combout ),
	.datac(\exec|a|Add0~24_combout ),
	.datad(\exec|a|Add1~24_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux68~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux68~5 .lut_mask = 16'hDC98;
defparam \exec|a|Mux68~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneive_lcell_comb \exec|a|Mux68~6 (
// Equation(s):
// \exec|a|Mux68~6_combout  = (!\control|op_alu [3] & ((\exec|a|Mux68~3_combout ) # ((!\control|op_alu [2] & \exec|a|Mux68~5_combout ))))

	.dataa(\control|op_alu [2]),
	.datab(\control|op_alu [3]),
	.datac(\exec|a|Mux68~3_combout ),
	.datad(\exec|a|Mux68~5_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux68~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux68~6 .lut_mask = 16'h3130;
defparam \exec|a|Mux68~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N16
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux3~0 (
// Equation(s):
// \exec|alu_src_mux_a|Mux3~0_combout  = (\control|op_alu_src_a [1] & (\fetch_mem_access|program_counter_pre [12])) # (!\control|op_alu_src_a [1] & ((\decode|br [12])))

	.dataa(\fetch_mem_access|program_counter_pre [12]),
	.datab(gnd),
	.datac(\decode|br [12]),
	.datad(\control|op_alu_src_a [1]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux3~0 .lut_mask = 16'hAAF0;
defparam \exec|alu_src_mux_a|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N15
dffeas \decode|r7[13] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r7[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r7 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r7[13] .is_wysiwyg = "true";
defparam \decode|r7[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N21
dffeas \decode|r5[13] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r5[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r5 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r5[13] .is_wysiwyg = "true";
defparam \decode|r5[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N27
dffeas \decode|r4[13] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r4 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r4[13] .is_wysiwyg = "true";
defparam \decode|r4[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N27
dffeas \decode|r6[13] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r6[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r6 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r6[13] .is_wysiwyg = "true";
defparam \decode|r6[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneive_lcell_comb \decode|ar~66 (
// Equation(s):
// \decode|ar~66_combout  = (\fetch_mem_access|instruction_register [11] & (\fetch_mem_access|instruction_register [12])) # (!\fetch_mem_access|instruction_register [11] & ((\fetch_mem_access|instruction_register [12] & ((\decode|r6 [13]))) # 
// (!\fetch_mem_access|instruction_register [12] & (\decode|r4 [13]))))

	.dataa(\fetch_mem_access|instruction_register [11]),
	.datab(\fetch_mem_access|instruction_register [12]),
	.datac(\decode|r4 [13]),
	.datad(\decode|r6 [13]),
	.cin(gnd),
	.combout(\decode|ar~66_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~66 .lut_mask = 16'hDC98;
defparam \decode|ar~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneive_lcell_comb \decode|ar~67 (
// Equation(s):
// \decode|ar~67_combout  = (\fetch_mem_access|instruction_register [11] & ((\decode|ar~66_combout  & (\decode|r7 [13])) # (!\decode|ar~66_combout  & ((\decode|r5 [13]))))) # (!\fetch_mem_access|instruction_register [11] & (((\decode|ar~66_combout ))))

	.dataa(\fetch_mem_access|instruction_register [11]),
	.datab(\decode|r7 [13]),
	.datac(\decode|r5 [13]),
	.datad(\decode|ar~66_combout ),
	.cin(gnd),
	.combout(\decode|ar~67_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~67 .lut_mask = 16'hDDA0;
defparam \decode|ar~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N23
dffeas \decode|r3[13] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|r3[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r3[13] .is_wysiwyg = "true";
defparam \decode|r3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N26
cycloneive_lcell_comb \decode|r1[13]~feeder (
// Equation(s):
// \decode|r1[13]~feeder_combout  = \decode|r0~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\decode|r0~15_combout ),
	.cin(gnd),
	.combout(\decode|r1[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r1[13]~feeder .lut_mask = 16'hFF00;
defparam \decode|r1[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N27
dffeas \decode|r1[13] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r1[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|r1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r1[13] .is_wysiwyg = "true";
defparam \decode|r1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N6
cycloneive_lcell_comb \decode|r0[13]~feeder (
// Equation(s):
// \decode|r0[13]~feeder_combout  = \decode|r0~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\decode|r0~15_combout ),
	.cin(gnd),
	.combout(\decode|r0[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0[13]~feeder .lut_mask = 16'hFF00;
defparam \decode|r0[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N7
dffeas \decode|r0[13] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|r0[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r0[13] .is_wysiwyg = "true";
defparam \decode|r0[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N10
cycloneive_lcell_comb \decode|ar~68 (
// Equation(s):
// \decode|ar~68_combout  = (\fetch_mem_access|instruction_register [11] & ((\fetch_mem_access|instruction_register [12]) # ((\decode|r1 [13])))) # (!\fetch_mem_access|instruction_register [11] & (!\fetch_mem_access|instruction_register [12] & ((\decode|r0 
// [13]))))

	.dataa(\fetch_mem_access|instruction_register [11]),
	.datab(\fetch_mem_access|instruction_register [12]),
	.datac(\decode|r1 [13]),
	.datad(\decode|r0 [13]),
	.cin(gnd),
	.combout(\decode|ar~68_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~68 .lut_mask = 16'hB9A8;
defparam \decode|ar~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
cycloneive_lcell_comb \decode|ar~69 (
// Equation(s):
// \decode|ar~69_combout  = (\fetch_mem_access|instruction_register [12] & ((\decode|ar~68_combout  & (\decode|r3 [13])) # (!\decode|ar~68_combout  & ((\decode|r2 [13]))))) # (!\fetch_mem_access|instruction_register [12] & (((\decode|ar~68_combout ))))

	.dataa(\fetch_mem_access|instruction_register [12]),
	.datab(\decode|r3 [13]),
	.datac(\decode|r2 [13]),
	.datad(\decode|ar~68_combout ),
	.cin(gnd),
	.combout(\decode|ar~69_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~69 .lut_mask = 16'hDDA0;
defparam \decode|ar~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \decode|ar~70 (
// Equation(s):
// \decode|ar~70_combout  = (\fetch_mem_access|instruction_register [13] & (\decode|ar~67_combout )) # (!\fetch_mem_access|instruction_register [13] & ((\decode|ar~69_combout )))

	.dataa(\decode|ar~67_combout ),
	.datab(\decode|ar~69_combout ),
	.datac(\fetch_mem_access|instruction_register [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|ar~70_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~70 .lut_mask = 16'hACAC;
defparam \decode|ar~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N1
dffeas \decode|ar[13] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|ar~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ar [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ar[13] .is_wysiwyg = "true";
defparam \decode|ar[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N12
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux2~0 (
// Equation(s):
// \exec|alu_src_mux_b|Mux2~0_combout  = (!\control|op_alu_src_b [0] & ((\control|op_alu_src_b [1] & (\decode|ar [13])) # (!\control|op_alu_src_b [1] & ((\fetch_mem_access|instruction_register [7])))))

	.dataa(\decode|ar [13]),
	.datab(\control|op_alu_src_b [0]),
	.datac(\fetch_mem_access|instruction_register [7]),
	.datad(\control|op_alu_src_b [1]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux2~0 .lut_mask = 16'h2230;
defparam \exec|alu_src_mux_b|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux2~1 (
// Equation(s):
// \exec|alu_src_mux_a|Mux2~1_combout  = (!\control|op_alu_src_a [0] & ((\control|op_alu_src_a [1] & ((\fetch_mem_access|program_counter_pre [13]))) # (!\control|op_alu_src_a [1] & (\decode|br [13]))))

	.dataa(\decode|br [13]),
	.datab(\fetch_mem_access|program_counter_pre [13]),
	.datac(\control|op_alu_src_a [1]),
	.datad(\control|op_alu_src_a [0]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux2~1 .lut_mask = 16'h00CA;
defparam \exec|alu_src_mux_a|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N26
cycloneive_lcell_comb \exec|a|Add0~26 (
// Equation(s):
// \exec|a|Add0~26_combout  = (\exec|alu_src_mux_a|Mux2~1_combout  & ((\exec|alu_src_mux_b|Mux2~0_combout  & (\exec|a|Add0~25  & VCC)) # (!\exec|alu_src_mux_b|Mux2~0_combout  & (!\exec|a|Add0~25 )))) # (!\exec|alu_src_mux_a|Mux2~1_combout  & 
// ((\exec|alu_src_mux_b|Mux2~0_combout  & (!\exec|a|Add0~25 )) # (!\exec|alu_src_mux_b|Mux2~0_combout  & ((\exec|a|Add0~25 ) # (GND)))))
// \exec|a|Add0~27  = CARRY((\exec|alu_src_mux_a|Mux2~1_combout  & (!\exec|alu_src_mux_b|Mux2~0_combout  & !\exec|a|Add0~25 )) # (!\exec|alu_src_mux_a|Mux2~1_combout  & ((!\exec|a|Add0~25 ) # (!\exec|alu_src_mux_b|Mux2~0_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux2~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add0~25 ),
	.combout(\exec|a|Add0~26_combout ),
	.cout(\exec|a|Add0~27 ));
// synopsys translate_off
defparam \exec|a|Add0~26 .lut_mask = 16'h9617;
defparam \exec|a|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N26
cycloneive_lcell_comb \exec|data_register~109 (
// Equation(s):
// \exec|data_register~109_combout  = (\control|op_alu [2] & (\exec|alu_src_mux_b|Mux2~0_combout  $ (((\exec|alu_src_mux_a|Mux2~1_combout ))))) # (!\control|op_alu [2] & (((\exec|a|Add0~26_combout ))))

	.dataa(\control|op_alu [2]),
	.datab(\exec|alu_src_mux_b|Mux2~0_combout ),
	.datac(\exec|a|Add0~26_combout ),
	.datad(\exec|alu_src_mux_a|Mux2~1_combout ),
	.cin(gnd),
	.combout(\exec|data_register~109_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~109 .lut_mask = 16'h72D8;
defparam \exec|data_register~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneive_lcell_comb \exec|data_register[10]~74 (
// Equation(s):
// \exec|data_register[10]~74_combout  = (\exec|alu_src_mux_b|Mux12~0_combout  & !\control|op_alu [1])

	.dataa(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datab(gnd),
	.datac(\control|op_alu [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\exec|data_register[10]~74_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register[10]~74 .lut_mask = 16'h0A0A;
defparam \exec|data_register[10]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneive_lcell_comb \exec|data_register[13]~125 (
// Equation(s):
// \exec|data_register[13]~125_combout  = (\control|op_alu [3] & ((\control|op_alu [0]) # ((\control|op_alu [2]) # (!\exec|data_register[10]~74_combout ))))

	.dataa(\control|op_alu [3]),
	.datab(\control|op_alu [0]),
	.datac(\control|op_alu [2]),
	.datad(\exec|data_register[10]~74_combout ),
	.cin(gnd),
	.combout(\exec|data_register[13]~125_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register[13]~125 .lut_mask = 16'hA8AA;
defparam \exec|data_register[13]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cycloneive_lcell_comb \exec|data_register[13]~104 (
// Equation(s):
// \exec|data_register[13]~104_combout  = (!\control|op_alu [2] & (\exec|alu_src_mux_b|Mux12~0_combout  & (!\control|op_alu [1] & \control|op_alu [3])))

	.dataa(\control|op_alu [2]),
	.datab(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datac(\control|op_alu [1]),
	.datad(\control|op_alu [3]),
	.cin(gnd),
	.combout(\exec|data_register[13]~104_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register[13]~104 .lut_mask = 16'h0400;
defparam \exec|data_register[13]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N4
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux15~1 (
// Equation(s):
// \exec|alu_src_mux_a|Mux15~1_combout  = (\control|op_alu_src_a [1] & (\fetch_mem_access|program_counter_pre [0])) # (!\control|op_alu_src_a [1] & ((\decode|br [0])))

	.dataa(\control|op_alu_src_a [1]),
	.datab(gnd),
	.datac(\fetch_mem_access|program_counter_pre [0]),
	.datad(\decode|br [0]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux15~1 .lut_mask = 16'hF5A0;
defparam \exec|alu_src_mux_a|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux14~0 (
// Equation(s):
// \exec|alu_src_mux_a|Mux14~0_combout  = (\control|op_alu_src_a [1] & (\fetch_mem_access|program_counter_pre [1])) # (!\control|op_alu_src_a [1] & ((\decode|br [1])))

	.dataa(gnd),
	.datab(\control|op_alu_src_a [1]),
	.datac(\fetch_mem_access|program_counter_pre [1]),
	.datad(\decode|br [1]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux14~0 .lut_mask = 16'hF3C0;
defparam \exec|alu_src_mux_a|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cycloneive_lcell_comb \exec|a|Mux30~15 (
// Equation(s):
// \exec|a|Mux30~15_combout  = (\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|alu_src_mux_a|Mux15~1_combout )) # (!\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_a|Mux14~0_combout )))

	.dataa(\exec|alu_src_mux_a|Mux15~1_combout ),
	.datab(gnd),
	.datac(\exec|alu_src_mux_a|Mux14~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux15~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~15_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~15 .lut_mask = 16'hAAF0;
defparam \exec|a|Mux30~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux12~0 (
// Equation(s):
// \exec|alu_src_mux_a|Mux12~0_combout  = (\control|op_alu_src_a [1] & ((\fetch_mem_access|program_counter_pre [3]))) # (!\control|op_alu_src_a [1] & (\decode|br [3]))

	.dataa(gnd),
	.datab(\control|op_alu_src_a [1]),
	.datac(\decode|br [3]),
	.datad(\fetch_mem_access|program_counter_pre [3]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux12~0 .lut_mask = 16'hFC30;
defparam \exec|alu_src_mux_a|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneive_lcell_comb \decode|br~27 (
// Equation(s):
// \decode|br~27_combout  = (\fetch_mem_access|instruction_register [9] & (\fetch_mem_access|instruction_register [8])) # (!\fetch_mem_access|instruction_register [9] & ((\fetch_mem_access|instruction_register [8] & ((\decode|r1 [5]))) # 
// (!\fetch_mem_access|instruction_register [8] & (\decode|r0 [5]))))

	.dataa(\fetch_mem_access|instruction_register [9]),
	.datab(\fetch_mem_access|instruction_register [8]),
	.datac(\decode|r0 [5]),
	.datad(\decode|r1 [5]),
	.cin(gnd),
	.combout(\decode|br~27_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~27 .lut_mask = 16'hDC98;
defparam \decode|br~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneive_lcell_comb \decode|br~28 (
// Equation(s):
// \decode|br~28_combout  = (\fetch_mem_access|instruction_register [9] & ((\decode|br~27_combout  & ((\decode|r3 [5]))) # (!\decode|br~27_combout  & (\decode|r2 [5])))) # (!\fetch_mem_access|instruction_register [9] & (\decode|br~27_combout ))

	.dataa(\fetch_mem_access|instruction_register [9]),
	.datab(\decode|br~27_combout ),
	.datac(\decode|r2 [5]),
	.datad(\decode|r3 [5]),
	.cin(gnd),
	.combout(\decode|br~28_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~28 .lut_mask = 16'hEC64;
defparam \decode|br~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N2
cycloneive_lcell_comb \decode|br~25 (
// Equation(s):
// \decode|br~25_combout  = (\fetch_mem_access|instruction_register [8] & (\fetch_mem_access|instruction_register [9])) # (!\fetch_mem_access|instruction_register [8] & ((\fetch_mem_access|instruction_register [9] & (\decode|r6 [5])) # 
// (!\fetch_mem_access|instruction_register [9] & ((\decode|r4 [5])))))

	.dataa(\fetch_mem_access|instruction_register [8]),
	.datab(\fetch_mem_access|instruction_register [9]),
	.datac(\decode|r6 [5]),
	.datad(\decode|r4 [5]),
	.cin(gnd),
	.combout(\decode|br~25_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~25 .lut_mask = 16'hD9C8;
defparam \decode|br~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneive_lcell_comb \decode|br~26 (
// Equation(s):
// \decode|br~26_combout  = (\decode|br~25_combout  & (((\decode|r7 [5]) # (!\fetch_mem_access|instruction_register [8])))) # (!\decode|br~25_combout  & (\decode|r5 [5] & ((\fetch_mem_access|instruction_register [8]))))

	.dataa(\decode|r5 [5]),
	.datab(\decode|br~25_combout ),
	.datac(\decode|r7 [5]),
	.datad(\fetch_mem_access|instruction_register [8]),
	.cin(gnd),
	.combout(\decode|br~26_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~26 .lut_mask = 16'hE2CC;
defparam \decode|br~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneive_lcell_comb \decode|br~29 (
// Equation(s):
// \decode|br~29_combout  = (\fetch_mem_access|instruction_register [10] & ((\decode|br~26_combout ))) # (!\fetch_mem_access|instruction_register [10] & (\decode|br~28_combout ))

	.dataa(\decode|br~28_combout ),
	.datab(gnd),
	.datac(\fetch_mem_access|instruction_register [10]),
	.datad(\decode|br~26_combout ),
	.cin(gnd),
	.combout(\decode|br~29_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~29 .lut_mask = 16'hFA0A;
defparam \decode|br~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N27
dffeas \decode|br[5] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|br~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|br [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|br[5] .is_wysiwyg = "true";
defparam \decode|br[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux10~0 (
// Equation(s):
// \exec|alu_src_mux_a|Mux10~0_combout  = (\control|op_alu_src_a [1] & (\fetch_mem_access|program_counter_pre [5])) # (!\control|op_alu_src_a [1] & ((\decode|br [5])))

	.dataa(\control|op_alu_src_a [1]),
	.datab(gnd),
	.datac(\fetch_mem_access|program_counter_pre [5]),
	.datad(\decode|br [5]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux10~0 .lut_mask = 16'hF5A0;
defparam \exec|alu_src_mux_a|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneive_lcell_comb \exec|a|Mux2~3 (
// Equation(s):
// \exec|a|Mux2~3_combout  = (\exec|alu_src_mux_b|Mux14~0_combout  & (\exec|alu_src_mux_a|Mux12~0_combout )) # (!\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_a|Mux10~0_combout )))

	.dataa(\exec|alu_src_mux_a|Mux12~0_combout ),
	.datab(gnd),
	.datac(\exec|alu_src_mux_a|Mux10~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~3 .lut_mask = 16'hAAF0;
defparam \exec|a|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux11~0 (
// Equation(s):
// \exec|alu_src_mux_a|Mux11~0_combout  = (\control|op_alu_src_a [1] & ((\fetch_mem_access|program_counter_pre [4]))) # (!\control|op_alu_src_a [1] & (\decode|br [4]))

	.dataa(\control|op_alu_src_a [1]),
	.datab(gnd),
	.datac(\decode|br [4]),
	.datad(\fetch_mem_access|program_counter_pre [4]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux11~0 .lut_mask = 16'hFA50;
defparam \exec|alu_src_mux_a|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N19
dffeas \decode|r3[2] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|r3[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r3[2] .is_wysiwyg = "true";
defparam \decode|r3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N31
dffeas \decode|r2[2] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r2[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r2[2] .is_wysiwyg = "true";
defparam \decode|r2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y13_N21
dffeas \decode|r0[2] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r0[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r0[2] .is_wysiwyg = "true";
defparam \decode|r0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N12
cycloneive_lcell_comb \decode|br~17 (
// Equation(s):
// \decode|br~17_combout  = (\fetch_mem_access|instruction_register [8] & (((\decode|r1 [2]) # (\fetch_mem_access|instruction_register [9])))) # (!\fetch_mem_access|instruction_register [8] & (\decode|r0 [2] & ((!\fetch_mem_access|instruction_register 
// [9]))))

	.dataa(\fetch_mem_access|instruction_register [8]),
	.datab(\decode|r0 [2]),
	.datac(\decode|r1 [2]),
	.datad(\fetch_mem_access|instruction_register [9]),
	.cin(gnd),
	.combout(\decode|br~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~17 .lut_mask = 16'hAAE4;
defparam \decode|br~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cycloneive_lcell_comb \decode|br~18 (
// Equation(s):
// \decode|br~18_combout  = (\fetch_mem_access|instruction_register [9] & ((\decode|br~17_combout  & (\decode|r3 [2])) # (!\decode|br~17_combout  & ((\decode|r2 [2]))))) # (!\fetch_mem_access|instruction_register [9] & (((\decode|br~17_combout ))))

	.dataa(\fetch_mem_access|instruction_register [9]),
	.datab(\decode|r3 [2]),
	.datac(\decode|r2 [2]),
	.datad(\decode|br~17_combout ),
	.cin(gnd),
	.combout(\decode|br~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~18 .lut_mask = 16'hDDA0;
defparam \decode|br~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N3
dffeas \decode|r7[2] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r7[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r7 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r7[2] .is_wysiwyg = "true";
defparam \decode|r7[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N29
dffeas \decode|r5[2] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r5[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r5[2] .is_wysiwyg = "true";
defparam \decode|r5[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N11
dffeas \decode|r4[2] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r4[2] .is_wysiwyg = "true";
defparam \decode|r4[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N15
dffeas \decode|r6[2] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r6[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r6 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r6[2] .is_wysiwyg = "true";
defparam \decode|r6[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N14
cycloneive_lcell_comb \decode|br~15 (
// Equation(s):
// \decode|br~15_combout  = (\fetch_mem_access|instruction_register [9] & (((\decode|r6 [2]) # (\fetch_mem_access|instruction_register [8])))) # (!\fetch_mem_access|instruction_register [9] & (\decode|r4 [2] & ((!\fetch_mem_access|instruction_register 
// [8]))))

	.dataa(\decode|r4 [2]),
	.datab(\fetch_mem_access|instruction_register [9]),
	.datac(\decode|r6 [2]),
	.datad(\fetch_mem_access|instruction_register [8]),
	.cin(gnd),
	.combout(\decode|br~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~15 .lut_mask = 16'hCCE2;
defparam \decode|br~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneive_lcell_comb \decode|br~16 (
// Equation(s):
// \decode|br~16_combout  = (\fetch_mem_access|instruction_register [8] & ((\decode|br~15_combout  & (\decode|r7 [2])) # (!\decode|br~15_combout  & ((\decode|r5 [2]))))) # (!\fetch_mem_access|instruction_register [8] & (((\decode|br~15_combout ))))

	.dataa(\fetch_mem_access|instruction_register [8]),
	.datab(\decode|r7 [2]),
	.datac(\decode|r5 [2]),
	.datad(\decode|br~15_combout ),
	.cin(gnd),
	.combout(\decode|br~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~16 .lut_mask = 16'hDDA0;
defparam \decode|br~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cycloneive_lcell_comb \decode|br~19 (
// Equation(s):
// \decode|br~19_combout  = (\fetch_mem_access|instruction_register [10] & ((\decode|br~16_combout ))) # (!\fetch_mem_access|instruction_register [10] & (\decode|br~18_combout ))

	.dataa(\decode|br~18_combout ),
	.datab(gnd),
	.datac(\fetch_mem_access|instruction_register [10]),
	.datad(\decode|br~16_combout ),
	.cin(gnd),
	.combout(\decode|br~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~19 .lut_mask = 16'hFA0A;
defparam \decode|br~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N9
dffeas \decode|br[2] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|br~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|br [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|br[2] .is_wysiwyg = "true";
defparam \decode|br[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux13~0 (
// Equation(s):
// \exec|alu_src_mux_a|Mux13~0_combout  = (\control|op_alu_src_a [1] & ((\fetch_mem_access|program_counter_pre [2]))) # (!\control|op_alu_src_a [1] & (\decode|br [2]))

	.dataa(gnd),
	.datab(\control|op_alu_src_a [1]),
	.datac(\decode|br [2]),
	.datad(\fetch_mem_access|program_counter_pre [2]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux13~0 .lut_mask = 16'hFC30;
defparam \exec|alu_src_mux_a|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N26
cycloneive_lcell_comb \exec|a|Mux30~3 (
// Equation(s):
// \exec|a|Mux30~3_combout  = (\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_a|Mux13~0_combout ))) # (!\exec|alu_src_mux_b|Mux14~0_combout  & (\exec|alu_src_mux_a|Mux11~0_combout ))

	.dataa(\exec|alu_src_mux_a|Mux11~0_combout ),
	.datab(gnd),
	.datac(\exec|alu_src_mux_a|Mux13~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~3 .lut_mask = 16'hF0AA;
defparam \exec|a|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
cycloneive_lcell_comb \exec|a|Mux2~4 (
// Equation(s):
// \exec|a|Mux2~4_combout  = (\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|a|Mux30~3_combout ))) # (!\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|a|Mux2~3_combout ))

	.dataa(gnd),
	.datab(\exec|a|Mux2~3_combout ),
	.datac(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datad(\exec|a|Mux30~3_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~4 .lut_mask = 16'hFC0C;
defparam \exec|a|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N16
cycloneive_lcell_comb \exec|a|Mux2~20 (
// Equation(s):
// \exec|a|Mux2~20_combout  = (\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|a|Mux30~15_combout )) # (!\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|a|Mux2~4_combout )))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datac(\exec|a|Mux30~15_combout ),
	.datad(\exec|a|Mux2~4_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~20_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~20 .lut_mask = 16'hF3C0;
defparam \exec|a|Mux2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N22
cycloneive_lcell_comb \exec|a|Mux2~21 (
// Equation(s):
// \exec|a|Mux2~21_combout  = (!\control|op_alu_src_a [0] & (\exec|a|Mux2~20_combout  & ((!\exec|alu_src_mux_b|Mux13~0_combout ) # (!\exec|alu_src_mux_b|Mux14~0_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datab(\control|op_alu_src_a [0]),
	.datac(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datad(\exec|a|Mux2~20_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~21_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~21 .lut_mask = 16'h1300;
defparam \exec|a|Mux2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N16
cycloneive_lcell_comb \exec|data_register[13]~99 (
// Equation(s):
// \exec|data_register[13]~99_combout  = (\control|op_alu [1] & (\exec|alu_src_mux_a|Mux0~1_combout  & \control|op_alu [0]))

	.dataa(\control|op_alu [1]),
	.datab(gnd),
	.datac(\exec|alu_src_mux_a|Mux0~1_combout ),
	.datad(\control|op_alu [0]),
	.cin(gnd),
	.combout(\exec|data_register[13]~99_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register[13]~99 .lut_mask = 16'hA000;
defparam \exec|data_register[13]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux1~1 (
// Equation(s):
// \exec|alu_src_mux_a|Mux1~1_combout  = (!\control|op_alu_src_a [0] & ((\control|op_alu_src_a [1] & (\fetch_mem_access|program_counter_pre [14])) # (!\control|op_alu_src_a [1] & ((\decode|br [14])))))

	.dataa(\control|op_alu_src_a [0]),
	.datab(\fetch_mem_access|program_counter_pre [14]),
	.datac(\control|op_alu_src_a [1]),
	.datad(\decode|br [14]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux1~1 .lut_mask = 16'h4540;
defparam \exec|alu_src_mux_a|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N0
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux1~0 (
// Equation(s):
// \exec|alu_src_mux_b|Mux1~0_combout  = (!\control|op_alu_src_b [0] & ((\control|op_alu_src_b [1] & ((\decode|ar [14]))) # (!\control|op_alu_src_b [1] & (\fetch_mem_access|instruction_register [7]))))

	.dataa(\fetch_mem_access|instruction_register [7]),
	.datab(\decode|ar [14]),
	.datac(\control|op_alu_src_b [1]),
	.datad(\control|op_alu_src_b [0]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux1~0 .lut_mask = 16'h00CA;
defparam \exec|alu_src_mux_b|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cycloneive_lcell_comb \exec|a|Add0~28 (
// Equation(s):
// \exec|a|Add0~28_combout  = ((\exec|alu_src_mux_a|Mux1~1_combout  $ (\exec|alu_src_mux_b|Mux1~0_combout  $ (!\exec|a|Add0~27 )))) # (GND)
// \exec|a|Add0~29  = CARRY((\exec|alu_src_mux_a|Mux1~1_combout  & ((\exec|alu_src_mux_b|Mux1~0_combout ) # (!\exec|a|Add0~27 ))) # (!\exec|alu_src_mux_a|Mux1~1_combout  & (\exec|alu_src_mux_b|Mux1~0_combout  & !\exec|a|Add0~27 )))

	.dataa(\exec|alu_src_mux_a|Mux1~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add0~27 ),
	.combout(\exec|a|Add0~28_combout ),
	.cout(\exec|a|Add0~29 ));
// synopsys translate_off
defparam \exec|a|Add0~28 .lut_mask = 16'h698E;
defparam \exec|a|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N22
cycloneive_lcell_comb \exec|data_register~118 (
// Equation(s):
// \exec|data_register~118_combout  = (\control|op_alu [2] & (\exec|alu_src_mux_a|Mux1~1_combout  $ ((\exec|alu_src_mux_b|Mux1~0_combout )))) # (!\control|op_alu [2] & (((\exec|a|Add0~28_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux1~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux1~0_combout ),
	.datac(\control|op_alu [2]),
	.datad(\exec|a|Add0~28_combout ),
	.cin(gnd),
	.combout(\exec|data_register~118_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~118 .lut_mask = 16'h6F60;
defparam \exec|data_register~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cycloneive_lcell_comb \exec|a|Mux30~18 (
// Equation(s):
// \exec|a|Mux30~18_combout  = (!\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_a|Mux14~0_combout ))) # (!\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|alu_src_mux_a|Mux13~0_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux13~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux14~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~18_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~18 .lut_mask = 16'h5404;
defparam \exec|a|Mux30~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cycloneive_lcell_comb \exec|a|Mux16~6 (
// Equation(s):
// \exec|a|Mux16~6_combout  = (\exec|alu_src_mux_b|Mux14~0_combout  & (!\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_a|Mux15~1_combout ) # (\exec|a|Mux30~18_combout )))) # (!\exec|alu_src_mux_b|Mux14~0_combout  & (((\exec|a|Mux30~18_combout 
// ))))

	.dataa(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datac(\exec|alu_src_mux_a|Mux15~1_combout ),
	.datad(\exec|a|Mux30~18_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux16~6 .lut_mask = 16'h7720;
defparam \exec|a|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux9~0 (
// Equation(s):
// \exec|alu_src_mux_a|Mux9~0_combout  = (\control|op_alu_src_a [1] & ((\fetch_mem_access|program_counter_pre [6]))) # (!\control|op_alu_src_a [1] & (\decode|br [6]))

	.dataa(\control|op_alu_src_a [1]),
	.datab(gnd),
	.datac(\decode|br [6]),
	.datad(\fetch_mem_access|program_counter_pre [6]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux9~0 .lut_mask = 16'hFA50;
defparam \exec|alu_src_mux_a|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N14
cycloneive_lcell_comb \exec|a|Mux2~11 (
// Equation(s):
// \exec|a|Mux2~11_combout  = (\exec|alu_src_mux_b|Mux14~0_combout  & (\exec|alu_src_mux_a|Mux11~0_combout )) # (!\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_a|Mux9~0_combout )))

	.dataa(\exec|alu_src_mux_a|Mux11~0_combout ),
	.datab(gnd),
	.datac(\exec|alu_src_mux_a|Mux9~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~11 .lut_mask = 16'hAAF0;
defparam \exec|a|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneive_lcell_comb \exec|a|Mux30~21 (
// Equation(s):
// \exec|a|Mux30~21_combout  = (\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|a|Mux2~3_combout ))) # (!\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|a|Mux2~11_combout ))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datac(\exec|a|Mux2~11_combout ),
	.datad(\exec|a|Mux2~3_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~21_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~21 .lut_mask = 16'hFC30;
defparam \exec|a|Mux30~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N8
cycloneive_lcell_comb \exec|a|Mux16~7 (
// Equation(s):
// \exec|a|Mux16~7_combout  = (!\control|op_alu_src_a [0] & ((\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|a|Mux16~6_combout )) # (!\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|a|Mux30~21_combout )))))

	.dataa(\control|op_alu_src_a [0]),
	.datab(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datac(\exec|a|Mux16~6_combout ),
	.datad(\exec|a|Mux30~21_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux16~7 .lut_mask = 16'h5140;
defparam \exec|a|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N22
cycloneive_lcell_comb \exec|a|Mux30~30 (
// Equation(s):
// \exec|a|Mux30~30_combout  = (!\control|op_alu_src_a [0] & ((\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_a|Mux0~0_combout ))) # (!\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|alu_src_mux_a|Mux1~0_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux1~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux0~0_combout ),
	.datac(\control|op_alu_src_a [0]),
	.datad(\exec|alu_src_mux_b|Mux15~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~30_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~30 .lut_mask = 16'h0C0A;
defparam \exec|a|Mux30~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N20
cycloneive_lcell_comb \exec|data_register[13]~124 (
// Equation(s):
// \exec|data_register[13]~124_combout  = ((!\exec|alu_src_mux_b|Mux13~0_combout  & ((!\control|op_alu [0]) # (!\exec|alu_src_mux_a|Mux0~1_combout )))) # (!\control|op_alu [1])

	.dataa(\exec|alu_src_mux_a|Mux0~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datac(\control|op_alu [1]),
	.datad(\control|op_alu [0]),
	.cin(gnd),
	.combout(\exec|data_register[13]~124_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register[13]~124 .lut_mask = 16'h1F3F;
defparam \exec|data_register[13]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
cycloneive_lcell_comb \exec|data_register[13]~100 (
// Equation(s):
// \exec|data_register[13]~100_combout  = (\control|op_alu [1] & ((\exec|alu_src_mux_b|Mux14~0_combout ) # ((!\control|op_alu [0]) # (!\exec|alu_src_mux_a|Mux0~1_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux0~1_combout ),
	.datac(\control|op_alu [1]),
	.datad(\control|op_alu [0]),
	.cin(gnd),
	.combout(\exec|data_register[13]~100_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register[13]~100 .lut_mask = 16'hB0F0;
defparam \exec|data_register[13]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux8~0 (
// Equation(s):
// \exec|alu_src_mux_a|Mux8~0_combout  = (\control|op_alu_src_a [1] & (\fetch_mem_access|program_counter_pre [7])) # (!\control|op_alu_src_a [1] & ((\decode|br [7])))

	.dataa(\control|op_alu_src_a [1]),
	.datab(gnd),
	.datac(\fetch_mem_access|program_counter_pre [7]),
	.datad(\decode|br [7]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux8~0 .lut_mask = 16'hF5A0;
defparam \exec|alu_src_mux_a|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux6~0 (
// Equation(s):
// \exec|alu_src_mux_a|Mux6~0_combout  = (\control|op_alu_src_a [1] & ((\fetch_mem_access|program_counter_pre [9]))) # (!\control|op_alu_src_a [1] & (\decode|br [9]))

	.dataa(gnd),
	.datab(\control|op_alu_src_a [1]),
	.datac(\decode|br [9]),
	.datad(\fetch_mem_access|program_counter_pre [9]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux6~0 .lut_mask = 16'hFC30;
defparam \exec|alu_src_mux_a|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneive_lcell_comb \exec|a|Mux30~14 (
// Equation(s):
// \exec|a|Mux30~14_combout  = (\exec|alu_src_mux_b|Mux14~0_combout  & (\exec|alu_src_mux_a|Mux8~0_combout )) # (!\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_a|Mux6~0_combout )))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_a|Mux8~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux6~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~14_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~14 .lut_mask = 16'hCFC0;
defparam \exec|a|Mux30~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux5~0 (
// Equation(s):
// \exec|alu_src_mux_a|Mux5~0_combout  = (\control|op_alu_src_a [1] & (\fetch_mem_access|program_counter_pre [10])) # (!\control|op_alu_src_a [1] & ((\decode|br [10])))

	.dataa(\control|op_alu_src_a [1]),
	.datab(gnd),
	.datac(\fetch_mem_access|program_counter_pre [10]),
	.datad(\decode|br [10]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux5~0 .lut_mask = 16'hF5A0;
defparam \exec|alu_src_mux_a|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N30
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux7~0 (
// Equation(s):
// \exec|alu_src_mux_a|Mux7~0_combout  = (\control|op_alu_src_a [1] & ((\fetch_mem_access|program_counter_pre [8]))) # (!\control|op_alu_src_a [1] & (\decode|br [8]))

	.dataa(gnd),
	.datab(\control|op_alu_src_a [1]),
	.datac(\decode|br [8]),
	.datad(\fetch_mem_access|program_counter_pre [8]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux7~0 .lut_mask = 16'hFC30;
defparam \exec|alu_src_mux_a|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneive_lcell_comb \exec|a|Mux2~12 (
// Equation(s):
// \exec|a|Mux2~12_combout  = (\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_a|Mux7~0_combout ))) # (!\exec|alu_src_mux_b|Mux14~0_combout  & (\exec|alu_src_mux_a|Mux5~0_combout ))

	.dataa(\exec|alu_src_mux_a|Mux5~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datac(gnd),
	.datad(\exec|alu_src_mux_a|Mux7~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~12 .lut_mask = 16'hEE22;
defparam \exec|a|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneive_lcell_comb \exec|a|Mux30~22 (
// Equation(s):
// \exec|a|Mux30~22_combout  = (\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|a|Mux30~14_combout )) # (!\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|a|Mux2~12_combout )))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datac(\exec|a|Mux30~14_combout ),
	.datad(\exec|a|Mux2~12_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~22_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~22 .lut_mask = 16'hF3C0;
defparam \exec|a|Mux30~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux4~0 (
// Equation(s):
// \exec|alu_src_mux_a|Mux4~0_combout  = (\control|op_alu_src_a [1] & ((\fetch_mem_access|program_counter_pre [11]))) # (!\control|op_alu_src_a [1] & (\decode|br [11]))

	.dataa(gnd),
	.datab(\decode|br [11]),
	.datac(\control|op_alu_src_a [1]),
	.datad(\fetch_mem_access|program_counter_pre [11]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux4~0 .lut_mask = 16'hFC0C;
defparam \exec|alu_src_mux_a|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N20
cycloneive_lcell_comb \exec|a|Mux2~6 (
// Equation(s):
// \exec|a|Mux2~6_combout  = (\exec|alu_src_mux_b|Mux14~0_combout  & (\exec|alu_src_mux_a|Mux4~0_combout )) # (!\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_a|Mux2~0_combout )))

	.dataa(\exec|alu_src_mux_a|Mux4~0_combout ),
	.datab(gnd),
	.datac(\exec|alu_src_mux_a|Mux2~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~6 .lut_mask = 16'hAAF0;
defparam \exec|a|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneive_lcell_comb \exec|a|Mux2~10 (
// Equation(s):
// \exec|a|Mux2~10_combout  = (\exec|alu_src_mux_b|Mux14~0_combout  & (\exec|alu_src_mux_a|Mux3~0_combout )) # (!\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_a|Mux1~0_combout )))

	.dataa(\exec|alu_src_mux_a|Mux3~0_combout ),
	.datab(gnd),
	.datac(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux1~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~10 .lut_mask = 16'hAFA0;
defparam \exec|a|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneive_lcell_comb \exec|a|Mux30~17 (
// Equation(s):
// \exec|a|Mux30~17_combout  = (\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|a|Mux2~6_combout )) # (!\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|a|Mux2~10_combout )))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datac(\exec|a|Mux2~6_combout ),
	.datad(\exec|a|Mux2~10_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~17_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~17 .lut_mask = 16'hF3C0;
defparam \exec|a|Mux30~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneive_lcell_comb \exec|a|Mux16~4 (
// Equation(s):
// \exec|a|Mux16~4_combout  = (!\control|op_alu_src_a [0] & ((\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|a|Mux30~22_combout )) # (!\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|a|Mux30~17_combout )))))

	.dataa(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datab(\control|op_alu_src_a [0]),
	.datac(\exec|a|Mux30~22_combout ),
	.datad(\exec|a|Mux30~17_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux16~4 .lut_mask = 16'h3120;
defparam \exec|a|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneive_lcell_comb \exec|a|Mux30~13 (
// Equation(s):
// \exec|a|Mux30~13_combout  = (\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|alu_src_mux_a|Mux0~0_combout )) # (!\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_a|Mux1~0_combout )))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_a|Mux0~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux1~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~13_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~13 .lut_mask = 16'hCFC0;
defparam \exec|a|Mux30~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneive_lcell_comb \exec|a|Mux32~40 (
// Equation(s):
// \exec|a|Mux32~40_combout  = (!\exec|alu_src_mux_b|Mux12~0_combout  & (!\control|op_alu_src_a [0] & (!\exec|alu_src_mux_b|Mux14~0_combout  & \exec|a|Mux30~13_combout )))

	.dataa(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datab(\control|op_alu_src_a [0]),
	.datac(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datad(\exec|a|Mux30~13_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~40_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~40 .lut_mask = 16'h0100;
defparam \exec|a|Mux32~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cycloneive_lcell_comb \exec|data_register~111 (
// Equation(s):
// \exec|data_register~111_combout  = (\exec|data_register[13]~124_combout  & ((\exec|data_register[13]~100_combout  & ((\exec|a|Mux32~40_combout ))) # (!\exec|data_register[13]~100_combout  & (\exec|a|Mux16~4_combout )))) # 
// (!\exec|data_register[13]~124_combout  & (!\exec|data_register[13]~100_combout ))

	.dataa(\exec|data_register[13]~124_combout ),
	.datab(\exec|data_register[13]~100_combout ),
	.datac(\exec|a|Mux16~4_combout ),
	.datad(\exec|a|Mux32~40_combout ),
	.cin(gnd),
	.combout(\exec|data_register~111_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~111 .lut_mask = 16'hB931;
defparam \exec|data_register~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
cycloneive_lcell_comb \exec|data_register~112 (
// Equation(s):
// \exec|data_register~112_combout  = (\exec|data_register[13]~99_combout  & ((\exec|data_register~111_combout  & ((\exec|a|Mux30~30_combout ))) # (!\exec|data_register~111_combout  & (!\exec|alu_src_mux_b|Mux15~0_combout )))) # 
// (!\exec|data_register[13]~99_combout  & (((\exec|data_register~111_combout ))))

	.dataa(\exec|data_register[13]~99_combout ),
	.datab(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datac(\exec|a|Mux30~30_combout ),
	.datad(\exec|data_register~111_combout ),
	.cin(gnd),
	.combout(\exec|data_register~112_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~112 .lut_mask = 16'hF522;
defparam \exec|data_register~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
cycloneive_lcell_comb \exec|data_register~113 (
// Equation(s):
// \exec|data_register~113_combout  = (!\control|op_alu [2] & ((\exec|data_register~112_combout ) # ((\exec|data_register[13]~99_combout  & !\exec|a|shift~6_combout ))))

	.dataa(\exec|data_register[13]~99_combout ),
	.datab(\exec|a|shift~6_combout ),
	.datac(\control|op_alu [2]),
	.datad(\exec|data_register~112_combout ),
	.cin(gnd),
	.combout(\exec|data_register~113_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~113 .lut_mask = 16'h0F02;
defparam \exec|data_register~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N30
cycloneive_lcell_comb \exec|data_register~114 (
// Equation(s):
// \exec|data_register~114_combout  = (\exec|data_register[13]~125_combout  & ((\exec|data_register[13]~104_combout ) # ((\exec|data_register~113_combout )))) # (!\exec|data_register[13]~125_combout  & (((\exec|a|Mux16~7_combout )) # 
// (!\exec|data_register[13]~104_combout )))

	.dataa(\exec|data_register[13]~125_combout ),
	.datab(\exec|data_register[13]~104_combout ),
	.datac(\exec|a|Mux16~7_combout ),
	.datad(\exec|data_register~113_combout ),
	.cin(gnd),
	.combout(\exec|data_register~114_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~114 .lut_mask = 16'hFBD9;
defparam \exec|data_register~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneive_lcell_comb \exec|a|Mux30~19 (
// Equation(s):
// \exec|a|Mux30~19_combout  = (\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|alu_src_mux_a|Mux0~0_combout )) # (!\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_a|Mux15~1_combout )))))

	.dataa(\exec|alu_src_mux_a|Mux0~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux15~1_combout ),
	.datac(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux15~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~19_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~19 .lut_mask = 16'hA0C0;
defparam \exec|a|Mux30~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneive_lcell_comb \exec|a|Mux30~20 (
// Equation(s):
// \exec|a|Mux30~20_combout  = (\exec|a|Mux30~18_combout ) # (\exec|a|Mux30~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\exec|a|Mux30~18_combout ),
	.datad(\exec|a|Mux30~19_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~20_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~20 .lut_mask = 16'hFFF0;
defparam \exec|a|Mux30~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N30
cycloneive_lcell_comb \exec|a|Mux16~5 (
// Equation(s):
// \exec|a|Mux16~5_combout  = (!\control|op_alu_src_a [0] & ((\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|a|Mux30~20_combout ))) # (!\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|a|Mux30~21_combout ))))

	.dataa(\control|op_alu_src_a [0]),
	.datab(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datac(\exec|a|Mux30~21_combout ),
	.datad(\exec|a|Mux30~20_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux16~5 .lut_mask = 16'h5410;
defparam \exec|a|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneive_lcell_comb \exec|data_register[2]~31 (
// Equation(s):
// \exec|data_register[2]~31_combout  = (\control|op_alu [2]) # (!\control|op_alu [1])

	.dataa(\control|op_alu [2]),
	.datab(gnd),
	.datac(\control|op_alu [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\exec|data_register[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register[2]~31 .lut_mask = 16'hAFAF;
defparam \exec|data_register[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cycloneive_lcell_comb \exec|data_register[2]~28 (
// Equation(s):
// \exec|data_register[2]~28_combout  = ((\control|op_alu [2] & !\control|op_alu [0])) # (!\control|op_alu [1])

	.dataa(\control|op_alu [2]),
	.datab(gnd),
	.datac(\control|op_alu [1]),
	.datad(\control|op_alu [0]),
	.cin(gnd),
	.combout(\exec|data_register[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register[2]~28 .lut_mask = 16'h0FAF;
defparam \exec|data_register[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N26
cycloneive_lcell_comb \exec|a|Add1~26 (
// Equation(s):
// \exec|a|Add1~26_combout  = (\exec|alu_src_mux_b|Mux2~0_combout  & ((\exec|alu_src_mux_a|Mux2~1_combout  & (!\exec|a|Add1~25 )) # (!\exec|alu_src_mux_a|Mux2~1_combout  & ((\exec|a|Add1~25 ) # (GND))))) # (!\exec|alu_src_mux_b|Mux2~0_combout  & 
// ((\exec|alu_src_mux_a|Mux2~1_combout  & (\exec|a|Add1~25  & VCC)) # (!\exec|alu_src_mux_a|Mux2~1_combout  & (!\exec|a|Add1~25 ))))
// \exec|a|Add1~27  = CARRY((\exec|alu_src_mux_b|Mux2~0_combout  & ((!\exec|a|Add1~25 ) # (!\exec|alu_src_mux_a|Mux2~1_combout ))) # (!\exec|alu_src_mux_b|Mux2~0_combout  & (!\exec|alu_src_mux_a|Mux2~1_combout  & !\exec|a|Add1~25 )))

	.dataa(\exec|alu_src_mux_b|Mux2~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux2~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add1~25 ),
	.combout(\exec|a|Add1~26_combout ),
	.cout(\exec|a|Add1~27 ));
// synopsys translate_off
defparam \exec|a|Add1~26 .lut_mask = 16'h692B;
defparam \exec|a|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cycloneive_lcell_comb \exec|a|Add1~28 (
// Equation(s):
// \exec|a|Add1~28_combout  = ((\exec|alu_src_mux_a|Mux1~1_combout  $ (\exec|alu_src_mux_b|Mux1~0_combout  $ (\exec|a|Add1~27 )))) # (GND)
// \exec|a|Add1~29  = CARRY((\exec|alu_src_mux_a|Mux1~1_combout  & ((!\exec|a|Add1~27 ) # (!\exec|alu_src_mux_b|Mux1~0_combout ))) # (!\exec|alu_src_mux_a|Mux1~1_combout  & (!\exec|alu_src_mux_b|Mux1~0_combout  & !\exec|a|Add1~27 )))

	.dataa(\exec|alu_src_mux_a|Mux1~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\exec|a|Add1~27 ),
	.combout(\exec|a|Add1~28_combout ),
	.cout(\exec|a|Add1~29 ));
// synopsys translate_off
defparam \exec|a|Add1~28 .lut_mask = 16'h962B;
defparam \exec|a|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N14
cycloneive_lcell_comb \exec|data_register[2]~29 (
// Equation(s):
// \exec|data_register[2]~29_combout  = (\control|op_alu [1] & ((\control|op_alu [2]) # (\control|op_alu [0])))

	.dataa(\control|op_alu [2]),
	.datab(gnd),
	.datac(\control|op_alu [1]),
	.datad(\control|op_alu [0]),
	.cin(gnd),
	.combout(\exec|data_register[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register[2]~29 .lut_mask = 16'hF0A0;
defparam \exec|data_register[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N16
cycloneive_lcell_comb \exec|data_register~115 (
// Equation(s):
// \exec|data_register~115_combout  = (\exec|data_register[2]~28_combout  & ((\exec|data_register[2]~29_combout  & (!\exec|alu_src_mux_b|Mux1~0_combout )) # (!\exec|data_register[2]~29_combout  & ((!\exec|a|Add1~28_combout ))))) # 
// (!\exec|data_register[2]~28_combout  & (((\exec|data_register[2]~29_combout ))))

	.dataa(\exec|data_register[2]~28_combout ),
	.datab(\exec|alu_src_mux_b|Mux1~0_combout ),
	.datac(\exec|a|Add1~28_combout ),
	.datad(\exec|data_register[2]~29_combout ),
	.cin(gnd),
	.combout(\exec|data_register~115_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~115 .lut_mask = 16'h770A;
defparam \exec|data_register~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N6
cycloneive_lcell_comb \exec|data_register~116 (
// Equation(s):
// \exec|data_register~116_combout  = (\exec|data_register[2]~31_combout  & (((!\exec|data_register~115_combout )))) # (!\exec|data_register[2]~31_combout  & ((\exec|alu_src_mux_a|Mux1~1_combout  & ((\exec|alu_src_mux_b|Mux1~0_combout ) # 
// (\exec|data_register~115_combout ))) # (!\exec|alu_src_mux_a|Mux1~1_combout  & (\exec|alu_src_mux_b|Mux1~0_combout  & \exec|data_register~115_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux1~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux1~0_combout ),
	.datac(\exec|data_register[2]~31_combout ),
	.datad(\exec|data_register~115_combout ),
	.cin(gnd),
	.combout(\exec|data_register~116_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~116 .lut_mask = 16'h0EF8;
defparam \exec|data_register~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cycloneive_lcell_comb \exec|data_register~117 (
// Equation(s):
// \exec|data_register~117_combout  = (\exec|data_register[13]~125_combout  & (((\exec|a|Mux16~5_combout )) # (!\exec|data_register[13]~104_combout ))) # (!\exec|data_register[13]~125_combout  & ((\exec|data_register[13]~104_combout ) # 
// ((\exec|data_register~116_combout ))))

	.dataa(\exec|data_register[13]~125_combout ),
	.datab(\exec|data_register[13]~104_combout ),
	.datac(\exec|a|Mux16~5_combout ),
	.datad(\exec|data_register~116_combout ),
	.cin(gnd),
	.combout(\exec|data_register~117_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~117 .lut_mask = 16'hF7E6;
defparam \exec|data_register~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
cycloneive_lcell_comb \exec|data_register~119 (
// Equation(s):
// \exec|data_register~119_combout  = (\exec|data_register[2]~14_combout  & (((\exec|data_register~114_combout  & \exec|data_register~117_combout )))) # (!\exec|data_register[2]~14_combout  & (\exec|data_register~118_combout ))

	.dataa(\exec|data_register~118_combout ),
	.datab(\exec|data_register[2]~14_combout ),
	.datac(\exec|data_register~114_combout ),
	.datad(\exec|data_register~117_combout ),
	.cin(gnd),
	.combout(\exec|data_register~119_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~119 .lut_mask = 16'hE222;
defparam \exec|data_register~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneive_lcell_comb \exec|data_register~12 (
// Equation(s):
// \exec|data_register~12_combout  = ((\control|phase_counter [1] & (\control|phase_counter [2] & !\control|phase_counter [0]))) # (!\reset~input_o )

	.dataa(\reset~input_o ),
	.datab(\control|phase_counter [1]),
	.datac(\control|phase_counter [2]),
	.datad(\control|phase_counter [0]),
	.cin(gnd),
	.combout(\exec|data_register~12_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~12 .lut_mask = 16'h55D5;
defparam \exec|data_register~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N9
dffeas \exec|data_register[14] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\exec|data_register~119_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\exec|data_register~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec|data_register [14]),
	.prn(vcc));
// synopsys translate_off
defparam \exec|data_register[14] .is_wysiwyg = "true";
defparam \exec|data_register[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneive_lcell_comb \decode|r0~16 (
// Equation(s):
// \decode|r0~16_combout  = (\reset~input_o  & ((\control|op_res [0] & ((\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [14]))) # (!\control|op_res [0] & (\exec|data_register [14]))))

	.dataa(\reset~input_o ),
	.datab(\control|op_res [0]),
	.datac(\exec|data_register [14]),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\decode|r0~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0~16 .lut_mask = 16'hA820;
defparam \decode|r0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N27
dffeas \decode|r2[14] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r2[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r2[14] .is_wysiwyg = "true";
defparam \decode|r2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N20
cycloneive_lcell_comb \decode|r1[14]~feeder (
// Equation(s):
// \decode|r1[14]~feeder_combout  = \decode|r0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\decode|r0~16_combout ),
	.cin(gnd),
	.combout(\decode|r1[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r1[14]~feeder .lut_mask = 16'hFF00;
defparam \decode|r1[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N21
dffeas \decode|r1[14] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r1[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|r1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r1[14] .is_wysiwyg = "true";
defparam \decode|r1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N12
cycloneive_lcell_comb \decode|r0[14]~feeder (
// Equation(s):
// \decode|r0[14]~feeder_combout  = \decode|r0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\decode|r0~16_combout ),
	.cin(gnd),
	.combout(\decode|r0[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0[14]~feeder .lut_mask = 16'hFF00;
defparam \decode|r0[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N13
dffeas \decode|r0[14] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|r0[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r0[14] .is_wysiwyg = "true";
defparam \decode|r0[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N22
cycloneive_lcell_comb \decode|br~67 (
// Equation(s):
// \decode|br~67_combout  = (\fetch_mem_access|instruction_register [8] & ((\decode|r1 [14]) # ((\fetch_mem_access|instruction_register [9])))) # (!\fetch_mem_access|instruction_register [8] & (((!\fetch_mem_access|instruction_register [9] & \decode|r0 
// [14]))))

	.dataa(\fetch_mem_access|instruction_register [8]),
	.datab(\decode|r1 [14]),
	.datac(\fetch_mem_access|instruction_register [9]),
	.datad(\decode|r0 [14]),
	.cin(gnd),
	.combout(\decode|br~67_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~67 .lut_mask = 16'hADA8;
defparam \decode|br~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N9
dffeas \decode|r3[14] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|r3[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r3[14] .is_wysiwyg = "true";
defparam \decode|r3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneive_lcell_comb \decode|br~68 (
// Equation(s):
// \decode|br~68_combout  = (\decode|br~67_combout  & (((\decode|r3 [14]) # (!\fetch_mem_access|instruction_register [9])))) # (!\decode|br~67_combout  & (\decode|r2 [14] & ((\fetch_mem_access|instruction_register [9]))))

	.dataa(\decode|r2 [14]),
	.datab(\decode|br~67_combout ),
	.datac(\decode|r3 [14]),
	.datad(\fetch_mem_access|instruction_register [9]),
	.cin(gnd),
	.combout(\decode|br~68_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~68 .lut_mask = 16'hE2CC;
defparam \decode|br~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N9
dffeas \decode|r5[14] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r5[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r5 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r5[14] .is_wysiwyg = "true";
defparam \decode|r5[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N23
dffeas \decode|r7[14] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r7[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r7 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r7[14] .is_wysiwyg = "true";
defparam \decode|r7[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N21
dffeas \decode|r6[14] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r6[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r6 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r6[14] .is_wysiwyg = "true";
defparam \decode|r6[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N17
dffeas \decode|r4[14] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r4 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r4[14] .is_wysiwyg = "true";
defparam \decode|r4[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N20
cycloneive_lcell_comb \decode|br~65 (
// Equation(s):
// \decode|br~65_combout  = (\fetch_mem_access|instruction_register [8] & (\fetch_mem_access|instruction_register [9])) # (!\fetch_mem_access|instruction_register [8] & ((\fetch_mem_access|instruction_register [9] & (\decode|r6 [14])) # 
// (!\fetch_mem_access|instruction_register [9] & ((\decode|r4 [14])))))

	.dataa(\fetch_mem_access|instruction_register [8]),
	.datab(\fetch_mem_access|instruction_register [9]),
	.datac(\decode|r6 [14]),
	.datad(\decode|r4 [14]),
	.cin(gnd),
	.combout(\decode|br~65_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~65 .lut_mask = 16'hD9C8;
defparam \decode|br~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneive_lcell_comb \decode|br~66 (
// Equation(s):
// \decode|br~66_combout  = (\fetch_mem_access|instruction_register [8] & ((\decode|br~65_combout  & ((\decode|r7 [14]))) # (!\decode|br~65_combout  & (\decode|r5 [14])))) # (!\fetch_mem_access|instruction_register [8] & (((\decode|br~65_combout ))))

	.dataa(\fetch_mem_access|instruction_register [8]),
	.datab(\decode|r5 [14]),
	.datac(\decode|r7 [14]),
	.datad(\decode|br~65_combout ),
	.cin(gnd),
	.combout(\decode|br~66_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~66 .lut_mask = 16'hF588;
defparam \decode|br~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneive_lcell_comb \decode|br~69 (
// Equation(s):
// \decode|br~69_combout  = (\fetch_mem_access|instruction_register [10] & ((\decode|br~66_combout ))) # (!\fetch_mem_access|instruction_register [10] & (\decode|br~68_combout ))

	.dataa(\decode|br~68_combout ),
	.datab(gnd),
	.datac(\fetch_mem_access|instruction_register [10]),
	.datad(\decode|br~66_combout ),
	.cin(gnd),
	.combout(\decode|br~69_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~69 .lut_mask = 16'hFA0A;
defparam \decode|br~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N25
dffeas \decode|br[14] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|br~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|br [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|br[14] .is_wysiwyg = "true";
defparam \decode|br[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux1~0 (
// Equation(s):
// \exec|alu_src_mux_a|Mux1~0_combout  = (\control|op_alu_src_a [1] & (\fetch_mem_access|program_counter_pre [14])) # (!\control|op_alu_src_a [1] & ((\decode|br [14])))

	.dataa(\control|op_alu_src_a [1]),
	.datab(gnd),
	.datac(\fetch_mem_access|program_counter_pre [14]),
	.datad(\decode|br [14]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux1~0 .lut_mask = 16'hF5A0;
defparam \exec|alu_src_mux_a|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cycloneive_lcell_comb \exec|a|Mux30~16 (
// Equation(s):
// \exec|a|Mux30~16_combout  = (!\control|op_alu_src_a [0] & ((\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_a|Mux1~0_combout ))) # (!\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|alu_src_mux_a|Mux2~0_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux2~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux1~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datad(\control|op_alu_src_a [0]),
	.cin(gnd),
	.combout(\exec|a|Mux30~16_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~16 .lut_mask = 16'h00CA;
defparam \exec|a|Mux30~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneive_lcell_comb \exec|a|Mux30~5 (
// Equation(s):
// \exec|a|Mux30~5_combout  = (\exec|alu_src_mux_b|Mux14~0_combout  & (\exec|alu_src_mux_a|Mux9~0_combout )) # (!\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_a|Mux7~0_combout )))

	.dataa(\exec|alu_src_mux_a|Mux9~0_combout ),
	.datab(gnd),
	.datac(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux7~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~5 .lut_mask = 16'hAFA0;
defparam \exec|a|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneive_lcell_comb \exec|a|Mux2~5 (
// Equation(s):
// \exec|a|Mux2~5_combout  = (\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|a|Mux30~5_combout ))) # (!\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|a|Mux30~14_combout ))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datac(\exec|a|Mux30~14_combout ),
	.datad(\exec|a|Mux30~5_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~5 .lut_mask = 16'hFC30;
defparam \exec|a|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N8
cycloneive_lcell_comb \exec|a|Mux30~8 (
// Equation(s):
// \exec|a|Mux30~8_combout  = (\exec|alu_src_mux_b|Mux14~0_combout  & (\exec|alu_src_mux_a|Mux5~0_combout )) # (!\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_a|Mux3~0_combout )))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_a|Mux5~0_combout ),
	.datac(\exec|alu_src_mux_a|Mux3~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~8 .lut_mask = 16'hCCF0;
defparam \exec|a|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N10
cycloneive_lcell_comb \exec|a|Mux2~7 (
// Equation(s):
// \exec|a|Mux2~7_combout  = (\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|a|Mux30~8_combout )) # (!\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|a|Mux2~6_combout )))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datac(\exec|a|Mux30~8_combout ),
	.datad(\exec|a|Mux2~6_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~7 .lut_mask = 16'hF3C0;
defparam \exec|a|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cycloneive_lcell_comb \exec|a|Mux2~18 (
// Equation(s):
// \exec|a|Mux2~18_combout  = (!\control|op_alu_src_a [0] & ((\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|a|Mux2~5_combout )) # (!\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|a|Mux2~7_combout )))))

	.dataa(\control|op_alu_src_a [0]),
	.datab(\exec|a|Mux2~5_combout ),
	.datac(\exec|a|Mux2~7_combout ),
	.datad(\exec|alu_src_mux_b|Mux13~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~18_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~18 .lut_mask = 16'h4450;
defparam \exec|a|Mux2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N18
cycloneive_lcell_comb \exec|data_register~101 (
// Equation(s):
// \exec|data_register~101_combout  = (\exec|data_register[13]~100_combout  & (\exec|data_register[13]~124_combout  & (\exec|a|Mux33~2_combout ))) # (!\exec|data_register[13]~100_combout  & (((\exec|a|Mux2~18_combout )) # 
// (!\exec|data_register[13]~124_combout )))

	.dataa(\exec|data_register[13]~100_combout ),
	.datab(\exec|data_register[13]~124_combout ),
	.datac(\exec|a|Mux33~2_combout ),
	.datad(\exec|a|Mux2~18_combout ),
	.cin(gnd),
	.combout(\exec|data_register~101_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~101 .lut_mask = 16'hD591;
defparam \exec|data_register~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N8
cycloneive_lcell_comb \exec|data_register~102 (
// Equation(s):
// \exec|data_register~102_combout  = (\exec|data_register[13]~99_combout  & ((\exec|data_register~101_combout  & ((\exec|a|Mux30~16_combout ))) # (!\exec|data_register~101_combout  & (!\exec|alu_src_mux_b|Mux15~0_combout )))) # 
// (!\exec|data_register[13]~99_combout  & (((\exec|data_register~101_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datab(\exec|data_register[13]~99_combout ),
	.datac(\exec|a|Mux30~16_combout ),
	.datad(\exec|data_register~101_combout ),
	.cin(gnd),
	.combout(\exec|data_register~102_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~102 .lut_mask = 16'hF344;
defparam \exec|data_register~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N24
cycloneive_lcell_comb \exec|data_register~103 (
// Equation(s):
// \exec|data_register~103_combout  = (!\control|op_alu [2] & ((\exec|data_register~102_combout ) # ((\exec|data_register[13]~99_combout  & !\exec|a|shift~6_combout ))))

	.dataa(\exec|data_register[13]~99_combout ),
	.datab(\exec|a|shift~6_combout ),
	.datac(\control|op_alu [2]),
	.datad(\exec|data_register~102_combout ),
	.cin(gnd),
	.combout(\exec|data_register~103_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~103 .lut_mask = 16'h0F02;
defparam \exec|data_register~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
cycloneive_lcell_comb \exec|data_register~105 (
// Equation(s):
// \exec|data_register~105_combout  = (\exec|data_register[13]~125_combout  & ((\exec|data_register[13]~104_combout ) # ((\exec|data_register~103_combout )))) # (!\exec|data_register[13]~125_combout  & (((\exec|a|Mux2~21_combout )) # 
// (!\exec|data_register[13]~104_combout )))

	.dataa(\exec|data_register[13]~125_combout ),
	.datab(\exec|data_register[13]~104_combout ),
	.datac(\exec|a|Mux2~21_combout ),
	.datad(\exec|data_register~103_combout ),
	.cin(gnd),
	.combout(\exec|data_register~105_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~105 .lut_mask = 16'hFBD9;
defparam \exec|data_register~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
cycloneive_lcell_comb \exec|a|Mux2~8 (
// Equation(s):
// \exec|a|Mux2~8_combout  = (\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_a|Mux1~0_combout ))) # (!\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|alu_src_mux_a|Mux0~0_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datac(\exec|alu_src_mux_a|Mux0~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux1~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~8 .lut_mask = 16'hA820;
defparam \exec|a|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
cycloneive_lcell_comb \exec|a|Mux2~9 (
// Equation(s):
// \exec|a|Mux2~9_combout  = (\exec|a|Mux2~8_combout ) # ((!\exec|alu_src_mux_b|Mux14~0_combout  & \exec|a|Mux30~15_combout ))

	.dataa(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datab(gnd),
	.datac(\exec|a|Mux2~8_combout ),
	.datad(\exec|a|Mux30~15_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~9 .lut_mask = 16'hF5F0;
defparam \exec|a|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N14
cycloneive_lcell_comb \exec|a|Mux2~19 (
// Equation(s):
// \exec|a|Mux2~19_combout  = (!\control|op_alu_src_a [0] & ((\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|a|Mux2~9_combout ))) # (!\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|a|Mux2~4_combout ))))

	.dataa(\exec|a|Mux2~4_combout ),
	.datab(\control|op_alu_src_a [0]),
	.datac(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datad(\exec|a|Mux2~9_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~19_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~19 .lut_mask = 16'h3202;
defparam \exec|a|Mux2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cycloneive_lcell_comb \exec|data_register~106 (
// Equation(s):
// \exec|data_register~106_combout  = (\exec|data_register[2]~29_combout  & (((!\exec|alu_src_mux_b|Mux2~0_combout )) # (!\exec|data_register[2]~28_combout ))) # (!\exec|data_register[2]~29_combout  & (\exec|data_register[2]~28_combout  & 
// (!\exec|a|Add1~26_combout )))

	.dataa(\exec|data_register[2]~29_combout ),
	.datab(\exec|data_register[2]~28_combout ),
	.datac(\exec|a|Add1~26_combout ),
	.datad(\exec|alu_src_mux_b|Mux2~0_combout ),
	.cin(gnd),
	.combout(\exec|data_register~106_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~106 .lut_mask = 16'h26AE;
defparam \exec|data_register~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N16
cycloneive_lcell_comb \exec|data_register~107 (
// Equation(s):
// \exec|data_register~107_combout  = (\exec|data_register[2]~31_combout  & (((!\exec|data_register~106_combout )))) # (!\exec|data_register[2]~31_combout  & ((\exec|alu_src_mux_b|Mux2~0_combout  & ((\exec|alu_src_mux_a|Mux2~1_combout ) # 
// (\exec|data_register~106_combout ))) # (!\exec|alu_src_mux_b|Mux2~0_combout  & (\exec|alu_src_mux_a|Mux2~1_combout  & \exec|data_register~106_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux2~0_combout ),
	.datab(\exec|data_register[2]~31_combout ),
	.datac(\exec|alu_src_mux_a|Mux2~1_combout ),
	.datad(\exec|data_register~106_combout ),
	.cin(gnd),
	.combout(\exec|data_register~107_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~107 .lut_mask = 16'h32EC;
defparam \exec|data_register~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
cycloneive_lcell_comb \exec|data_register~108 (
// Equation(s):
// \exec|data_register~108_combout  = (\exec|data_register[13]~125_combout  & (((\exec|a|Mux2~19_combout )) # (!\exec|data_register[13]~104_combout ))) # (!\exec|data_register[13]~125_combout  & ((\exec|data_register[13]~104_combout ) # 
// ((\exec|data_register~107_combout ))))

	.dataa(\exec|data_register[13]~125_combout ),
	.datab(\exec|data_register[13]~104_combout ),
	.datac(\exec|a|Mux2~19_combout ),
	.datad(\exec|data_register~107_combout ),
	.cin(gnd),
	.combout(\exec|data_register~108_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~108 .lut_mask = 16'hF7E6;
defparam \exec|data_register~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
cycloneive_lcell_comb \exec|data_register~110 (
// Equation(s):
// \exec|data_register~110_combout  = (\exec|data_register[2]~14_combout  & (((\exec|data_register~105_combout  & \exec|data_register~108_combout )))) # (!\exec|data_register[2]~14_combout  & (\exec|data_register~109_combout ))

	.dataa(\exec|data_register~109_combout ),
	.datab(\exec|data_register[2]~14_combout ),
	.datac(\exec|data_register~105_combout ),
	.datad(\exec|data_register~108_combout ),
	.cin(gnd),
	.combout(\exec|data_register~110_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~110 .lut_mask = 16'hE222;
defparam \exec|data_register~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N19
dffeas \exec|data_register[13] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\exec|data_register~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\exec|data_register~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec|data_register [13]),
	.prn(vcc));
// synopsys translate_off
defparam \exec|data_register[13] .is_wysiwyg = "true";
defparam \exec|data_register[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cycloneive_lcell_comb \decode|r0~15 (
// Equation(s):
// \decode|r0~15_combout  = (\reset~input_o  & ((\control|op_res [0] & ((\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [13]))) # (!\control|op_res [0] & (\exec|data_register [13]))))

	.dataa(\exec|data_register [13]),
	.datab(\reset~input_o ),
	.datac(\control|op_res [0]),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\decode|r0~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0~15 .lut_mask = 16'hC808;
defparam \decode|r0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N3
dffeas \decode|r2[13] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r2[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r2[13] .is_wysiwyg = "true";
defparam \decode|r2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N4
cycloneive_lcell_comb \decode|br~72 (
// Equation(s):
// \decode|br~72_combout  = (\fetch_mem_access|instruction_register [8] & ((\fetch_mem_access|instruction_register [9]) # ((\decode|r1 [13])))) # (!\fetch_mem_access|instruction_register [8] & (!\fetch_mem_access|instruction_register [9] & ((\decode|r0 
// [13]))))

	.dataa(\fetch_mem_access|instruction_register [8]),
	.datab(\fetch_mem_access|instruction_register [9]),
	.datac(\decode|r1 [13]),
	.datad(\decode|r0 [13]),
	.cin(gnd),
	.combout(\decode|br~72_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~72 .lut_mask = 16'hB9A8;
defparam \decode|br~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneive_lcell_comb \decode|br~73 (
// Equation(s):
// \decode|br~73_combout  = (\fetch_mem_access|instruction_register [9] & ((\decode|br~72_combout  & ((\decode|r3 [13]))) # (!\decode|br~72_combout  & (\decode|r2 [13])))) # (!\fetch_mem_access|instruction_register [9] & (((\decode|br~72_combout ))))

	.dataa(\fetch_mem_access|instruction_register [9]),
	.datab(\decode|r2 [13]),
	.datac(\decode|br~72_combout ),
	.datad(\decode|r3 [13]),
	.cin(gnd),
	.combout(\decode|br~73_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~73 .lut_mask = 16'hF858;
defparam \decode|br~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N26
cycloneive_lcell_comb \decode|br~70 (
// Equation(s):
// \decode|br~70_combout  = (\fetch_mem_access|instruction_register [8] & (\fetch_mem_access|instruction_register [9])) # (!\fetch_mem_access|instruction_register [8] & ((\fetch_mem_access|instruction_register [9] & (\decode|r6 [13])) # 
// (!\fetch_mem_access|instruction_register [9] & ((\decode|r4 [13])))))

	.dataa(\fetch_mem_access|instruction_register [8]),
	.datab(\fetch_mem_access|instruction_register [9]),
	.datac(\decode|r6 [13]),
	.datad(\decode|r4 [13]),
	.cin(gnd),
	.combout(\decode|br~70_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~70 .lut_mask = 16'hD9C8;
defparam \decode|br~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneive_lcell_comb \decode|br~71 (
// Equation(s):
// \decode|br~71_combout  = (\decode|br~70_combout  & (((\decode|r7 [13]) # (!\fetch_mem_access|instruction_register [8])))) # (!\decode|br~70_combout  & (\decode|r5 [13] & ((\fetch_mem_access|instruction_register [8]))))

	.dataa(\decode|br~70_combout ),
	.datab(\decode|r5 [13]),
	.datac(\decode|r7 [13]),
	.datad(\fetch_mem_access|instruction_register [8]),
	.cin(gnd),
	.combout(\decode|br~71_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~71 .lut_mask = 16'hE4AA;
defparam \decode|br~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneive_lcell_comb \decode|br~74 (
// Equation(s):
// \decode|br~74_combout  = (\fetch_mem_access|instruction_register [10] & ((\decode|br~71_combout ))) # (!\fetch_mem_access|instruction_register [10] & (\decode|br~73_combout ))

	.dataa(\decode|br~73_combout ),
	.datab(\decode|br~71_combout ),
	.datac(\fetch_mem_access|instruction_register [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|br~74_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~74 .lut_mask = 16'hCACA;
defparam \decode|br~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N3
dffeas \decode|br[13] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|br~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|br [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|br[13] .is_wysiwyg = "true";
defparam \decode|br[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux2~0 (
// Equation(s):
// \exec|alu_src_mux_a|Mux2~0_combout  = (\control|op_alu_src_a [1] & (\fetch_mem_access|program_counter_pre [13])) # (!\control|op_alu_src_a [1] & ((\decode|br [13])))

	.dataa(\control|op_alu_src_a [1]),
	.datab(gnd),
	.datac(\fetch_mem_access|program_counter_pre [13]),
	.datad(\decode|br [13]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux2~0 .lut_mask = 16'hF5A0;
defparam \exec|alu_src_mux_a|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneive_lcell_comb \exec|a|Mux32~2 (
// Equation(s):
// \exec|a|Mux32~2_combout  = (!\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_a|Mux2~0_combout ))) # (!\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|alu_src_mux_a|Mux3~0_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux3~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux2~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~2 .lut_mask = 16'h00CA;
defparam \exec|a|Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneive_lcell_comb \exec|a|Mux32~3 (
// Equation(s):
// \exec|a|Mux32~3_combout  = (\exec|a|Mux32~2_combout ) # ((\exec|alu_src_mux_b|Mux14~0_combout  & \exec|a|Mux30~13_combout ))

	.dataa(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datab(gnd),
	.datac(\exec|a|Mux32~2_combout ),
	.datad(\exec|a|Mux30~13_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~3 .lut_mask = 16'hFAF0;
defparam \exec|a|Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cycloneive_lcell_comb \exec|a|Mux34~4 (
// Equation(s):
// \exec|a|Mux34~4_combout  = (!\control|op_alu_src_a [0] & (!\exec|alu_src_mux_b|Mux12~0_combout  & (!\exec|alu_src_mux_b|Mux13~0_combout  & \exec|a|Mux32~3_combout )))

	.dataa(\control|op_alu_src_a [0]),
	.datab(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datad(\exec|a|Mux32~3_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux34~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux34~4 .lut_mask = 16'h0100;
defparam \exec|a|Mux34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneive_lcell_comb \exec|a|shift~22 (
// Equation(s):
// \exec|a|shift~22_combout  = (!\exec|a|Mux32~20_combout  & ((\exec|a|Mux32~2_combout ) # ((\exec|alu_src_mux_a|Mux0~0_combout  & \exec|alu_src_mux_b|Mux14~0_combout ))))

	.dataa(\exec|a|Mux32~2_combout ),
	.datab(\exec|alu_src_mux_a|Mux0~0_combout ),
	.datac(\exec|a|Mux32~20_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~0_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~22_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~22 .lut_mask = 16'h0E0A;
defparam \exec|a|shift~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneive_lcell_comb \exec|a|shift~23 (
// Equation(s):
// \exec|a|shift~23_combout  = (\exec|alu_src_mux_a|Mux0~1_combout  & ((\exec|a|shift~22_combout ) # ((!\exec|a|shift~6_combout )))) # (!\exec|alu_src_mux_a|Mux0~1_combout  & (((\exec|a|Mux34~4_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux0~1_combout ),
	.datab(\exec|a|shift~22_combout ),
	.datac(\exec|a|shift~6_combout ),
	.datad(\exec|a|Mux34~4_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~23_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~23 .lut_mask = 16'hDF8A;
defparam \exec|a|shift~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneive_lcell_comb \exec|a|Mux2~0 (
// Equation(s):
// \exec|a|Mux2~0_combout  = (\exec|alu_src_mux_b|Mux14~0_combout  & (\exec|alu_src_mux_a|Mux10~0_combout )) # (!\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_a|Mux8~0_combout )))

	.dataa(\exec|alu_src_mux_a|Mux10~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datac(\exec|alu_src_mux_a|Mux8~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exec|a|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~0 .lut_mask = 16'hB8B8;
defparam \exec|a|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneive_lcell_comb \exec|a|Mux30~6 (
// Equation(s):
// \exec|a|Mux30~6_combout  = (\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|a|Mux2~0_combout )) # (!\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|a|Mux30~5_combout )))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datac(\exec|a|Mux2~0_combout ),
	.datad(\exec|a|Mux30~5_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~6 .lut_mask = 16'hF3C0;
defparam \exec|a|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneive_lcell_comb \exec|a|Mux2~2 (
// Equation(s):
// \exec|a|Mux2~2_combout  = (\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_a|Mux2~0_combout ))) # (!\exec|alu_src_mux_b|Mux14~0_combout  & (\exec|alu_src_mux_a|Mux0~0_combout ))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_a|Mux0~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux2~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~2 .lut_mask = 16'hFC0C;
defparam \exec|a|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneive_lcell_comb \exec|a|Mux30~10 (
// Equation(s):
// \exec|a|Mux30~10_combout  = (!\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_a|Mux1~0_combout ))) # (!\exec|alu_src_mux_b|Mux14~0_combout  & (\exec|alu_src_mux_a|Mux15~1_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux15~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux1~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~10_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~10 .lut_mask = 16'h3202;
defparam \exec|a|Mux30~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneive_lcell_comb \exec|a|Mux30~11 (
// Equation(s):
// \exec|a|Mux30~11_combout  = (\exec|a|Mux30~10_combout ) # ((\exec|alu_src_mux_b|Mux15~0_combout  & \exec|a|Mux2~2_combout ))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datac(\exec|a|Mux2~2_combout ),
	.datad(\exec|a|Mux30~10_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~11_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~11 .lut_mask = 16'hFFC0;
defparam \exec|a|Mux30~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneive_lcell_comb \exec|a|Mux18~1 (
// Equation(s):
// \exec|a|Mux18~1_combout  = (\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|alu_src_mux_b|Mux12~0_combout  & ((\exec|a|Mux30~11_combout ))) # (!\exec|alu_src_mux_b|Mux12~0_combout  & (\exec|a|Mux30~6_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datab(\exec|a|Mux30~6_combout ),
	.datac(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datad(\exec|a|Mux30~11_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux18~1 .lut_mask = 16'hA808;
defparam \exec|a|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N28
cycloneive_lcell_comb \exec|a|Mux30~2 (
// Equation(s):
// \exec|a|Mux30~2_combout  = (\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_b|Mux14~0_combout  & (\exec|alu_src_mux_a|Mux14~0_combout )) # (!\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_a|Mux12~0_combout )))))

	.dataa(\exec|alu_src_mux_a|Mux14~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux12~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux15~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~2 .lut_mask = 16'hAC00;
defparam \exec|a|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cycloneive_lcell_comb \exec|a|Mux30~4 (
// Equation(s):
// \exec|a|Mux30~4_combout  = (\exec|a|Mux30~2_combout ) # ((!\exec|alu_src_mux_b|Mux15~0_combout  & \exec|a|Mux30~3_combout ))

	.dataa(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datab(gnd),
	.datac(\exec|a|Mux30~3_combout ),
	.datad(\exec|a|Mux30~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~4 .lut_mask = 16'hFF50;
defparam \exec|a|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneive_lcell_comb \exec|a|Mux2~1 (
// Equation(s):
// \exec|a|Mux2~1_combout  = (\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_a|Mux6~0_combout ))) # (!\exec|alu_src_mux_b|Mux14~0_combout  & (\exec|alu_src_mux_a|Mux4~0_combout ))

	.dataa(\exec|alu_src_mux_a|Mux4~0_combout ),
	.datab(gnd),
	.datac(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux6~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~1 .lut_mask = 16'hFA0A;
defparam \exec|a|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneive_lcell_comb \exec|a|Mux30~9 (
// Equation(s):
// \exec|a|Mux30~9_combout  = (\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|a|Mux2~1_combout )) # (!\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|a|Mux30~8_combout )))

	.dataa(gnd),
	.datab(\exec|a|Mux2~1_combout ),
	.datac(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datad(\exec|a|Mux30~8_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~9 .lut_mask = 16'hCFC0;
defparam \exec|a|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneive_lcell_comb \exec|a|Mux18~0 (
// Equation(s):
// \exec|a|Mux18~0_combout  = (!\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|alu_src_mux_b|Mux12~0_combout  & (\exec|a|Mux30~4_combout )) # (!\exec|alu_src_mux_b|Mux12~0_combout  & ((\exec|a|Mux30~9_combout )))))

	.dataa(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datac(\exec|a|Mux30~4_combout ),
	.datad(\exec|a|Mux30~9_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux18~0 .lut_mask = 16'h3120;
defparam \exec|a|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneive_lcell_comb \exec|a|Mux18~2 (
// Equation(s):
// \exec|a|Mux18~2_combout  = (!\control|op_alu_src_a [0] & ((\exec|a|Mux18~1_combout ) # (\exec|a|Mux18~0_combout )))

	.dataa(gnd),
	.datab(\exec|a|Mux18~1_combout ),
	.datac(\control|op_alu_src_a [0]),
	.datad(\exec|a|Mux18~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux18~2 .lut_mask = 16'h0F0C;
defparam \exec|a|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneive_lcell_comb \exec|a|Mux32~37 (
// Equation(s):
// \exec|a|Mux32~37_combout  = (\control|op_alu_src_a [0]) # ((\exec|alu_src_mux_b|Mux15~0_combout ) # (\exec|alu_src_mux_b|Mux14~0_combout ))

	.dataa(gnd),
	.datab(\control|op_alu_src_a [0]),
	.datac(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~37_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~37 .lut_mask = 16'hFFFC;
defparam \exec|a|Mux32~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneive_lcell_comb \exec|a|Mux3~1 (
// Equation(s):
// \exec|a|Mux3~1_combout  = (\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|alu_src_mux_b|Mux12~0_combout  & ((!\exec|a|Mux32~37_combout ))) # (!\exec|alu_src_mux_b|Mux12~0_combout  & (!\control|op_alu_src_a [0])))) # (!\exec|alu_src_mux_b|Mux13~0_combout  
// & (!\control|op_alu_src_a [0]))

	.dataa(\control|op_alu_src_a [0]),
	.datab(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datad(\exec|a|Mux32~37_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux3~1 .lut_mask = 16'h15D5;
defparam \exec|a|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneive_lcell_comb \exec|a|Mux3~0 (
// Equation(s):
// \exec|a|Mux3~0_combout  = (\exec|alu_src_mux_b|Mux12~0_combout  & (\exec|alu_src_mux_a|Mux15~1_combout )) # (!\exec|alu_src_mux_b|Mux12~0_combout  & ((\exec|a|Mux30~6_combout )))

	.dataa(\exec|alu_src_mux_a|Mux15~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datac(gnd),
	.datad(\exec|a|Mux30~6_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux3~0 .lut_mask = 16'hBB88;
defparam \exec|a|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneive_lcell_comb \exec|a|Mux3~2 (
// Equation(s):
// \exec|a|Mux3~2_combout  = (\exec|a|Mux3~1_combout  & ((\exec|a|Mux18~0_combout ) # ((\exec|alu_src_mux_b|Mux13~0_combout  & \exec|a|Mux3~0_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datab(\exec|a|Mux3~1_combout ),
	.datac(\exec|a|Mux3~0_combout ),
	.datad(\exec|a|Mux18~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux3~2 .lut_mask = 16'hCC80;
defparam \exec|a|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneive_lcell_comb \exec|a|Mux68~7 (
// Equation(s):
// \exec|a|Mux68~7_combout  = (\control|op_alu [0] & ((\control|op_alu [1]) # ((\exec|a|Mux18~2_combout )))) # (!\control|op_alu [0] & (!\control|op_alu [1] & ((\exec|a|Mux3~2_combout ))))

	.dataa(\control|op_alu [0]),
	.datab(\control|op_alu [1]),
	.datac(\exec|a|Mux18~2_combout ),
	.datad(\exec|a|Mux3~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux68~7_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux68~7 .lut_mask = 16'hB9A8;
defparam \exec|a|Mux68~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneive_lcell_comb \exec|a|Mux68~8 (
// Equation(s):
// \exec|a|Mux68~8_combout  = (\control|op_alu [1] & ((\exec|a|Mux68~7_combout  & ((\exec|a|shift~23_combout ))) # (!\exec|a|Mux68~7_combout  & (\exec|a|Mux34~4_combout )))) # (!\control|op_alu [1] & (((\exec|a|Mux68~7_combout ))))

	.dataa(\exec|a|Mux34~4_combout ),
	.datab(\control|op_alu [1]),
	.datac(\exec|a|shift~23_combout ),
	.datad(\exec|a|Mux68~7_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux68~8_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux68~8 .lut_mask = 16'hF388;
defparam \exec|a|Mux68~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cycloneive_lcell_comb \exec|a|Mux68~9 (
// Equation(s):
// \exec|a|Mux68~9_combout  = (\exec|a|Mux68~6_combout ) # ((!\control|op_alu [2] & (\control|op_alu [3] & \exec|a|Mux68~8_combout )))

	.dataa(\control|op_alu [2]),
	.datab(\control|op_alu [3]),
	.datac(\exec|a|Mux68~6_combout ),
	.datad(\exec|a|Mux68~8_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux68~9_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux68~9 .lut_mask = 16'hF4F0;
defparam \exec|a|Mux68~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N15
dffeas \exec|data_register[12] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\exec|a|Mux68~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\exec|data_register~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec|data_register [12]),
	.prn(vcc));
// synopsys translate_off
defparam \exec|data_register[12] .is_wysiwyg = "true";
defparam \exec|data_register[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \fetch_mem_access|program_counter~25 (
// Equation(s):
// \fetch_mem_access|program_counter~25_combout  = (\control|op_res [0] & ((\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [12]))) # (!\control|op_res [0] & (\exec|data_register [12]))

	.dataa(\exec|data_register [12]),
	.datab(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [12]),
	.datac(\control|op_res [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\fetch_mem_access|program_counter~25_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|program_counter~25 .lut_mask = 16'hCACA;
defparam \fetch_mem_access|program_counter~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneive_lcell_comb \fetch_mem_access|program_counter~26 (
// Equation(s):
// \fetch_mem_access|program_counter~26_combout  = (\control|op_branch~combout  & ((\fetch_mem_access|program_counter~25_combout ))) # (!\control|op_branch~combout  & (\fetch_mem_access|program_counter_pre [12]))

	.dataa(\fetch_mem_access|program_counter_pre [12]),
	.datab(gnd),
	.datac(\fetch_mem_access|program_counter~25_combout ),
	.datad(\control|op_branch~combout ),
	.cin(gnd),
	.combout(\fetch_mem_access|program_counter~26_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|program_counter~26 .lut_mask = 16'hF0AA;
defparam \fetch_mem_access|program_counter~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N27
dffeas \fetch_mem_access|program_counter[12] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|program_counter~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\fetch_mem_access|program_counter[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|program_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|program_counter[12] .is_wysiwyg = "true";
defparam \fetch_mem_access|program_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N26
cycloneive_lcell_comb \fetch_mem_access|program_counter_pre[13]~42 (
// Equation(s):
// \fetch_mem_access|program_counter_pre[13]~42_combout  = (\fetch_mem_access|program_counter [13] & (!\fetch_mem_access|program_counter_pre[12]~41 )) # (!\fetch_mem_access|program_counter [13] & ((\fetch_mem_access|program_counter_pre[12]~41 ) # (GND)))
// \fetch_mem_access|program_counter_pre[13]~43  = CARRY((!\fetch_mem_access|program_counter_pre[12]~41 ) # (!\fetch_mem_access|program_counter [13]))

	.dataa(gnd),
	.datab(\fetch_mem_access|program_counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_mem_access|program_counter_pre[12]~41 ),
	.combout(\fetch_mem_access|program_counter_pre[13]~42_combout ),
	.cout(\fetch_mem_access|program_counter_pre[13]~43 ));
// synopsys translate_off
defparam \fetch_mem_access|program_counter_pre[13]~42 .lut_mask = 16'h3C3F;
defparam \fetch_mem_access|program_counter_pre[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y15_N27
dffeas \fetch_mem_access|program_counter_pre[13] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|program_counter_pre[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\fetch_mem_access|instruction_register[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|program_counter_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|program_counter_pre[13] .is_wysiwyg = "true";
defparam \fetch_mem_access|program_counter_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb \fetch_mem_access|program_counter~27 (
// Equation(s):
// \fetch_mem_access|program_counter~27_combout  = (\control|op_branch~combout  & ((\control|op_res [0] & ((\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [13]))) # (!\control|op_res [0] & (\exec|data_register [13]))))

	.dataa(\control|op_res [0]),
	.datab(\exec|data_register [13]),
	.datac(\control|op_branch~combout ),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\fetch_mem_access|program_counter~27_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|program_counter~27 .lut_mask = 16'hE040;
defparam \fetch_mem_access|program_counter~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \fetch_mem_access|program_counter~28 (
// Equation(s):
// \fetch_mem_access|program_counter~28_combout  = (\fetch_mem_access|program_counter~27_combout ) # ((\fetch_mem_access|program_counter_pre [13] & !\control|op_branch~combout ))

	.dataa(gnd),
	.datab(\fetch_mem_access|program_counter_pre [13]),
	.datac(\fetch_mem_access|program_counter~27_combout ),
	.datad(\control|op_branch~combout ),
	.cin(gnd),
	.combout(\fetch_mem_access|program_counter~28_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|program_counter~28 .lut_mask = 16'hF0FC;
defparam \fetch_mem_access|program_counter~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N21
dffeas \fetch_mem_access|program_counter[13] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|program_counter~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\fetch_mem_access|program_counter[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|program_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|program_counter[13] .is_wysiwyg = "true";
defparam \fetch_mem_access|program_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N28
cycloneive_lcell_comb \fetch_mem_access|program_counter_pre[14]~44 (
// Equation(s):
// \fetch_mem_access|program_counter_pre[14]~44_combout  = (\fetch_mem_access|program_counter [14] & (\fetch_mem_access|program_counter_pre[13]~43  $ (GND))) # (!\fetch_mem_access|program_counter [14] & (!\fetch_mem_access|program_counter_pre[13]~43  & VCC))
// \fetch_mem_access|program_counter_pre[14]~45  = CARRY((\fetch_mem_access|program_counter [14] & !\fetch_mem_access|program_counter_pre[13]~43 ))

	.dataa(gnd),
	.datab(\fetch_mem_access|program_counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_mem_access|program_counter_pre[13]~43 ),
	.combout(\fetch_mem_access|program_counter_pre[14]~44_combout ),
	.cout(\fetch_mem_access|program_counter_pre[14]~45 ));
// synopsys translate_off
defparam \fetch_mem_access|program_counter_pre[14]~44 .lut_mask = 16'hC30C;
defparam \fetch_mem_access|program_counter_pre[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y15_N29
dffeas \fetch_mem_access|program_counter_pre[14] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|program_counter_pre[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\fetch_mem_access|instruction_register[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|program_counter_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|program_counter_pre[14] .is_wysiwyg = "true";
defparam \fetch_mem_access|program_counter_pre[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \fetch_mem_access|program_counter~29 (
// Equation(s):
// \fetch_mem_access|program_counter~29_combout  = (\control|op_branch~combout  & ((\control|op_res [0] & ((\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [14]))) # (!\control|op_res [0] & (\exec|data_register [14]))))

	.dataa(\control|op_res [0]),
	.datab(\exec|data_register [14]),
	.datac(\control|op_branch~combout ),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\fetch_mem_access|program_counter~29_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|program_counter~29 .lut_mask = 16'hE040;
defparam \fetch_mem_access|program_counter~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \fetch_mem_access|program_counter~30 (
// Equation(s):
// \fetch_mem_access|program_counter~30_combout  = (\fetch_mem_access|program_counter~29_combout ) # ((\fetch_mem_access|program_counter_pre [14] & !\control|op_branch~combout ))

	.dataa(gnd),
	.datab(\fetch_mem_access|program_counter_pre [14]),
	.datac(\fetch_mem_access|program_counter~29_combout ),
	.datad(\control|op_branch~combout ),
	.cin(gnd),
	.combout(\fetch_mem_access|program_counter~30_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|program_counter~30 .lut_mask = 16'hF0FC;
defparam \fetch_mem_access|program_counter~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N23
dffeas \fetch_mem_access|program_counter[14] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|program_counter~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\fetch_mem_access|program_counter[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|program_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|program_counter[14] .is_wysiwyg = "true";
defparam \fetch_mem_access|program_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N30
cycloneive_lcell_comb \fetch_mem_access|program_counter_pre[15]~46 (
// Equation(s):
// \fetch_mem_access|program_counter_pre[15]~46_combout  = \fetch_mem_access|program_counter_pre[14]~45  $ (\fetch_mem_access|program_counter [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch_mem_access|program_counter [15]),
	.cin(\fetch_mem_access|program_counter_pre[14]~45 ),
	.combout(\fetch_mem_access|program_counter_pre[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|program_counter_pre[15]~46 .lut_mask = 16'h0FF0;
defparam \fetch_mem_access|program_counter_pre[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y15_N31
dffeas \fetch_mem_access|program_counter_pre[15] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|program_counter_pre[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\fetch_mem_access|instruction_register[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|program_counter_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|program_counter_pre[15] .is_wysiwyg = "true";
defparam \fetch_mem_access|program_counter_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux0~0 (
// Equation(s):
// \exec|alu_src_mux_a|Mux0~0_combout  = (\control|op_alu_src_a [1] & ((\fetch_mem_access|program_counter_pre [15]))) # (!\control|op_alu_src_a [1] & (\decode|br [15]))

	.dataa(\control|op_alu_src_a [1]),
	.datab(gnd),
	.datac(\decode|br [15]),
	.datad(\fetch_mem_access|program_counter_pre [15]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux0~0 .lut_mask = 16'hFA50;
defparam \exec|alu_src_mux_a|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneive_lcell_comb \exec|a|Mux32~11 (
// Equation(s):
// \exec|a|Mux32~11_combout  = (\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|alu_src_mux_a|Mux1~0_combout )) # (!\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_a|Mux2~0_combout )))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_a|Mux1~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux2~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~11_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~11 .lut_mask = 16'hCFC0;
defparam \exec|a|Mux32~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneive_lcell_comb \exec|a|Mux32~35 (
// Equation(s):
// \exec|a|Mux32~35_combout  = (!\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_a|Mux3~0_combout ))) # (!\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|alu_src_mux_a|Mux4~0_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux4~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux3~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~35_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~35 .lut_mask = 16'h00CA;
defparam \exec|a|Mux32~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cycloneive_lcell_comb \exec|a|Mux32~39 (
// Equation(s):
// \exec|a|Mux32~39_combout  = (\exec|a|Mux32~35_combout ) # ((\exec|a|Mux32~11_combout  & \exec|alu_src_mux_b|Mux14~0_combout ))

	.dataa(\exec|a|Mux32~11_combout ),
	.datab(gnd),
	.datac(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datad(\exec|a|Mux32~35_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~39_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~39 .lut_mask = 16'hFFA0;
defparam \exec|a|Mux32~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N12
cycloneive_lcell_comb \exec|a|Mux11~0 (
// Equation(s):
// \exec|a|Mux11~0_combout  = (\exec|alu_src_mux_b|Mux12~0_combout ) # ((\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|a|Mux32~37_combout ))) # (!\exec|alu_src_mux_b|Mux13~0_combout  & (\control|op_alu_src_a [0])))

	.dataa(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datab(\control|op_alu_src_a [0]),
	.datac(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datad(\exec|a|Mux32~37_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux11~0 .lut_mask = 16'hFEF4;
defparam \exec|a|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N20
cycloneive_lcell_comb \exec|a|Mux35~1 (
// Equation(s):
// \exec|a|Mux35~1_combout  = (!\exec|a|Mux11~0_combout  & ((\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|alu_src_mux_a|Mux0~0_combout )) # (!\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|a|Mux32~39_combout )))))

	.dataa(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux0~0_combout ),
	.datac(\exec|a|Mux32~39_combout ),
	.datad(\exec|a|Mux11~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux35~1 .lut_mask = 16'h00D8;
defparam \exec|a|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cycloneive_lcell_comb \exec|a|Mux2~14 (
// Equation(s):
// \exec|a|Mux2~14_combout  = (!\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|alu_src_mux_a|Mux13~0_combout )) # (!\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_a|Mux12~0_combout )))))

	.dataa(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux13~0_combout ),
	.datac(\exec|alu_src_mux_a|Mux12~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux15~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~14 .lut_mask = 16'h4450;
defparam \exec|a|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N30
cycloneive_lcell_comb \exec|a|Mux2~15 (
// Equation(s):
// \exec|a|Mux2~15_combout  = (\exec|a|Mux2~14_combout ) # ((\exec|alu_src_mux_b|Mux14~0_combout  & \exec|a|Mux30~15_combout ))

	.dataa(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datab(gnd),
	.datac(\exec|a|Mux2~14_combout ),
	.datad(\exec|a|Mux30~15_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~15 .lut_mask = 16'hFAF0;
defparam \exec|a|Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneive_lcell_comb \exec|a|Mux2~13 (
// Equation(s):
// \exec|a|Mux2~13_combout  = (\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|a|Mux2~10_combout ))) # (!\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|a|Mux2~2_combout ))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datac(\exec|a|Mux2~2_combout ),
	.datad(\exec|a|Mux2~10_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~13 .lut_mask = 16'hFC30;
defparam \exec|a|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneive_lcell_comb \exec|a|Mux19~1 (
// Equation(s):
// \exec|a|Mux19~1_combout  = (\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|a|Mux2~13_combout ))) # (!\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|a|Mux2~15_combout ))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datac(\exec|a|Mux2~15_combout ),
	.datad(\exec|a|Mux2~13_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux19~1 .lut_mask = 16'hFC30;
defparam \exec|a|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneive_lcell_comb \exec|a|Mux2~17 (
// Equation(s):
// \exec|a|Mux2~17_combout  = (\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|a|Mux2~12_combout )) # (!\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|a|Mux2~1_combout )))

	.dataa(gnd),
	.datab(\exec|a|Mux2~12_combout ),
	.datac(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datad(\exec|a|Mux2~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~17_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~17 .lut_mask = 16'hCFC0;
defparam \exec|a|Mux2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneive_lcell_comb \exec|a|Mux2~16 (
// Equation(s):
// \exec|a|Mux2~16_combout  = (\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|a|Mux2~11_combout ))) # (!\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|a|Mux2~0_combout ))

	.dataa(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datab(gnd),
	.datac(\exec|a|Mux2~0_combout ),
	.datad(\exec|a|Mux2~11_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~16_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~16 .lut_mask = 16'hFA50;
defparam \exec|a|Mux2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneive_lcell_comb \exec|a|Mux19~0 (
// Equation(s):
// \exec|a|Mux19~0_combout  = (!\exec|alu_src_mux_b|Mux12~0_combout  & ((\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|a|Mux2~16_combout ))) # (!\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|a|Mux2~17_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datac(\exec|a|Mux2~17_combout ),
	.datad(\exec|a|Mux2~16_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux19~0 .lut_mask = 16'h5410;
defparam \exec|a|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneive_lcell_comb \exec|a|Mux19~2 (
// Equation(s):
// \exec|a|Mux19~2_combout  = (!\control|op_alu_src_a [0] & ((\exec|a|Mux19~0_combout ) # ((\exec|alu_src_mux_b|Mux12~0_combout  & \exec|a|Mux19~1_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datab(\control|op_alu_src_a [0]),
	.datac(\exec|a|Mux19~1_combout ),
	.datad(\exec|a|Mux19~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux19~2 .lut_mask = 16'h3320;
defparam \exec|a|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneive_lcell_comb \exec|a|Mux42~0 (
// Equation(s):
// \exec|a|Mux42~0_combout  = (!\control|op_alu_src_a [0] & ((!\exec|alu_src_mux_b|Mux13~0_combout ) # (!\exec|alu_src_mux_b|Mux12~0_combout )))

	.dataa(gnd),
	.datab(\control|op_alu_src_a [0]),
	.datac(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux13~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux42~0 .lut_mask = 16'h0333;
defparam \exec|a|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneive_lcell_comb \exec|a|Mux4~0 (
// Equation(s):
// \exec|a|Mux4~0_combout  = (\exec|a|Mux42~0_combout  & ((\exec|a|Mux19~0_combout ) # ((\exec|alu_src_mux_b|Mux12~0_combout  & \exec|a|Mux2~15_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datab(\exec|a|Mux42~0_combout ),
	.datac(\exec|a|Mux2~15_combout ),
	.datad(\exec|a|Mux19~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux4~0 .lut_mask = 16'hCC80;
defparam \exec|a|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneive_lcell_comb \exec|a|Mux69~7 (
// Equation(s):
// \exec|a|Mux69~7_combout  = (\control|op_alu [1] & (\control|op_alu [0])) # (!\control|op_alu [1] & ((\control|op_alu [0] & (\exec|a|Mux19~2_combout )) # (!\control|op_alu [0] & ((\exec|a|Mux4~0_combout )))))

	.dataa(\control|op_alu [1]),
	.datab(\control|op_alu [0]),
	.datac(\exec|a|Mux19~2_combout ),
	.datad(\exec|a|Mux4~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux69~7_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux69~7 .lut_mask = 16'hD9C8;
defparam \exec|a|Mux69~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N2
cycloneive_lcell_comb \exec|a|shift~20 (
// Equation(s):
// \exec|a|shift~20_combout  = (!\exec|a|Mux32~20_combout  & ((\exec|a|Mux32~35_combout ) # ((\exec|alu_src_mux_b|Mux14~0_combout  & \exec|alu_src_mux_a|Mux1~0_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux1~0_combout ),
	.datac(\exec|a|Mux32~35_combout ),
	.datad(\exec|a|Mux32~20_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~20_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~20 .lut_mask = 16'h00F8;
defparam \exec|a|shift~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N0
cycloneive_lcell_comb \exec|a|shift~21 (
// Equation(s):
// \exec|a|shift~21_combout  = (\exec|alu_src_mux_a|Mux0~1_combout  & (((\exec|a|shift~20_combout )) # (!\exec|a|shift~6_combout ))) # (!\exec|alu_src_mux_a|Mux0~1_combout  & (((\exec|a|Mux35~1_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux0~1_combout ),
	.datab(\exec|a|shift~6_combout ),
	.datac(\exec|a|shift~20_combout ),
	.datad(\exec|a|Mux35~1_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~21_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~21 .lut_mask = 16'hF7A2;
defparam \exec|a|shift~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N26
cycloneive_lcell_comb \exec|a|Mux69~8 (
// Equation(s):
// \exec|a|Mux69~8_combout  = (\control|op_alu [1] & ((\exec|a|Mux69~7_combout  & ((\exec|a|shift~21_combout ))) # (!\exec|a|Mux69~7_combout  & (\exec|a|Mux35~1_combout )))) # (!\control|op_alu [1] & (((\exec|a|Mux69~7_combout ))))

	.dataa(\exec|a|Mux35~1_combout ),
	.datab(\control|op_alu [1]),
	.datac(\exec|a|Mux69~7_combout ),
	.datad(\exec|a|shift~21_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux69~8_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux69~8 .lut_mask = 16'hF838;
defparam \exec|a|Mux69~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N14
cycloneive_lcell_comb \exec|a|Mux69~2 (
// Equation(s):
// \exec|a|Mux69~2_combout  = (!\control|op_alu [0] & (\exec|alu_src_mux_b|Mux4~0_combout  $ (((!\control|op_alu [1] & \exec|alu_src_mux_a|Mux4~1_combout )))))

	.dataa(\control|op_alu [0]),
	.datab(\control|op_alu [1]),
	.datac(\exec|alu_src_mux_a|Mux4~1_combout ),
	.datad(\exec|alu_src_mux_b|Mux4~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux69~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux69~2 .lut_mask = 16'h4510;
defparam \exec|a|Mux69~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N8
cycloneive_lcell_comb \exec|a|Mux69~3 (
// Equation(s):
// \exec|a|Mux69~3_combout  = (\control|op_alu [2] & ((\exec|a|Mux69~2_combout ) # ((\exec|data_register[2]~13_combout  & \exec|a|Add1~22_combout ))))

	.dataa(\control|op_alu [2]),
	.datab(\exec|data_register[2]~13_combout ),
	.datac(\exec|a|Mux69~2_combout ),
	.datad(\exec|a|Add1~22_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux69~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux69~3 .lut_mask = 16'hA8A0;
defparam \exec|a|Mux69~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N6
cycloneive_lcell_comb \exec|a|Mux69~4 (
// Equation(s):
// \exec|a|Mux69~4_combout  = (\control|op_alu [0] & (((\exec|alu_src_mux_a|Mux4~1_combout ) # (\exec|alu_src_mux_b|Mux4~0_combout )) # (!\control|op_alu [1]))) # (!\control|op_alu [0] & (\control|op_alu [1] & (\exec|alu_src_mux_a|Mux4~1_combout  & 
// \exec|alu_src_mux_b|Mux4~0_combout )))

	.dataa(\control|op_alu [0]),
	.datab(\control|op_alu [1]),
	.datac(\exec|alu_src_mux_a|Mux4~1_combout ),
	.datad(\exec|alu_src_mux_b|Mux4~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux69~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux69~4 .lut_mask = 16'hEAA2;
defparam \exec|a|Mux69~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N20
cycloneive_lcell_comb \exec|a|Mux69~5 (
// Equation(s):
// \exec|a|Mux69~5_combout  = (\exec|a|Mux69~4_combout  & ((\control|op_alu [1]) # ((\exec|a|Add1~22_combout )))) # (!\exec|a|Mux69~4_combout  & (!\control|op_alu [1] & ((\exec|a|Add0~22_combout ))))

	.dataa(\exec|a|Mux69~4_combout ),
	.datab(\control|op_alu [1]),
	.datac(\exec|a|Add1~22_combout ),
	.datad(\exec|a|Add0~22_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux69~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux69~5 .lut_mask = 16'hB9A8;
defparam \exec|a|Mux69~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N18
cycloneive_lcell_comb \exec|a|Mux69~6 (
// Equation(s):
// \exec|a|Mux69~6_combout  = (!\control|op_alu [3] & ((\exec|a|Mux69~3_combout ) # ((!\control|op_alu [2] & \exec|a|Mux69~5_combout ))))

	.dataa(\control|op_alu [2]),
	.datab(\control|op_alu [3]),
	.datac(\exec|a|Mux69~3_combout ),
	.datad(\exec|a|Mux69~5_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux69~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux69~6 .lut_mask = 16'h3130;
defparam \exec|a|Mux69~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N22
cycloneive_lcell_comb \exec|a|Mux69~9 (
// Equation(s):
// \exec|a|Mux69~9_combout  = (\exec|a|Mux69~6_combout ) # ((!\control|op_alu [2] & (\control|op_alu [3] & \exec|a|Mux69~8_combout )))

	.dataa(\control|op_alu [2]),
	.datab(\control|op_alu [3]),
	.datac(\exec|a|Mux69~8_combout ),
	.datad(\exec|a|Mux69~6_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux69~9_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux69~9 .lut_mask = 16'hFF40;
defparam \exec|a|Mux69~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N23
dffeas \exec|data_register[11] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\exec|a|Mux69~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\exec|data_register~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec|data_register [11]),
	.prn(vcc));
// synopsys translate_off
defparam \exec|data_register[11] .is_wysiwyg = "true";
defparam \exec|data_register[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneive_lcell_comb \fetch_mem_access|mem_address_mux|res[11]~11 (
// Equation(s):
// \fetch_mem_access|mem_address_mux|res[11]~11_combout  = (\control|op_mem_src~q  & (\exec|data_register [11])) # (!\control|op_mem_src~q  & ((\fetch_mem_access|program_counter [11])))

	.dataa(\control|op_mem_src~q ),
	.datab(\exec|data_register [11]),
	.datac(\fetch_mem_access|program_counter [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\fetch_mem_access|mem_address_mux|res[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|mem_address_mux|res[11]~11 .lut_mask = 16'hD8D8;
defparam \fetch_mem_access|mem_address_mux|res[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y11_N0
cycloneive_ram_block \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\control|op_mem_write~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\decode|ar [1],\decode|ar [0]}),
	.portaaddr({\fetch_mem_access|mem_address_mux|res[11]~11_combout ,\fetch_mem_access|mem_address_mux|res[10]~10_combout ,\fetch_mem_access|mem_address_mux|res[9]~9_combout ,\fetch_mem_access|mem_address_mux|res[8]~8_combout ,
\fetch_mem_access|mem_address_mux|res[7]~7_combout ,\fetch_mem_access|mem_address_mux|res[6]~6_combout ,\fetch_mem_access|mem_address_mux|res[5]~5_combout ,\fetch_mem_access|mem_address_mux|res[4]~4_combout ,\fetch_mem_access|mem_address_mux|res[3]~3_combout ,
\fetch_mem_access|mem_address_mux|res[2]~2_combout ,\fetch_mem_access|mem_address_mux|res[1]~1_combout ,\fetch_mem_access|mem_address_mux|res[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a0 .init_file = "LD_ST.mif";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "p1_fetch_p4_mem_access:fetch_mem_access|main_memory:memory|altsyncram:altsyncram_component|altsyncram_b8i1:auto_generated|ALTSYNCRAM";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100;
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cycloneive_lcell_comb \decode|r0~3 (
// Equation(s):
// \decode|r0~3_combout  = (\reset~input_o  & ((\control|op_res [0] & (\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [1])) # (!\control|op_res [0] & ((\exec|data_register [1])))))

	.dataa(\control|op_res [0]),
	.datab(\reset~input_o ),
	.datac(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [1]),
	.datad(\exec|data_register [1]),
	.cin(gnd),
	.combout(\decode|r0~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0~3 .lut_mask = 16'hC480;
defparam \decode|r0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneive_lcell_comb \decode|r5[1]~feeder (
// Equation(s):
// \decode|r5[1]~feeder_combout  = \decode|r0~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\decode|r0~3_combout ),
	.cin(gnd),
	.combout(\decode|r5[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r5[1]~feeder .lut_mask = 16'hFF00;
defparam \decode|r5[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N23
dffeas \decode|r5[1] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r5[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|r5[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r5[1] .is_wysiwyg = "true";
defparam \decode|r5[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneive_lcell_comb \decode|ar~6 (
// Equation(s):
// \decode|ar~6_combout  = (\fetch_mem_access|instruction_register [11] & (\fetch_mem_access|instruction_register [12])) # (!\fetch_mem_access|instruction_register [11] & ((\fetch_mem_access|instruction_register [12] & ((\decode|r6 [1]))) # 
// (!\fetch_mem_access|instruction_register [12] & (\decode|r4 [1]))))

	.dataa(\fetch_mem_access|instruction_register [11]),
	.datab(\fetch_mem_access|instruction_register [12]),
	.datac(\decode|r4 [1]),
	.datad(\decode|r6 [1]),
	.cin(gnd),
	.combout(\decode|ar~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~6 .lut_mask = 16'hDC98;
defparam \decode|ar~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cycloneive_lcell_comb \decode|ar~7 (
// Equation(s):
// \decode|ar~7_combout  = (\fetch_mem_access|instruction_register [11] & ((\decode|ar~6_combout  & ((\decode|r7 [1]))) # (!\decode|ar~6_combout  & (\decode|r5 [1])))) # (!\fetch_mem_access|instruction_register [11] & (((\decode|ar~6_combout ))))

	.dataa(\fetch_mem_access|instruction_register [11]),
	.datab(\decode|r5 [1]),
	.datac(\decode|r7 [1]),
	.datad(\decode|ar~6_combout ),
	.cin(gnd),
	.combout(\decode|ar~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~7 .lut_mask = 16'hF588;
defparam \decode|ar~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N28
cycloneive_lcell_comb \decode|ar~8 (
// Equation(s):
// \decode|ar~8_combout  = (\fetch_mem_access|instruction_register [12] & (((\fetch_mem_access|instruction_register [11])))) # (!\fetch_mem_access|instruction_register [12] & ((\fetch_mem_access|instruction_register [11] & (\decode|r1 [1])) # 
// (!\fetch_mem_access|instruction_register [11] & ((\decode|r0 [1])))))

	.dataa(\decode|r1 [1]),
	.datab(\decode|r0 [1]),
	.datac(\fetch_mem_access|instruction_register [12]),
	.datad(\fetch_mem_access|instruction_register [11]),
	.cin(gnd),
	.combout(\decode|ar~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~8 .lut_mask = 16'hFA0C;
defparam \decode|ar~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
cycloneive_lcell_comb \decode|ar~9 (
// Equation(s):
// \decode|ar~9_combout  = (\decode|ar~8_combout  & ((\decode|r3 [1]) # ((!\fetch_mem_access|instruction_register [12])))) # (!\decode|ar~8_combout  & (((\decode|r2 [1] & \fetch_mem_access|instruction_register [12]))))

	.dataa(\decode|r3 [1]),
	.datab(\decode|ar~8_combout ),
	.datac(\decode|r2 [1]),
	.datad(\fetch_mem_access|instruction_register [12]),
	.cin(gnd),
	.combout(\decode|ar~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~9 .lut_mask = 16'hB8CC;
defparam \decode|ar~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneive_lcell_comb \decode|ar~10 (
// Equation(s):
// \decode|ar~10_combout  = (\fetch_mem_access|instruction_register [13] & (\decode|ar~7_combout )) # (!\fetch_mem_access|instruction_register [13] & ((\decode|ar~9_combout )))

	.dataa(\fetch_mem_access|instruction_register [13]),
	.datab(gnd),
	.datac(\decode|ar~7_combout ),
	.datad(\decode|ar~9_combout ),
	.cin(gnd),
	.combout(\decode|ar~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~10 .lut_mask = 16'hF5A0;
defparam \decode|ar~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N7
dffeas \decode|ar[1] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|ar~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ar [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ar[1] .is_wysiwyg = "true";
defparam \decode|ar[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cycloneive_lcell_comb \fetch_mem_access|instruction_register~2 (
// Equation(s):
// \fetch_mem_access|instruction_register~2_combout  = (\reset~input_o  & \fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [1])

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\fetch_mem_access|instruction_register~2_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|instruction_register~2 .lut_mask = 16'hCC00;
defparam \fetch_mem_access|instruction_register~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N27
dffeas \fetch_mem_access|instruction_register[1] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|instruction_register~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch_mem_access|instruction_register[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|instruction_register [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|instruction_register[1] .is_wysiwyg = "true";
defparam \fetch_mem_access|instruction_register[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N6
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux14~0 (
// Equation(s):
// \exec|alu_src_mux_b|Mux14~0_combout  = (\control|op_alu_src_b [1] & (\decode|ar [1] & ((!\control|op_alu_src_b [0])))) # (!\control|op_alu_src_b [1] & (((\fetch_mem_access|instruction_register [1]))))

	.dataa(\decode|ar [1]),
	.datab(\fetch_mem_access|instruction_register [1]),
	.datac(\control|op_alu_src_b [0]),
	.datad(\control|op_alu_src_b [1]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux14~0 .lut_mask = 16'h0ACC;
defparam \exec|alu_src_mux_b|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneive_lcell_comb \exec|a|Mux32~20 (
// Equation(s):
// \exec|a|Mux32~20_combout  = (\control|op_alu_src_a [0]) # ((\exec|alu_src_mux_b|Mux14~0_combout  & \exec|alu_src_mux_b|Mux15~0_combout ))

	.dataa(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datac(gnd),
	.datad(\control|op_alu_src_a [0]),
	.cin(gnd),
	.combout(\exec|a|Mux32~20_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~20 .lut_mask = 16'hFF88;
defparam \exec|a|Mux32~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneive_lcell_comb \exec|a|Mux32~12 (
// Equation(s):
// \exec|a|Mux32~12_combout  = (\exec|alu_src_mux_b|Mux14~0_combout  & (\exec|alu_src_mux_a|Mux0~0_combout )) # (!\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|a|Mux32~11_combout )))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_a|Mux0~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datad(\exec|a|Mux32~11_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~12_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~12 .lut_mask = 16'hCFC0;
defparam \exec|a|Mux32~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N30
cycloneive_lcell_comb \exec|a|Mux33~2 (
// Equation(s):
// \exec|a|Mux33~2_combout  = (!\exec|alu_src_mux_b|Mux12~0_combout  & (!\exec|a|Mux32~20_combout  & \exec|a|Mux32~12_combout ))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datac(\exec|a|Mux32~20_combout ),
	.datad(\exec|a|Mux32~12_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux33~2 .lut_mask = 16'h0300;
defparam \exec|a|Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneive_lcell_comb \exec|a|concat~2 (
// Equation(s):
// \exec|a|concat~2_combout  = \exec|alu_src_mux_a|Mux6~1_combout  $ (\exec|alu_src_mux_b|Mux6~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\exec|alu_src_mux_a|Mux6~1_combout ),
	.datad(\exec|alu_src_mux_b|Mux6~0_combout ),
	.cin(gnd),
	.combout(\exec|a|concat~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|concat~2 .lut_mask = 16'h0FF0;
defparam \exec|a|concat~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N0
cycloneive_lcell_comb \exec|data_register[2]~33 (
// Equation(s):
// \exec|data_register[2]~33_combout  = (\control|op_alu [3] & (((!\control|op_alu [2])))) # (!\control|op_alu [3] & ((\control|op_alu [1]) # ((\control|op_alu [0]))))

	.dataa(\control|op_alu [1]),
	.datab(\control|op_alu [0]),
	.datac(\control|op_alu [2]),
	.datad(\control|op_alu [3]),
	.cin(gnd),
	.combout(\exec|data_register[2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register[2]~33 .lut_mask = 16'h0FEE;
defparam \exec|data_register[2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N12
cycloneive_lcell_comb \exec|data_register[2]~34 (
// Equation(s):
// \exec|data_register[2]~34_combout  = (\control|op_alu [3]) # ((\control|op_alu [2] & (!\control|op_alu [0] & !\control|op_alu [1])))

	.dataa(\control|op_alu [2]),
	.datab(\control|op_alu [3]),
	.datac(\control|op_alu [0]),
	.datad(\control|op_alu [1]),
	.cin(gnd),
	.combout(\exec|data_register[2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register[2]~34 .lut_mask = 16'hCCCE;
defparam \exec|data_register[2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N20
cycloneive_lcell_comb \exec|data_register~83 (
// Equation(s):
// \exec|data_register~83_combout  = (\exec|data_register[2]~29_combout  & (\exec|alu_src_mux_b|Mux6~0_combout  & (\exec|data_register[2]~28_combout ))) # (!\exec|data_register[2]~29_combout  & (((\exec|a|Add1~18_combout ) # 
// (!\exec|data_register[2]~28_combout ))))

	.dataa(\exec|data_register[2]~29_combout ),
	.datab(\exec|alu_src_mux_b|Mux6~0_combout ),
	.datac(\exec|data_register[2]~28_combout ),
	.datad(\exec|a|Add1~18_combout ),
	.cin(gnd),
	.combout(\exec|data_register~83_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~83 .lut_mask = 16'hD585;
defparam \exec|data_register~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
cycloneive_lcell_comb \exec|data_register~84 (
// Equation(s):
// \exec|data_register~84_combout  = (\exec|data_register[2]~31_combout  & (((\exec|data_register~83_combout )))) # (!\exec|data_register[2]~31_combout  & ((\exec|alu_src_mux_a|Mux6~1_combout  & ((\exec|alu_src_mux_b|Mux6~0_combout ) # 
// (!\exec|data_register~83_combout ))) # (!\exec|alu_src_mux_a|Mux6~1_combout  & (\exec|alu_src_mux_b|Mux6~0_combout  & !\exec|data_register~83_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux6~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux6~0_combout ),
	.datac(\exec|data_register[2]~31_combout ),
	.datad(\exec|data_register~83_combout ),
	.cin(gnd),
	.combout(\exec|data_register~84_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~84 .lut_mask = 16'hF80E;
defparam \exec|data_register~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneive_lcell_comb \exec|a|Mux2~23 (
// Equation(s):
// \exec|a|Mux2~23_combout  = (!\control|op_alu_src_a [0] & (!\exec|alu_src_mux_b|Mux13~0_combout  & (!\exec|alu_src_mux_b|Mux14~0_combout  & \exec|a|Mux30~15_combout )))

	.dataa(\control|op_alu_src_a [0]),
	.datab(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datad(\exec|a|Mux30~15_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~23_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~23 .lut_mask = 16'h0100;
defparam \exec|a|Mux2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
cycloneive_lcell_comb \exec|a|Mux2~22 (
// Equation(s):
// \exec|a|Mux2~22_combout  = (!\control|op_alu_src_a [0] & ((\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|a|Mux2~7_combout )) # (!\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|a|Mux2~9_combout )))))

	.dataa(\control|op_alu_src_a [0]),
	.datab(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datac(\exec|a|Mux2~7_combout ),
	.datad(\exec|a|Mux2~9_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~22_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~22 .lut_mask = 16'h5140;
defparam \exec|a|Mux2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneive_lcell_comb \exec|data_register[2]~25 (
// Equation(s):
// \exec|data_register[2]~25_combout  = (\control|op_alu [1]) # ((\exec|alu_src_mux_b|Mux12~0_combout  & \control|op_alu [0]))

	.dataa(\control|op_alu [1]),
	.datab(gnd),
	.datac(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datad(\control|op_alu [0]),
	.cin(gnd),
	.combout(\exec|data_register[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register[2]~25 .lut_mask = 16'hFAAA;
defparam \exec|data_register[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneive_lcell_comb \exec|data_register[10]~76 (
// Equation(s):
// \exec|data_register[10]~76_combout  = ((\exec|alu_src_mux_b|Mux13~0_combout ) # (!\exec|alu_src_mux_a|Mux0~1_combout )) # (!\control|op_alu [0])

	.dataa(\control|op_alu [0]),
	.datab(gnd),
	.datac(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux0~1_combout ),
	.cin(gnd),
	.combout(\exec|data_register[10]~76_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register[10]~76 .lut_mask = 16'hF5FF;
defparam \exec|data_register[10]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneive_lcell_comb \exec|data_register[10]~80 (
// Equation(s):
// \exec|data_register[10]~80_combout  = ((\control|op_alu [1] & \exec|data_register[10]~76_combout )) # (!\exec|alu_src_mux_b|Mux12~0_combout )

	.dataa(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datab(\control|op_alu [1]),
	.datac(gnd),
	.datad(\exec|data_register[10]~76_combout ),
	.cin(gnd),
	.combout(\exec|data_register[10]~80_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register[10]~80 .lut_mask = 16'hDD55;
defparam \exec|data_register[10]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneive_lcell_comb \exec|a|Mux30~28 (
// Equation(s):
// \exec|a|Mux30~28_combout  = (!\control|op_alu_src_a [0] & ((\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|alu_src_mux_a|Mux5~0_combout )) # (!\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_a|Mux6~0_combout )))))

	.dataa(\exec|alu_src_mux_a|Mux5~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datac(\exec|alu_src_mux_a|Mux6~0_combout ),
	.datad(\control|op_alu_src_a [0]),
	.cin(gnd),
	.combout(\exec|a|Mux30~28_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~28 .lut_mask = 16'h00B8;
defparam \exec|a|Mux30~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N26
cycloneive_lcell_comb \exec|data_register~75 (
// Equation(s):
// \exec|data_register~75_combout  = (\exec|alu_src_mux_a|Mux3~0_combout  & (!\exec|alu_src_mux_b|Mux15~0_combout  & !\control|op_alu_src_a [0]))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_a|Mux3~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datad(\control|op_alu_src_a [0]),
	.cin(gnd),
	.combout(\exec|data_register~75_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~75 .lut_mask = 16'h000C;
defparam \exec|data_register~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N30
cycloneive_lcell_comb \exec|a|Mux32~22 (
// Equation(s):
// \exec|a|Mux32~22_combout  = (\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_b|Mux15~0_combout ) # ((\exec|alu_src_mux_a|Mux0~1_combout )))) # (!\exec|alu_src_mux_b|Mux14~0_combout  & (((\exec|a|Mux30~16_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datac(\exec|alu_src_mux_a|Mux0~1_combout ),
	.datad(\exec|a|Mux30~16_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~22_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~22 .lut_mask = 16'hFDA8;
defparam \exec|a|Mux32~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N6
cycloneive_lcell_comb \exec|data_register[10]~123 (
// Equation(s):
// \exec|data_register[10]~123_combout  = (((\exec|alu_src_mux_b|Mux13~0_combout  & !\exec|alu_src_mux_b|Mux12~0_combout )) # (!\exec|alu_src_mux_a|Mux0~1_combout )) # (!\control|op_alu [0])

	.dataa(\control|op_alu [0]),
	.datab(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux0~1_combout ),
	.cin(gnd),
	.combout(\exec|data_register[10]~123_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register[10]~123 .lut_mask = 16'h5DFF;
defparam \exec|data_register[10]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N28
cycloneive_lcell_comb \exec|data_register[10]~77 (
// Equation(s):
// \exec|data_register[10]~77_combout  = (((\exec|alu_src_mux_b|Mux14~0_combout  & !\exec|alu_src_mux_b|Mux13~0_combout )) # (!\exec|alu_src_mux_a|Mux0~1_combout )) # (!\control|op_alu [0])

	.dataa(\control|op_alu [0]),
	.datab(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux0~1_combout ),
	.cin(gnd),
	.combout(\exec|data_register[10]~77_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register[10]~77 .lut_mask = 16'h5DFF;
defparam \exec|data_register[10]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N22
cycloneive_lcell_comb \exec|a|Mux32~9 (
// Equation(s):
// \exec|a|Mux32~9_combout  = (!\control|op_alu_src_a [0] & !\exec|alu_src_mux_b|Mux12~0_combout )

	.dataa(\control|op_alu_src_a [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\exec|alu_src_mux_b|Mux12~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~9_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~9 .lut_mask = 16'h0055;
defparam \exec|a|Mux32~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N14
cycloneive_lcell_comb \exec|a|Mux32~15 (
// Equation(s):
// \exec|a|Mux32~15_combout  = (\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_a|Mux3~0_combout ))) # (!\exec|alu_src_mux_b|Mux14~0_combout  & (\exec|alu_src_mux_a|Mux5~0_combout ))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_a|Mux5~0_combout ),
	.datac(\exec|alu_src_mux_a|Mux3~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~15_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~15 .lut_mask = 16'hF0CC;
defparam \exec|a|Mux32~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N0
cycloneive_lcell_comb \exec|a|Mux32~14 (
// Equation(s):
// \exec|a|Mux32~14_combout  = (!\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_b|Mux14~0_combout  & (\exec|alu_src_mux_a|Mux4~0_combout )) # (!\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_a|Mux6~0_combout )))))

	.dataa(\exec|alu_src_mux_a|Mux4~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux6~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~14_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~14 .lut_mask = 16'h0A0C;
defparam \exec|a|Mux32~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N18
cycloneive_lcell_comb \exec|a|Mux33~1 (
// Equation(s):
// \exec|a|Mux33~1_combout  = (\exec|a|Mux32~9_combout  & ((\exec|a|Mux32~14_combout ) # ((\exec|alu_src_mux_b|Mux15~0_combout  & \exec|a|Mux32~15_combout ))))

	.dataa(\exec|a|Mux32~9_combout ),
	.datab(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datac(\exec|a|Mux32~15_combout ),
	.datad(\exec|a|Mux32~14_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux33~1 .lut_mask = 16'hAA80;
defparam \exec|a|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N12
cycloneive_lcell_comb \exec|data_register~78 (
// Equation(s):
// \exec|data_register~78_combout  = (\exec|data_register[10]~123_combout  & ((\exec|data_register[10]~77_combout  & ((\exec|a|Mux33~1_combout ))) # (!\exec|data_register[10]~77_combout  & (\exec|a|Mux32~22_combout )))) # 
// (!\exec|data_register[10]~123_combout  & (((!\exec|data_register[10]~77_combout ))))

	.dataa(\exec|a|Mux32~22_combout ),
	.datab(\exec|data_register[10]~123_combout ),
	.datac(\exec|data_register[10]~77_combout ),
	.datad(\exec|a|Mux33~1_combout ),
	.cin(gnd),
	.combout(\exec|data_register~78_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~78 .lut_mask = 16'hCB0B;
defparam \exec|data_register~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N14
cycloneive_lcell_comb \exec|data_register~79 (
// Equation(s):
// \exec|data_register~79_combout  = (\exec|data_register[10]~76_combout  & (((\exec|data_register~78_combout )))) # (!\exec|data_register[10]~76_combout  & ((\exec|data_register~78_combout  & (\exec|a|Mux30~28_combout )) # (!\exec|data_register~78_combout  
// & ((\exec|data_register~75_combout )))))

	.dataa(\exec|data_register[10]~76_combout ),
	.datab(\exec|a|Mux30~28_combout ),
	.datac(\exec|data_register~75_combout ),
	.datad(\exec|data_register~78_combout ),
	.cin(gnd),
	.combout(\exec|data_register~79_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~79 .lut_mask = 16'hEE50;
defparam \exec|data_register~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
cycloneive_lcell_comb \exec|a|Mux2~24 (
// Equation(s):
// \exec|a|Mux2~24_combout  = (!\control|op_alu_src_a [0] & ((\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|a|Mux2~4_combout ))) # (!\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|a|Mux2~5_combout ))))

	.dataa(\control|op_alu_src_a [0]),
	.datab(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datac(\exec|a|Mux2~5_combout ),
	.datad(\exec|a|Mux2~4_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux2~24_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux2~24 .lut_mask = 16'h5410;
defparam \exec|a|Mux2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N0
cycloneive_lcell_comb \exec|data_register~81 (
// Equation(s):
// \exec|data_register~81_combout  = (\exec|data_register[2]~25_combout  & (((\exec|data_register~79_combout )) # (!\exec|data_register[10]~80_combout ))) # (!\exec|data_register[2]~25_combout  & (\exec|data_register[10]~80_combout  & 
// ((\exec|a|Mux2~24_combout ))))

	.dataa(\exec|data_register[2]~25_combout ),
	.datab(\exec|data_register[10]~80_combout ),
	.datac(\exec|data_register~79_combout ),
	.datad(\exec|a|Mux2~24_combout ),
	.cin(gnd),
	.combout(\exec|data_register~81_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~81 .lut_mask = 16'hE6A2;
defparam \exec|data_register~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N2
cycloneive_lcell_comb \exec|data_register~82 (
// Equation(s):
// \exec|data_register~82_combout  = (\exec|data_register[10]~74_combout  & ((\exec|data_register~81_combout  & ((\exec|a|Mux2~22_combout ))) # (!\exec|data_register~81_combout  & (\exec|a|Mux2~23_combout )))) # (!\exec|data_register[10]~74_combout  & 
// (((\exec|data_register~81_combout ))))

	.dataa(\exec|data_register[10]~74_combout ),
	.datab(\exec|a|Mux2~23_combout ),
	.datac(\exec|a|Mux2~22_combout ),
	.datad(\exec|data_register~81_combout ),
	.cin(gnd),
	.combout(\exec|data_register~82_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~82 .lut_mask = 16'hF588;
defparam \exec|data_register~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N28
cycloneive_lcell_comb \exec|data_register~85 (
// Equation(s):
// \exec|data_register~85_combout  = (\exec|data_register[2]~33_combout  & ((\exec|data_register[2]~34_combout  & ((\exec|data_register~82_combout ))) # (!\exec|data_register[2]~34_combout  & (\exec|data_register~84_combout )))) # 
// (!\exec|data_register[2]~33_combout  & (!\exec|data_register[2]~34_combout ))

	.dataa(\exec|data_register[2]~33_combout ),
	.datab(\exec|data_register[2]~34_combout ),
	.datac(\exec|data_register~84_combout ),
	.datad(\exec|data_register~82_combout ),
	.cin(gnd),
	.combout(\exec|data_register~85_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~85 .lut_mask = 16'hB931;
defparam \exec|data_register~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
cycloneive_lcell_comb \exec|data_register~86 (
// Equation(s):
// \exec|data_register~86_combout  = (\exec|data_register[2]~14_combout  & (((\exec|data_register~85_combout )))) # (!\exec|data_register[2]~14_combout  & ((\exec|data_register~85_combout  & ((\exec|a|Add0~18_combout ))) # (!\exec|data_register~85_combout  & 
// (\exec|a|concat~2_combout ))))

	.dataa(\exec|a|concat~2_combout ),
	.datab(\exec|data_register[2]~14_combout ),
	.datac(\exec|a|Add0~18_combout ),
	.datad(\exec|data_register~85_combout ),
	.cin(gnd),
	.combout(\exec|data_register~86_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~86 .lut_mask = 16'hFC22;
defparam \exec|data_register~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N4
cycloneive_lcell_comb \exec|data_register~88 (
// Equation(s):
// \exec|data_register~88_combout  = (\exec|data_register[10]~87_combout  & (\exec|a|Mux33~2_combout )) # (!\exec|data_register[10]~87_combout  & ((\exec|data_register~86_combout )))

	.dataa(\exec|data_register[10]~87_combout ),
	.datab(\exec|a|Mux33~2_combout ),
	.datac(gnd),
	.datad(\exec|data_register~86_combout ),
	.cin(gnd),
	.combout(\exec|data_register~88_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~88 .lut_mask = 16'hDD88;
defparam \exec|data_register~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N5
dffeas \exec|data_register[9] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\exec|data_register~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\exec|data_register~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec|data_register [9]),
	.prn(vcc));
// synopsys translate_off
defparam \exec|data_register[9] .is_wysiwyg = "true";
defparam \exec|data_register[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cycloneive_lcell_comb \fetch_mem_access|program_counter~19 (
// Equation(s):
// \fetch_mem_access|program_counter~19_combout  = (\control|op_res [0] & ((\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [9]))) # (!\control|op_res [0] & (\exec|data_register [9]))

	.dataa(\exec|data_register [9]),
	.datab(\control|op_res [0]),
	.datac(gnd),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\fetch_mem_access|program_counter~19_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|program_counter~19 .lut_mask = 16'hEE22;
defparam \fetch_mem_access|program_counter~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneive_lcell_comb \fetch_mem_access|program_counter~20 (
// Equation(s):
// \fetch_mem_access|program_counter~20_combout  = (\control|op_branch~combout  & ((\fetch_mem_access|program_counter~19_combout ))) # (!\control|op_branch~combout  & (\fetch_mem_access|program_counter_pre [9]))

	.dataa(gnd),
	.datab(\fetch_mem_access|program_counter_pre [9]),
	.datac(\fetch_mem_access|program_counter~19_combout ),
	.datad(\control|op_branch~combout ),
	.cin(gnd),
	.combout(\fetch_mem_access|program_counter~20_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|program_counter~20 .lut_mask = 16'hF0CC;
defparam \fetch_mem_access|program_counter~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N1
dffeas \fetch_mem_access|program_counter[9] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|program_counter~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\fetch_mem_access|program_counter[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|program_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|program_counter[9] .is_wysiwyg = "true";
defparam \fetch_mem_access|program_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb \fetch_mem_access|mem_address_mux|res[9]~9 (
// Equation(s):
// \fetch_mem_access|mem_address_mux|res[9]~9_combout  = (\control|op_mem_src~q  & ((\exec|data_register [9]))) # (!\control|op_mem_src~q  & (\fetch_mem_access|program_counter [9]))

	.dataa(gnd),
	.datab(\fetch_mem_access|program_counter [9]),
	.datac(\control|op_mem_src~q ),
	.datad(\exec|data_register [9]),
	.cin(gnd),
	.combout(\fetch_mem_access|mem_address_mux|res[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|mem_address_mux|res[9]~9 .lut_mask = 16'hFC0C;
defparam \fetch_mem_access|mem_address_mux|res[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneive_lcell_comb \decode|r0~0 (
// Equation(s):
// \decode|r0~0_combout  = (\reset~input_o  & ((\control|op_res [0] & ((\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [0]))) # (!\control|op_res [0] & (\exec|data_register [0]))))

	.dataa(\control|op_res [0]),
	.datab(\exec|data_register [0]),
	.datac(\reset~input_o ),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\decode|r0~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0~0 .lut_mask = 16'hE040;
defparam \decode|r0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N31
dffeas \decode|r7[0] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r7[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r7 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r7[0] .is_wysiwyg = "true";
defparam \decode|r7[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneive_lcell_comb \decode|ar~1 (
// Equation(s):
// \decode|ar~1_combout  = (\fetch_mem_access|instruction_register [11] & (\fetch_mem_access|instruction_register [12])) # (!\fetch_mem_access|instruction_register [11] & ((\fetch_mem_access|instruction_register [12] & ((\decode|r6 [0]))) # 
// (!\fetch_mem_access|instruction_register [12] & (\decode|r4 [0]))))

	.dataa(\fetch_mem_access|instruction_register [11]),
	.datab(\fetch_mem_access|instruction_register [12]),
	.datac(\decode|r4 [0]),
	.datad(\decode|r6 [0]),
	.cin(gnd),
	.combout(\decode|ar~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~1 .lut_mask = 16'hDC98;
defparam \decode|ar~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N4
cycloneive_lcell_comb \decode|ar~2 (
// Equation(s):
// \decode|ar~2_combout  = (\fetch_mem_access|instruction_register [11] & ((\decode|ar~1_combout  & (\decode|r7 [0])) # (!\decode|ar~1_combout  & ((\decode|r5 [0]))))) # (!\fetch_mem_access|instruction_register [11] & (((\decode|ar~1_combout ))))

	.dataa(\decode|r7 [0]),
	.datab(\fetch_mem_access|instruction_register [11]),
	.datac(\decode|r5 [0]),
	.datad(\decode|ar~1_combout ),
	.cin(gnd),
	.combout(\decode|ar~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~2 .lut_mask = 16'hBBC0;
defparam \decode|ar~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N14
cycloneive_lcell_comb \decode|ar~3 (
// Equation(s):
// \decode|ar~3_combout  = (\fetch_mem_access|instruction_register [11] & ((\decode|r1 [0]) # ((\fetch_mem_access|instruction_register [12])))) # (!\fetch_mem_access|instruction_register [11] & (((!\fetch_mem_access|instruction_register [12] & \decode|r0 
// [0]))))

	.dataa(\decode|r1 [0]),
	.datab(\fetch_mem_access|instruction_register [11]),
	.datac(\fetch_mem_access|instruction_register [12]),
	.datad(\decode|r0 [0]),
	.cin(gnd),
	.combout(\decode|ar~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~3 .lut_mask = 16'hCBC8;
defparam \decode|ar~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N6
cycloneive_lcell_comb \decode|ar~4 (
// Equation(s):
// \decode|ar~4_combout  = (\fetch_mem_access|instruction_register [12] & ((\decode|ar~3_combout  & (\decode|r3 [0])) # (!\decode|ar~3_combout  & ((\decode|r2 [0]))))) # (!\fetch_mem_access|instruction_register [12] & (((\decode|ar~3_combout ))))

	.dataa(\fetch_mem_access|instruction_register [12]),
	.datab(\decode|r3 [0]),
	.datac(\decode|r2 [0]),
	.datad(\decode|ar~3_combout ),
	.cin(gnd),
	.combout(\decode|ar~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~4 .lut_mask = 16'hDDA0;
defparam \decode|ar~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneive_lcell_comb \decode|ar~5 (
// Equation(s):
// \decode|ar~5_combout  = (\fetch_mem_access|instruction_register [13] & (\decode|ar~2_combout )) # (!\fetch_mem_access|instruction_register [13] & ((\decode|ar~4_combout )))

	.dataa(gnd),
	.datab(\fetch_mem_access|instruction_register [13]),
	.datac(\decode|ar~2_combout ),
	.datad(\decode|ar~4_combout ),
	.cin(gnd),
	.combout(\decode|ar~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~5 .lut_mask = 16'hF3C0;
defparam \decode|ar~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N25
dffeas \decode|ar[0] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|ar~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ar [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ar[0] .is_wysiwyg = "true";
defparam \decode|ar[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cycloneive_lcell_comb \fetch_mem_access|instruction_register~0 (
// Equation(s):
// \fetch_mem_access|instruction_register~0_combout  = (\reset~input_o  & \fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [0])

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\fetch_mem_access|instruction_register~0_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|instruction_register~0 .lut_mask = 16'hCC00;
defparam \fetch_mem_access|instruction_register~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N5
dffeas \fetch_mem_access|instruction_register[0] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|instruction_register~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch_mem_access|instruction_register[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|instruction_register [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|instruction_register[0] .is_wysiwyg = "true";
defparam \fetch_mem_access|instruction_register[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N4
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux15~0 (
// Equation(s):
// \exec|alu_src_mux_b|Mux15~0_combout  = (\control|op_alu_src_b [1] & (\decode|ar [0] & ((!\control|op_alu_src_b [0])))) # (!\control|op_alu_src_b [1] & (((\fetch_mem_access|instruction_register [0]))))

	.dataa(\decode|ar [0]),
	.datab(\fetch_mem_access|instruction_register [0]),
	.datac(\control|op_alu_src_b [0]),
	.datad(\control|op_alu_src_b [1]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux15~0 .lut_mask = 16'h0ACC;
defparam \exec|alu_src_mux_b|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneive_lcell_comb \exec|a|Mux65~11 (
// Equation(s):
// \exec|a|Mux65~11_combout  = ((!\exec|alu_src_mux_b|Mux15~0_combout  & (!\control|op_alu_src_a [0] & \exec|alu_src_mux_a|Mux14~0_combout ))) # (!\exec|alu_src_mux_b|Mux14~0_combout )

	.dataa(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datac(\control|op_alu_src_a [0]),
	.datad(\exec|alu_src_mux_a|Mux14~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux65~11_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux65~11 .lut_mask = 16'h3733;
defparam \exec|a|Mux65~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneive_lcell_comb \exec|a|Mux65~12 (
// Equation(s):
// \exec|a|Mux65~12_combout  = (\exec|a|Mux65~10_combout  & (\exec|alu_src_mux_a|Mux0~1_combout  & ((\exec|a|Mux65~11_combout ) # (!\exec|a|shift~6_combout ))))

	.dataa(\exec|a|shift~6_combout ),
	.datab(\exec|a|Mux65~10_combout ),
	.datac(\exec|a|Mux65~11_combout ),
	.datad(\exec|alu_src_mux_a|Mux0~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux65~12_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux65~12 .lut_mask = 16'hC400;
defparam \exec|a|Mux65~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneive_lcell_comb \exec|a|Mux65~6 (
// Equation(s):
// \exec|a|Mux65~6_combout  = (\exec|data_register[10]~74_combout  & ((\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|a|Mux2~15_combout )) # (!\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|a|Mux2~16_combout )))))

	.dataa(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datab(\exec|data_register[10]~74_combout ),
	.datac(\exec|a|Mux2~15_combout ),
	.datad(\exec|a|Mux2~16_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux65~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux65~6 .lut_mask = 16'hC480;
defparam \exec|a|Mux65~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneive_lcell_comb \exec|a|Mux65~0 (
// Equation(s):
// \exec|a|Mux65~0_combout  = (\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|a|Mux2~17_combout )) # (!\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|a|Mux2~13_combout )))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datac(\exec|a|Mux2~17_combout ),
	.datad(\exec|a|Mux2~13_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux65~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux65~0 .lut_mask = 16'hF3C0;
defparam \exec|a|Mux65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneive_lcell_comb \exec|a|Mux65~7 (
// Equation(s):
// \exec|a|Mux65~7_combout  = (!\exec|alu_src_mux_b|Mux15~0_combout  & (!\exec|alu_src_mux_b|Mux14~0_combout  & (!\exec|alu_src_mux_b|Mux13~0_combout  & \exec|alu_src_mux_a|Mux0~0_combout )))

	.dataa(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux0~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux65~7_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux65~7 .lut_mask = 16'h0100;
defparam \exec|a|Mux65~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneive_lcell_comb \exec|a|Mux65~8 (
// Equation(s):
// \exec|a|Mux65~8_combout  = (\control|op_alu [1] & (!\control|op_alu [0] & ((\exec|a|Mux65~7_combout )))) # (!\control|op_alu [1] & (((\exec|a|Mux65~0_combout ))))

	.dataa(\control|op_alu [1]),
	.datab(\control|op_alu [0]),
	.datac(\exec|a|Mux65~0_combout ),
	.datad(\exec|a|Mux65~7_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux65~8_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux65~8 .lut_mask = 16'h7250;
defparam \exec|a|Mux65~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneive_lcell_comb \exec|a|Mux65~9 (
// Equation(s):
// \exec|a|Mux65~9_combout  = (!\control|op_alu_src_a [0] & ((\exec|a|Mux65~6_combout ) # ((!\exec|alu_src_mux_b|Mux12~0_combout  & \exec|a|Mux65~8_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datab(\control|op_alu_src_a [0]),
	.datac(\exec|a|Mux65~6_combout ),
	.datad(\exec|a|Mux65~8_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux65~9_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux65~9 .lut_mask = 16'h3130;
defparam \exec|a|Mux65~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N15
dffeas \decode|r1[15] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r1[15] .is_wysiwyg = "true";
defparam \decode|r1[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y13_N3
dffeas \decode|r0[15] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r0[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r0 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r0[15] .is_wysiwyg = "true";
defparam \decode|r0[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N2
cycloneive_lcell_comb \decode|ar~78 (
// Equation(s):
// \decode|ar~78_combout  = (\fetch_mem_access|instruction_register [12] & (((\fetch_mem_access|instruction_register [11])))) # (!\fetch_mem_access|instruction_register [12] & ((\fetch_mem_access|instruction_register [11] & (\decode|r1 [15])) # 
// (!\fetch_mem_access|instruction_register [11] & ((\decode|r0 [15])))))

	.dataa(\fetch_mem_access|instruction_register [12]),
	.datab(\decode|r1 [15]),
	.datac(\decode|r0 [15]),
	.datad(\fetch_mem_access|instruction_register [11]),
	.cin(gnd),
	.combout(\decode|ar~78_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~78 .lut_mask = 16'hEE50;
defparam \decode|ar~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N15
dffeas \decode|r2[15] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r2[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r2[15] .is_wysiwyg = "true";
defparam \decode|r2[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N5
dffeas \decode|r3[15] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|r3[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r3[15] .is_wysiwyg = "true";
defparam \decode|r3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneive_lcell_comb \decode|ar~79 (
// Equation(s):
// \decode|ar~79_combout  = (\fetch_mem_access|instruction_register [12] & ((\decode|ar~78_combout  & ((\decode|r3 [15]))) # (!\decode|ar~78_combout  & (\decode|r2 [15])))) # (!\fetch_mem_access|instruction_register [12] & (\decode|ar~78_combout ))

	.dataa(\fetch_mem_access|instruction_register [12]),
	.datab(\decode|ar~78_combout ),
	.datac(\decode|r2 [15]),
	.datad(\decode|r3 [15]),
	.cin(gnd),
	.combout(\decode|ar~79_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~79 .lut_mask = 16'hEC64;
defparam \decode|ar~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N11
dffeas \decode|r7[15] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r7[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r7 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r7[15] .is_wysiwyg = "true";
defparam \decode|r7[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N25
dffeas \decode|r6[15] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r6[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r6 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r6[15] .is_wysiwyg = "true";
defparam \decode|r6[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N13
dffeas \decode|r4[15] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r4 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r4[15] .is_wysiwyg = "true";
defparam \decode|r4[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneive_lcell_comb \decode|ar~76 (
// Equation(s):
// \decode|ar~76_combout  = (\fetch_mem_access|instruction_register [11] & (((\fetch_mem_access|instruction_register [12])))) # (!\fetch_mem_access|instruction_register [11] & ((\fetch_mem_access|instruction_register [12] & (\decode|r6 [15])) # 
// (!\fetch_mem_access|instruction_register [12] & ((\decode|r4 [15])))))

	.dataa(\fetch_mem_access|instruction_register [11]),
	.datab(\decode|r6 [15]),
	.datac(\decode|r4 [15]),
	.datad(\fetch_mem_access|instruction_register [12]),
	.cin(gnd),
	.combout(\decode|ar~76_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~76 .lut_mask = 16'hEE50;
defparam \decode|ar~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N28
cycloneive_lcell_comb \decode|ar~77 (
// Equation(s):
// \decode|ar~77_combout  = (\fetch_mem_access|instruction_register [11] & ((\decode|ar~76_combout  & (\decode|r7 [15])) # (!\decode|ar~76_combout  & ((\decode|r5 [15]))))) # (!\fetch_mem_access|instruction_register [11] & (((\decode|ar~76_combout ))))

	.dataa(\decode|r7 [15]),
	.datab(\fetch_mem_access|instruction_register [11]),
	.datac(\decode|r5 [15]),
	.datad(\decode|ar~76_combout ),
	.cin(gnd),
	.combout(\decode|ar~77_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~77 .lut_mask = 16'hBBC0;
defparam \decode|ar~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneive_lcell_comb \decode|ar~80 (
// Equation(s):
// \decode|ar~80_combout  = (\fetch_mem_access|instruction_register [13] & ((\decode|ar~77_combout ))) # (!\fetch_mem_access|instruction_register [13] & (\decode|ar~79_combout ))

	.dataa(gnd),
	.datab(\fetch_mem_access|instruction_register [13]),
	.datac(\decode|ar~79_combout ),
	.datad(\decode|ar~77_combout ),
	.cin(gnd),
	.combout(\decode|ar~80_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~80 .lut_mask = 16'hFC30;
defparam \decode|ar~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N29
dffeas \decode|ar[15] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|ar~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ar [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ar[15] .is_wysiwyg = "true";
defparam \decode|ar[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N16
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux0~0 (
// Equation(s):
// \exec|alu_src_mux_b|Mux0~0_combout  = (!\control|op_alu_src_b [0] & ((\control|op_alu_src_b [1] & ((\decode|ar [15]))) # (!\control|op_alu_src_b [1] & (\fetch_mem_access|instruction_register [7]))))

	.dataa(\control|op_alu_src_b [1]),
	.datab(\control|op_alu_src_b [0]),
	.datac(\fetch_mem_access|instruction_register [7]),
	.datad(\decode|ar [15]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux0~0 .lut_mask = 16'h3210;
defparam \exec|alu_src_mux_b|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneive_lcell_comb \exec|a|Mux65~3 (
// Equation(s):
// \exec|a|Mux65~3_combout  = (\control|op_alu [1] & ((\exec|alu_src_mux_b|Mux0~0_combout  & ((\control|op_alu [0]) # (\exec|alu_src_mux_a|Mux0~1_combout ))) # (!\exec|alu_src_mux_b|Mux0~0_combout  & (\control|op_alu [0] & \exec|alu_src_mux_a|Mux0~1_combout 
// )))) # (!\control|op_alu [1] & (((\control|op_alu [0]))))

	.dataa(\control|op_alu [1]),
	.datab(\exec|alu_src_mux_b|Mux0~0_combout ),
	.datac(\control|op_alu [0]),
	.datad(\exec|alu_src_mux_a|Mux0~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux65~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux65~3 .lut_mask = 16'hF8D0;
defparam \exec|a|Mux65~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N30
cycloneive_lcell_comb \exec|a|Add0~30 (
// Equation(s):
// \exec|a|Add0~30_combout  = \exec|alu_src_mux_a|Mux0~1_combout  $ (\exec|a|Add0~29  $ (\exec|alu_src_mux_b|Mux0~0_combout ))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_a|Mux0~1_combout ),
	.datac(gnd),
	.datad(\exec|alu_src_mux_b|Mux0~0_combout ),
	.cin(\exec|a|Add0~29 ),
	.combout(\exec|a|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Add0~30 .lut_mask = 16'hC33C;
defparam \exec|a|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N30
cycloneive_lcell_comb \exec|a|Add1~30 (
// Equation(s):
// \exec|a|Add1~30_combout  = \exec|alu_src_mux_b|Mux0~0_combout  $ (\exec|a|Add1~29  $ (!\exec|alu_src_mux_a|Mux0~1_combout ))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_b|Mux0~0_combout ),
	.datac(gnd),
	.datad(\exec|alu_src_mux_a|Mux0~1_combout ),
	.cin(\exec|a|Add1~29 ),
	.combout(\exec|a|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Add1~30 .lut_mask = 16'h3CC3;
defparam \exec|a|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneive_lcell_comb \exec|a|Mux65~4 (
// Equation(s):
// \exec|a|Mux65~4_combout  = (\exec|a|Mux65~3_combout  & ((\control|op_alu [1]) # ((\exec|a|Add1~30_combout )))) # (!\exec|a|Mux65~3_combout  & (!\control|op_alu [1] & (\exec|a|Add0~30_combout )))

	.dataa(\exec|a|Mux65~3_combout ),
	.datab(\control|op_alu [1]),
	.datac(\exec|a|Add0~30_combout ),
	.datad(\exec|a|Add1~30_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux65~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux65~4 .lut_mask = 16'hBA98;
defparam \exec|a|Mux65~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneive_lcell_comb \exec|a|Mux65~1 (
// Equation(s):
// \exec|a|Mux65~1_combout  = (!\control|op_alu [0] & (\exec|alu_src_mux_b|Mux0~0_combout  $ (((!\control|op_alu [1] & \exec|alu_src_mux_a|Mux0~1_combout )))))

	.dataa(\control|op_alu [1]),
	.datab(\exec|alu_src_mux_b|Mux0~0_combout ),
	.datac(\control|op_alu [0]),
	.datad(\exec|alu_src_mux_a|Mux0~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux65~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux65~1 .lut_mask = 16'h090C;
defparam \exec|a|Mux65~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneive_lcell_comb \exec|a|Mux65~2 (
// Equation(s):
// \exec|a|Mux65~2_combout  = (\control|op_alu [2] & ((\exec|a|Mux65~1_combout ) # ((\exec|data_register[2]~13_combout  & \exec|a|Add1~30_combout ))))

	.dataa(\control|op_alu [2]),
	.datab(\exec|a|Mux65~1_combout ),
	.datac(\exec|data_register[2]~13_combout ),
	.datad(\exec|a|Add1~30_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux65~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux65~2 .lut_mask = 16'hA888;
defparam \exec|a|Mux65~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneive_lcell_comb \exec|a|Mux65~5 (
// Equation(s):
// \exec|a|Mux65~5_combout  = (!\control|op_alu [3] & ((\exec|a|Mux65~2_combout ) # ((!\control|op_alu [2] & \exec|a|Mux65~4_combout ))))

	.dataa(\control|op_alu [2]),
	.datab(\control|op_alu [3]),
	.datac(\exec|a|Mux65~4_combout ),
	.datad(\exec|a|Mux65~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux65~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux65~5 .lut_mask = 16'h3310;
defparam \exec|a|Mux65~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneive_lcell_comb \exec|a|Mux65~13 (
// Equation(s):
// \exec|a|Mux65~13_combout  = (\exec|a|Mux65~5_combout ) # ((\exec|a|Mux80~9_combout  & ((\exec|a|Mux65~12_combout ) # (\exec|a|Mux65~9_combout ))))

	.dataa(\exec|a|Mux80~9_combout ),
	.datab(\exec|a|Mux65~12_combout ),
	.datac(\exec|a|Mux65~9_combout ),
	.datad(\exec|a|Mux65~5_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux65~13_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux65~13 .lut_mask = 16'hFFA8;
defparam \exec|a|Mux65~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N17
dffeas \exec|data_register[15] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\exec|a|Mux65~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\exec|data_register~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec|data_register [15]),
	.prn(vcc));
// synopsys translate_off
defparam \exec|data_register[15] .is_wysiwyg = "true";
defparam \exec|data_register[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cycloneive_lcell_comb \decode|r0~17 (
// Equation(s):
// \decode|r0~17_combout  = (\reset~input_o  & ((\control|op_res [0] & ((\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [15]))) # (!\control|op_res [0] & (\exec|data_register [15]))))

	.dataa(\control|op_res [0]),
	.datab(\exec|data_register [15]),
	.datac(\reset~input_o ),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\decode|r0~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0~17 .lut_mask = 16'hE040;
defparam \decode|r0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N29
dffeas \decode|r5[15] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r5[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r5 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r5[15] .is_wysiwyg = "true";
defparam \decode|r5[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N24
cycloneive_lcell_comb \decode|br~75 (
// Equation(s):
// \decode|br~75_combout  = (\fetch_mem_access|instruction_register [8] & (\fetch_mem_access|instruction_register [9])) # (!\fetch_mem_access|instruction_register [8] & ((\fetch_mem_access|instruction_register [9] & (\decode|r6 [15])) # 
// (!\fetch_mem_access|instruction_register [9] & ((\decode|r4 [15])))))

	.dataa(\fetch_mem_access|instruction_register [8]),
	.datab(\fetch_mem_access|instruction_register [9]),
	.datac(\decode|r6 [15]),
	.datad(\decode|r4 [15]),
	.cin(gnd),
	.combout(\decode|br~75_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~75 .lut_mask = 16'hD9C8;
defparam \decode|br~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N10
cycloneive_lcell_comb \decode|br~76 (
// Equation(s):
// \decode|br~76_combout  = (\fetch_mem_access|instruction_register [8] & ((\decode|br~75_combout  & ((\decode|r7 [15]))) # (!\decode|br~75_combout  & (\decode|r5 [15])))) # (!\fetch_mem_access|instruction_register [8] & (((\decode|br~75_combout ))))

	.dataa(\fetch_mem_access|instruction_register [8]),
	.datab(\decode|r5 [15]),
	.datac(\decode|r7 [15]),
	.datad(\decode|br~75_combout ),
	.cin(gnd),
	.combout(\decode|br~76_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~76 .lut_mask = 16'hF588;
defparam \decode|br~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N14
cycloneive_lcell_comb \decode|br~77 (
// Equation(s):
// \decode|br~77_combout  = (\fetch_mem_access|instruction_register [8] & (((\decode|r1 [15]) # (\fetch_mem_access|instruction_register [9])))) # (!\fetch_mem_access|instruction_register [8] & (\decode|r0 [15] & ((!\fetch_mem_access|instruction_register 
// [9]))))

	.dataa(\fetch_mem_access|instruction_register [8]),
	.datab(\decode|r0 [15]),
	.datac(\decode|r1 [15]),
	.datad(\fetch_mem_access|instruction_register [9]),
	.cin(gnd),
	.combout(\decode|br~77_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~77 .lut_mask = 16'hAAE4;
defparam \decode|br~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneive_lcell_comb \decode|br~78 (
// Equation(s):
// \decode|br~78_combout  = (\fetch_mem_access|instruction_register [9] & ((\decode|br~77_combout  & ((\decode|r3 [15]))) # (!\decode|br~77_combout  & (\decode|r2 [15])))) # (!\fetch_mem_access|instruction_register [9] & (((\decode|br~77_combout ))))

	.dataa(\decode|r2 [15]),
	.datab(\fetch_mem_access|instruction_register [9]),
	.datac(\decode|r3 [15]),
	.datad(\decode|br~77_combout ),
	.cin(gnd),
	.combout(\decode|br~78_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~78 .lut_mask = 16'hF388;
defparam \decode|br~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneive_lcell_comb \decode|br~79 (
// Equation(s):
// \decode|br~79_combout  = (\fetch_mem_access|instruction_register [10] & (\decode|br~76_combout )) # (!\fetch_mem_access|instruction_register [10] & ((\decode|br~78_combout )))

	.dataa(\decode|br~76_combout ),
	.datab(gnd),
	.datac(\fetch_mem_access|instruction_register [10]),
	.datad(\decode|br~78_combout ),
	.cin(gnd),
	.combout(\decode|br~79_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~79 .lut_mask = 16'hAFA0;
defparam \decode|br~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N7
dffeas \decode|br[15] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|br~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|br [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|br[15] .is_wysiwyg = "true";
defparam \decode|br[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux0~1 (
// Equation(s):
// \exec|alu_src_mux_a|Mux0~1_combout  = (!\control|op_alu_src_a [0] & ((\control|op_alu_src_a [1] & ((\fetch_mem_access|program_counter_pre [15]))) # (!\control|op_alu_src_a [1] & (\decode|br [15]))))

	.dataa(\control|op_alu_src_a [1]),
	.datab(\decode|br [15]),
	.datac(\fetch_mem_access|program_counter_pre [15]),
	.datad(\control|op_alu_src_a [0]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux0~1 .lut_mask = 16'h00E4;
defparam \exec|alu_src_mux_a|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneive_lcell_comb \exec|a|Mux39~1 (
// Equation(s):
// \exec|a|Mux39~1_combout  = (\exec|alu_src_mux_b|Mux12~0_combout  & (((\exec|a|Mux32~37_combout ) # (\exec|alu_src_mux_b|Mux13~0_combout )))) # (!\exec|alu_src_mux_b|Mux12~0_combout  & (\control|op_alu_src_a [0]))

	.dataa(\control|op_alu_src_a [0]),
	.datab(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datac(\exec|a|Mux32~37_combout ),
	.datad(\exec|alu_src_mux_b|Mux13~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux39~1 .lut_mask = 16'hEEE2;
defparam \exec|a|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneive_lcell_comb \exec|a|Mux32~31 (
// Equation(s):
// \exec|a|Mux32~31_combout  = (!\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|alu_src_mux_a|Mux7~0_combout )) # (!\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_a|Mux8~0_combout )))))

	.dataa(\exec|alu_src_mux_a|Mux7~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux8~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~31_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~31 .lut_mask = 16'h00AC;
defparam \exec|a|Mux32~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneive_lcell_comb \exec|a|Mux32~32 (
// Equation(s):
// \exec|a|Mux32~32_combout  = (\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|alu_src_mux_a|Mux5~0_combout )) # (!\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_a|Mux6~0_combout )))))

	.dataa(\exec|alu_src_mux_a|Mux5~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux6~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~32_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~32 .lut_mask = 16'hAC00;
defparam \exec|a|Mux32~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneive_lcell_comb \exec|a|Mux39~0 (
// Equation(s):
// \exec|a|Mux39~0_combout  = (\exec|alu_src_mux_b|Mux12~0_combout  & (\exec|alu_src_mux_a|Mux0~0_combout )) # (!\exec|alu_src_mux_b|Mux12~0_combout  & (((\exec|a|Mux32~31_combout ) # (\exec|a|Mux32~32_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux0~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datac(\exec|a|Mux32~31_combout ),
	.datad(\exec|a|Mux32~32_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux39~0 .lut_mask = 16'hBBB8;
defparam \exec|a|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneive_lcell_comb \exec|a|Mux39~2 (
// Equation(s):
// \exec|a|Mux39~2_combout  = (!\exec|a|Mux39~1_combout  & ((\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|a|Mux32~39_combout )) # (!\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|a|Mux39~0_combout )))))

	.dataa(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datab(\exec|a|Mux32~39_combout ),
	.datac(\exec|a|Mux39~1_combout ),
	.datad(\exec|a|Mux39~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux39~2 .lut_mask = 16'h0D08;
defparam \exec|a|Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneive_lcell_comb \exec|a|Mux32~36 (
// Equation(s):
// \exec|a|Mux32~36_combout  = (!\control|op_alu_src_a [0] & ((\exec|a|Mux32~35_combout ) # ((\exec|a|Mux32~11_combout  & \exec|alu_src_mux_b|Mux14~0_combout ))))

	.dataa(\exec|a|Mux32~11_combout ),
	.datab(\control|op_alu_src_a [0]),
	.datac(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datad(\exec|a|Mux32~35_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~36_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~36 .lut_mask = 16'h3320;
defparam \exec|a|Mux32~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cycloneive_lcell_comb \exec|a|Mux16~2 (
// Equation(s):
// \exec|a|Mux16~2_combout  = (!\control|op_alu_src_a [0] & (!\exec|alu_src_mux_b|Mux13~0_combout  & ((!\exec|alu_src_mux_b|Mux15~0_combout ) # (!\exec|alu_src_mux_b|Mux14~0_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datab(\control|op_alu_src_a [0]),
	.datac(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux15~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux16~2 .lut_mask = 16'h0103;
defparam \exec|a|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneive_lcell_comb \exec|a|shift~14 (
// Equation(s):
// \exec|a|shift~14_combout  = (\exec|a|Mux16~2_combout  & ((\exec|a|Mux32~31_combout ) # ((\exec|alu_src_mux_a|Mux5~0_combout  & \exec|alu_src_mux_b|Mux14~0_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux5~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datac(\exec|a|Mux32~31_combout ),
	.datad(\exec|a|Mux16~2_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~14_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~14 .lut_mask = 16'hF800;
defparam \exec|a|shift~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneive_lcell_comb \exec|a|shift~15 (
// Equation(s):
// \exec|a|shift~15_combout  = (\exec|alu_src_mux_b|Mux12~0_combout ) # ((\exec|a|shift~14_combout ) # ((\exec|alu_src_mux_b|Mux13~0_combout  & \exec|a|Mux32~36_combout )))

	.dataa(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datac(\exec|a|Mux32~36_combout ),
	.datad(\exec|a|shift~14_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~15_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~15 .lut_mask = 16'hFFEA;
defparam \exec|a|shift~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N30
cycloneive_lcell_comb \exec|a|shift~16 (
// Equation(s):
// \exec|a|shift~16_combout  = (\exec|alu_src_mux_a|Mux0~1_combout  & ((\exec|a|shift~15_combout ))) # (!\exec|alu_src_mux_a|Mux0~1_combout  & (\exec|a|Mux39~2_combout ))

	.dataa(\exec|alu_src_mux_a|Mux0~1_combout ),
	.datab(\exec|a|Mux39~2_combout ),
	.datac(gnd),
	.datad(\exec|a|shift~15_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~16_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~16 .lut_mask = 16'hEE44;
defparam \exec|a|shift~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneive_lcell_comb \exec|a|Mux15~3 (
// Equation(s):
// \exec|a|Mux15~3_combout  = (\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|a|Mux2~15_combout )) # (!\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|a|Mux2~16_combout )))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datac(\exec|a|Mux2~15_combout ),
	.datad(\exec|a|Mux2~16_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux15~3 .lut_mask = 16'hF3C0;
defparam \exec|a|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneive_lcell_comb \exec|a|Mux23~0 (
// Equation(s):
// \exec|a|Mux23~0_combout  = (!\control|op_alu_src_a [0] & ((\exec|alu_src_mux_b|Mux12~0_combout  & (\exec|a|Mux65~0_combout )) # (!\exec|alu_src_mux_b|Mux12~0_combout  & ((\exec|a|Mux15~3_combout )))))

	.dataa(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datab(\control|op_alu_src_a [0]),
	.datac(\exec|a|Mux65~0_combout ),
	.datad(\exec|a|Mux15~3_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux23~0 .lut_mask = 16'h3120;
defparam \exec|a|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N2
cycloneive_lcell_comb \exec|a|Mux8~0 (
// Equation(s):
// \exec|a|Mux8~0_combout  = (\exec|a|Mux32~9_combout  & ((\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|a|Mux2~15_combout )) # (!\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|a|Mux2~16_combout )))))

	.dataa(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datab(\exec|a|Mux32~9_combout ),
	.datac(\exec|a|Mux2~15_combout ),
	.datad(\exec|a|Mux2~16_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux8~0 .lut_mask = 16'hC480;
defparam \exec|a|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneive_lcell_comb \exec|a|Mux73~4 (
// Equation(s):
// \exec|a|Mux73~4_combout  = (\control|op_alu [0] & ((\control|op_alu [1]) # ((\exec|a|Mux23~0_combout )))) # (!\control|op_alu [0] & (!\control|op_alu [1] & ((\exec|a|Mux8~0_combout ))))

	.dataa(\control|op_alu [0]),
	.datab(\control|op_alu [1]),
	.datac(\exec|a|Mux23~0_combout ),
	.datad(\exec|a|Mux8~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux73~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux73~4 .lut_mask = 16'hB9A8;
defparam \exec|a|Mux73~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N4
cycloneive_lcell_comb \exec|a|Mux73~5 (
// Equation(s):
// \exec|a|Mux73~5_combout  = (\control|op_alu [1] & ((\exec|a|Mux73~4_combout  & (\exec|a|shift~16_combout )) # (!\exec|a|Mux73~4_combout  & ((\exec|a|Mux39~2_combout ))))) # (!\control|op_alu [1] & (((\exec|a|Mux73~4_combout ))))

	.dataa(\exec|a|shift~16_combout ),
	.datab(\exec|a|Mux39~2_combout ),
	.datac(\control|op_alu [1]),
	.datad(\exec|a|Mux73~4_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux73~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux73~5 .lut_mask = 16'hAFC0;
defparam \exec|a|Mux73~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneive_lcell_comb \exec|a|Mux73~8 (
// Equation(s):
// \exec|a|Mux73~8_combout  = (!\control|op_alu [0] & (\exec|alu_src_mux_b|Mux8~0_combout  $ (((!\control|op_alu [1] & \exec|alu_src_mux_a|Mux8~1_combout )))))

	.dataa(\exec|alu_src_mux_b|Mux8~0_combout ),
	.datab(\control|op_alu [0]),
	.datac(\control|op_alu [1]),
	.datad(\exec|alu_src_mux_a|Mux8~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux73~8_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux73~8 .lut_mask = 16'h2122;
defparam \exec|a|Mux73~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N16
cycloneive_lcell_comb \exec|a|Mux73~10 (
// Equation(s):
// \exec|a|Mux73~10_combout  = (!\control|op_alu [1] & (\control|op_alu [0] & \exec|a|Add1~14_combout ))

	.dataa(\control|op_alu [1]),
	.datab(gnd),
	.datac(\control|op_alu [0]),
	.datad(\exec|a|Add1~14_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux73~10_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux73~10 .lut_mask = 16'h5000;
defparam \exec|a|Mux73~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cycloneive_lcell_comb \exec|a|Mux73~6 (
// Equation(s):
// \exec|a|Mux73~6_combout  = (\exec|alu_src_mux_b|Mux8~0_combout  & ((\control|op_alu [0]) # ((\control|op_alu [1] & \exec|alu_src_mux_a|Mux8~1_combout )))) # (!\exec|alu_src_mux_b|Mux8~0_combout  & (\control|op_alu [0] & 
// ((\exec|alu_src_mux_a|Mux8~1_combout ) # (!\control|op_alu [1]))))

	.dataa(\exec|alu_src_mux_b|Mux8~0_combout ),
	.datab(\control|op_alu [1]),
	.datac(\exec|alu_src_mux_a|Mux8~1_combout ),
	.datad(\control|op_alu [0]),
	.cin(gnd),
	.combout(\exec|a|Mux73~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux73~6 .lut_mask = 16'hFB80;
defparam \exec|a|Mux73~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneive_lcell_comb \exec|a|Mux73~7 (
// Equation(s):
// \exec|a|Mux73~7_combout  = (\exec|a|Mux73~6_combout  & ((\control|op_alu [1]) # ((\exec|a|Add1~14_combout )))) # (!\exec|a|Mux73~6_combout  & (!\control|op_alu [1] & ((\exec|a|Add0~14_combout ))))

	.dataa(\exec|a|Mux73~6_combout ),
	.datab(\control|op_alu [1]),
	.datac(\exec|a|Add1~14_combout ),
	.datad(\exec|a|Add0~14_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux73~7_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux73~7 .lut_mask = 16'hB9A8;
defparam \exec|a|Mux73~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cycloneive_lcell_comb \exec|a|Mux73~9 (
// Equation(s):
// \exec|a|Mux73~9_combout  = (\control|op_alu [2] & ((\exec|a|Mux73~8_combout ) # ((\exec|a|Mux73~10_combout )))) # (!\control|op_alu [2] & (((\exec|a|Mux73~7_combout ))))

	.dataa(\control|op_alu [2]),
	.datab(\exec|a|Mux73~8_combout ),
	.datac(\exec|a|Mux73~10_combout ),
	.datad(\exec|a|Mux73~7_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux73~9_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux73~9 .lut_mask = 16'hFDA8;
defparam \exec|a|Mux73~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cycloneive_lcell_comb \exec|a|Mux73~11 (
// Equation(s):
// \exec|a|Mux73~11_combout  = (\control|op_alu [3] & (!\control|op_alu [2] & (\exec|a|Mux73~5_combout ))) # (!\control|op_alu [3] & (((\exec|a|Mux73~9_combout ))))

	.dataa(\control|op_alu [2]),
	.datab(\control|op_alu [3]),
	.datac(\exec|a|Mux73~5_combout ),
	.datad(\exec|a|Mux73~9_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux73~11_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux73~11 .lut_mask = 16'h7340;
defparam \exec|a|Mux73~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N9
dffeas \exec|data_register[7] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\exec|a|Mux73~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\exec|data_register~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec|data_register [7]),
	.prn(vcc));
// synopsys translate_off
defparam \exec|data_register[7] .is_wysiwyg = "true";
defparam \exec|data_register[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \fetch_mem_access|program_counter~15 (
// Equation(s):
// \fetch_mem_access|program_counter~15_combout  = (\control|op_branch~combout  & ((\control|op_res [0] & ((\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [7]))) # (!\control|op_res [0] & (\exec|data_register [7]))))

	.dataa(\control|op_res [0]),
	.datab(\exec|data_register [7]),
	.datac(\control|op_branch~combout ),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\fetch_mem_access|program_counter~15_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|program_counter~15 .lut_mask = 16'hE040;
defparam \fetch_mem_access|program_counter~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \fetch_mem_access|program_counter~16 (
// Equation(s):
// \fetch_mem_access|program_counter~16_combout  = (\fetch_mem_access|program_counter~15_combout ) # ((!\control|op_branch~combout  & \fetch_mem_access|program_counter_pre [7]))

	.dataa(\fetch_mem_access|program_counter~15_combout ),
	.datab(gnd),
	.datac(\control|op_branch~combout ),
	.datad(\fetch_mem_access|program_counter_pre [7]),
	.cin(gnd),
	.combout(\fetch_mem_access|program_counter~16_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|program_counter~16 .lut_mask = 16'hAFAA;
defparam \fetch_mem_access|program_counter~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N19
dffeas \fetch_mem_access|program_counter[7] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|program_counter~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\fetch_mem_access|program_counter[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|program_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|program_counter[7] .is_wysiwyg = "true";
defparam \fetch_mem_access|program_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \fetch_mem_access|mem_address_mux|res[7]~7 (
// Equation(s):
// \fetch_mem_access|mem_address_mux|res[7]~7_combout  = (\control|op_mem_src~q  & ((\exec|data_register [7]))) # (!\control|op_mem_src~q  & (\fetch_mem_access|program_counter [7]))

	.dataa(gnd),
	.datab(\fetch_mem_access|program_counter [7]),
	.datac(\control|op_mem_src~q ),
	.datad(\exec|data_register [7]),
	.cin(gnd),
	.combout(\fetch_mem_access|mem_address_mux|res[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|mem_address_mux|res[7]~7 .lut_mask = 16'hFC0C;
defparam \fetch_mem_access|mem_address_mux|res[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y12_N0
cycloneive_ram_block \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\control|op_mem_write~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\decode|ar [9],\decode|ar [8]}),
	.portaaddr({\fetch_mem_access|mem_address_mux|res[11]~11_combout ,\fetch_mem_access|mem_address_mux|res[10]~10_combout ,\fetch_mem_access|mem_address_mux|res[9]~9_combout ,\fetch_mem_access|mem_address_mux|res[8]~8_combout ,
\fetch_mem_access|mem_address_mux|res[7]~7_combout ,\fetch_mem_access|mem_address_mux|res[6]~6_combout ,\fetch_mem_access|mem_address_mux|res[5]~5_combout ,\fetch_mem_access|mem_address_mux|res[4]~4_combout ,\fetch_mem_access|mem_address_mux|res[3]~3_combout ,
\fetch_mem_access|mem_address_mux|res[2]~2_combout ,\fetch_mem_access|mem_address_mux|res[1]~1_combout ,\fetch_mem_access|mem_address_mux|res[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a8 .init_file = "LD_ST.mif";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "p1_fetch_p4_mem_access:fetch_mem_access|main_memory:memory|altsyncram:altsyncram_component|altsyncram_b8i1:auto_generated|ALTSYNCRAM";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002F;
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
cycloneive_lcell_comb \fetch_mem_access|instruction_register~9 (
// Equation(s):
// \fetch_mem_access|instruction_register~9_combout  = (\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [8] & \reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [8]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\fetch_mem_access|instruction_register~9_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|instruction_register~9 .lut_mask = 16'hF000;
defparam \fetch_mem_access|instruction_register~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N31
dffeas \fetch_mem_access|instruction_register[8] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|instruction_register~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch_mem_access|instruction_register[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|instruction_register [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|instruction_register[8] .is_wysiwyg = "true";
defparam \fetch_mem_access|instruction_register[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N19
dffeas \decode|r5[6] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r5[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r5 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r5[6] .is_wysiwyg = "true";
defparam \decode|r5[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N1
dffeas \decode|r7[6] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r7[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r7 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r7[6] .is_wysiwyg = "true";
defparam \decode|r7[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N23
dffeas \decode|r6[6] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r6[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r6 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r6[6] .is_wysiwyg = "true";
defparam \decode|r6[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N5
dffeas \decode|r4[6] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r4[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r4[6] .is_wysiwyg = "true";
defparam \decode|r4[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N22
cycloneive_lcell_comb \decode|br~35 (
// Equation(s):
// \decode|br~35_combout  = (\fetch_mem_access|instruction_register [8] & (\fetch_mem_access|instruction_register [9])) # (!\fetch_mem_access|instruction_register [8] & ((\fetch_mem_access|instruction_register [9] & (\decode|r6 [6])) # 
// (!\fetch_mem_access|instruction_register [9] & ((\decode|r4 [6])))))

	.dataa(\fetch_mem_access|instruction_register [8]),
	.datab(\fetch_mem_access|instruction_register [9]),
	.datac(\decode|r6 [6]),
	.datad(\decode|r4 [6]),
	.cin(gnd),
	.combout(\decode|br~35_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~35 .lut_mask = 16'hD9C8;
defparam \decode|br~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneive_lcell_comb \decode|br~36 (
// Equation(s):
// \decode|br~36_combout  = (\fetch_mem_access|instruction_register [8] & ((\decode|br~35_combout  & ((\decode|r7 [6]))) # (!\decode|br~35_combout  & (\decode|r5 [6])))) # (!\fetch_mem_access|instruction_register [8] & (((\decode|br~35_combout ))))

	.dataa(\fetch_mem_access|instruction_register [8]),
	.datab(\decode|r5 [6]),
	.datac(\decode|r7 [6]),
	.datad(\decode|br~35_combout ),
	.cin(gnd),
	.combout(\decode|br~36_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~36 .lut_mask = 16'hF588;
defparam \decode|br~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N17
dffeas \decode|r0[6] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r0[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r0[6] .is_wysiwyg = "true";
defparam \decode|r0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N28
cycloneive_lcell_comb \decode|br~37 (
// Equation(s):
// \decode|br~37_combout  = (\fetch_mem_access|instruction_register [8] & ((\fetch_mem_access|instruction_register [9]) # ((\decode|r1 [6])))) # (!\fetch_mem_access|instruction_register [8] & (!\fetch_mem_access|instruction_register [9] & ((\decode|r0 
// [6]))))

	.dataa(\fetch_mem_access|instruction_register [8]),
	.datab(\fetch_mem_access|instruction_register [9]),
	.datac(\decode|r1 [6]),
	.datad(\decode|r0 [6]),
	.cin(gnd),
	.combout(\decode|br~37_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~37 .lut_mask = 16'hB9A8;
defparam \decode|br~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N3
dffeas \decode|r3[6] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|r0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode|r3[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r3[6] .is_wysiwyg = "true";
defparam \decode|r3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N25
dffeas \decode|r2[6] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r2[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r2[6] .is_wysiwyg = "true";
defparam \decode|r2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cycloneive_lcell_comb \decode|br~38 (
// Equation(s):
// \decode|br~38_combout  = (\decode|br~37_combout  & ((\decode|r3 [6]) # ((!\fetch_mem_access|instruction_register [9])))) # (!\decode|br~37_combout  & (((\fetch_mem_access|instruction_register [9] & \decode|r2 [6]))))

	.dataa(\decode|br~37_combout ),
	.datab(\decode|r3 [6]),
	.datac(\fetch_mem_access|instruction_register [9]),
	.datad(\decode|r2 [6]),
	.cin(gnd),
	.combout(\decode|br~38_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~38 .lut_mask = 16'hDA8A;
defparam \decode|br~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneive_lcell_comb \decode|br~39 (
// Equation(s):
// \decode|br~39_combout  = (\fetch_mem_access|instruction_register [10] & (\decode|br~36_combout )) # (!\fetch_mem_access|instruction_register [10] & ((\decode|br~38_combout )))

	.dataa(\decode|br~36_combout ),
	.datab(gnd),
	.datac(\fetch_mem_access|instruction_register [10]),
	.datad(\decode|br~38_combout ),
	.cin(gnd),
	.combout(\decode|br~39_combout ),
	.cout());
// synopsys translate_off
defparam \decode|br~39 .lut_mask = 16'hAFA0;
defparam \decode|br~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N1
dffeas \decode|br[6] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|br~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|br [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|br[6] .is_wysiwyg = "true";
defparam \decode|br[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux9~1 (
// Equation(s):
// \exec|alu_src_mux_a|Mux9~1_combout  = (!\control|op_alu_src_a [0] & ((\control|op_alu_src_a [1] & ((\fetch_mem_access|program_counter_pre [6]))) # (!\control|op_alu_src_a [1] & (\decode|br [6]))))

	.dataa(\decode|br [6]),
	.datab(\control|op_alu_src_a [1]),
	.datac(\control|op_alu_src_a [0]),
	.datad(\fetch_mem_access|program_counter_pre [6]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux9~1 .lut_mask = 16'h0E02;
defparam \exec|alu_src_mux_a|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N26
cycloneive_lcell_comb \exec|data_register~72 (
// Equation(s):
// \exec|data_register~72_combout  = (\control|op_alu [2] & (\exec|alu_src_mux_a|Mux9~1_combout  $ ((\exec|alu_src_mux_b|Mux9~0_combout )))) # (!\control|op_alu [2] & (((\exec|a|Add0~12_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux9~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux9~0_combout ),
	.datac(\control|op_alu [2]),
	.datad(\exec|a|Add0~12_combout ),
	.cin(gnd),
	.combout(\exec|data_register~72_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~72 .lut_mask = 16'h6F60;
defparam \exec|data_register~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneive_lcell_comb \exec|data_register[5]~47 (
// Equation(s):
// \exec|data_register[5]~47_combout  = (!\control|op_alu [2] & (\control|op_alu [3] & (!\control|op_alu [1] & \control|op_alu [0])))

	.dataa(\control|op_alu [2]),
	.datab(\control|op_alu [3]),
	.datac(\control|op_alu [1]),
	.datad(\control|op_alu [0]),
	.cin(gnd),
	.combout(\exec|data_register[5]~47_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register[5]~47 .lut_mask = 16'h0400;
defparam \exec|data_register[5]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N18
cycloneive_lcell_comb \exec|data_register[5]~58 (
// Equation(s):
// \exec|data_register[5]~58_combout  = ((!\control|op_alu [2] & ((\control|op_alu [1]) # (!\control|op_alu [0])))) # (!\control|op_alu [3])

	.dataa(\control|op_alu [1]),
	.datab(\control|op_alu [3]),
	.datac(\control|op_alu [0]),
	.datad(\control|op_alu [2]),
	.cin(gnd),
	.combout(\exec|data_register[5]~58_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register[5]~58 .lut_mask = 16'h33BF;
defparam \exec|data_register[5]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N10
cycloneive_lcell_comb \exec|data_register[5]~122 (
// Equation(s):
// \exec|data_register[5]~122_combout  = (\control|op_alu [3] & ((\control|op_alu [2]) # ((\exec|alu_src_mux_b|Mux12~0_combout ) # (!\exec|data_register[2]~13_combout ))))

	.dataa(\control|op_alu [2]),
	.datab(\control|op_alu [3]),
	.datac(\exec|data_register[2]~13_combout ),
	.datad(\exec|alu_src_mux_b|Mux12~0_combout ),
	.cin(gnd),
	.combout(\exec|data_register[5]~122_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register[5]~122 .lut_mask = 16'hCC8C;
defparam \exec|data_register[5]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N30
cycloneive_lcell_comb \exec|data_register~68 (
// Equation(s):
// \exec|data_register~68_combout  = (\exec|data_register[2]~28_combout  & ((\exec|data_register[2]~29_combout  & (\exec|alu_src_mux_b|Mux9~0_combout )) # (!\exec|data_register[2]~29_combout  & ((\exec|a|Add1~12_combout ))))) # 
// (!\exec|data_register[2]~28_combout  & (((!\exec|data_register[2]~29_combout ))))

	.dataa(\exec|data_register[2]~28_combout ),
	.datab(\exec|alu_src_mux_b|Mux9~0_combout ),
	.datac(\exec|a|Add1~12_combout ),
	.datad(\exec|data_register[2]~29_combout ),
	.cin(gnd),
	.combout(\exec|data_register~68_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~68 .lut_mask = 16'h88F5;
defparam \exec|data_register~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N4
cycloneive_lcell_comb \exec|data_register~69 (
// Equation(s):
// \exec|data_register~69_combout  = (\exec|data_register[2]~31_combout  & (((\exec|data_register~68_combout )))) # (!\exec|data_register[2]~31_combout  & ((\exec|alu_src_mux_a|Mux9~1_combout  & ((\exec|alu_src_mux_b|Mux9~0_combout ) # 
// (!\exec|data_register~68_combout ))) # (!\exec|alu_src_mux_a|Mux9~1_combout  & (!\exec|data_register~68_combout  & \exec|alu_src_mux_b|Mux9~0_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux9~1_combout ),
	.datab(\exec|data_register[2]~31_combout ),
	.datac(\exec|data_register~68_combout ),
	.datad(\exec|alu_src_mux_b|Mux9~0_combout ),
	.cin(gnd),
	.combout(\exec|data_register~69_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~69 .lut_mask = 16'hE3C2;
defparam \exec|data_register~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneive_lcell_comb \exec|data_register[5]~48 (
// Equation(s):
// \exec|data_register[5]~48_combout  = (\control|op_alu [1] & ((!\exec|alu_src_mux_a|Mux0~1_combout ) # (!\control|op_alu [0])))

	.dataa(gnd),
	.datab(\control|op_alu [0]),
	.datac(\control|op_alu [1]),
	.datad(\exec|alu_src_mux_a|Mux0~1_combout ),
	.cin(gnd),
	.combout(\exec|data_register[5]~48_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register[5]~48 .lut_mask = 16'h30F0;
defparam \exec|data_register[5]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N2
cycloneive_lcell_comb \exec|a|Mux32~26 (
// Equation(s):
// \exec|a|Mux32~26_combout  = (\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_b|Mux14~0_combout  & (\exec|alu_src_mux_a|Mux2~0_combout )) # (!\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_a|Mux4~0_combout )))))

	.dataa(\exec|alu_src_mux_a|Mux2~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux4~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~26_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~26 .lut_mask = 16'hA0C0;
defparam \exec|a|Mux32~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N4
cycloneive_lcell_comb \exec|a|Mux32~38 (
// Equation(s):
// \exec|a|Mux32~38_combout  = (\exec|a|Mux32~9_combout  & ((\exec|a|Mux32~26_combout ) # ((\exec|a|Mux32~15_combout  & !\exec|alu_src_mux_b|Mux15~0_combout ))))

	.dataa(\exec|a|Mux32~9_combout ),
	.datab(\exec|a|Mux32~15_combout ),
	.datac(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datad(\exec|a|Mux32~26_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~38_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~38 .lut_mask = 16'hAA08;
defparam \exec|a|Mux32~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneive_lcell_comb \exec|a|Mux32~28 (
// Equation(s):
// \exec|a|Mux32~28_combout  = (!\control|op_alu_src_a [0] & ((!\exec|alu_src_mux_b|Mux14~0_combout ) # (!\exec|alu_src_mux_b|Mux12~0_combout )))

	.dataa(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datab(gnd),
	.datac(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datad(\control|op_alu_src_a [0]),
	.cin(gnd),
	.combout(\exec|a|Mux32~28_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~28 .lut_mask = 16'h005F;
defparam \exec|a|Mux32~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cycloneive_lcell_comb \exec|a|Mux32~23 (
// Equation(s):
// \exec|a|Mux32~23_combout  = (\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_b|Mux14~0_combout  & (\exec|alu_src_mux_a|Mux6~0_combout )) # (!\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_a|Mux8~0_combout )))))

	.dataa(\exec|alu_src_mux_a|Mux6~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux8~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~23_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~23 .lut_mask = 16'h8C80;
defparam \exec|a|Mux32~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneive_lcell_comb \exec|a|Mux32~13 (
// Equation(s):
// \exec|a|Mux32~13_combout  = (\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_a|Mux7~0_combout ))) # (!\exec|alu_src_mux_b|Mux14~0_combout  & (\exec|alu_src_mux_a|Mux9~0_combout ))

	.dataa(\exec|alu_src_mux_a|Mux9~0_combout ),
	.datab(gnd),
	.datac(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux7~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~13_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~13 .lut_mask = 16'hFA0A;
defparam \exec|a|Mux32~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneive_lcell_comb \exec|a|Mux32~29 (
// Equation(s):
// \exec|a|Mux32~29_combout  = (\exec|a|Mux32~23_combout ) # ((!\exec|alu_src_mux_b|Mux15~0_combout  & \exec|a|Mux32~13_combout ))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datac(\exec|a|Mux32~23_combout ),
	.datad(\exec|a|Mux32~13_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~29_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~29 .lut_mask = 16'hF3F0;
defparam \exec|a|Mux32~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneive_lcell_comb \exec|a|Mux32~30 (
// Equation(s):
// \exec|a|Mux32~30_combout  = (\exec|a|Mux32~28_combout  & ((\exec|alu_src_mux_b|Mux12~0_combout  & (\exec|a|Mux30~13_combout )) # (!\exec|alu_src_mux_b|Mux12~0_combout  & ((\exec|a|Mux32~29_combout )))))

	.dataa(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datab(\exec|a|Mux32~28_combout ),
	.datac(\exec|a|Mux30~13_combout ),
	.datad(\exec|a|Mux32~29_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~30_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~30 .lut_mask = 16'hC480;
defparam \exec|a|Mux32~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneive_lcell_comb \exec|data_register[5]~53 (
// Equation(s):
// \exec|data_register[5]~53_combout  = (\control|op_alu [1] & ((\exec|alu_src_mux_b|Mux13~0_combout ) # ((\control|op_alu [0] & \exec|alu_src_mux_a|Mux0~1_combout ))))

	.dataa(\control|op_alu [1]),
	.datab(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datac(\control|op_alu [0]),
	.datad(\exec|alu_src_mux_a|Mux0~1_combout ),
	.cin(gnd),
	.combout(\exec|data_register[5]~53_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register[5]~53 .lut_mask = 16'hA888;
defparam \exec|data_register[5]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cycloneive_lcell_comb \exec|data_register[5]~121 (
// Equation(s):
// \exec|data_register[5]~121_combout  = (\control|op_alu [1] & (((\control|op_alu [0] & \exec|alu_src_mux_a|Mux0~1_combout )))) # (!\control|op_alu [1] & (!\exec|alu_src_mux_b|Mux12~0_combout ))

	.dataa(\control|op_alu [1]),
	.datab(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datac(\control|op_alu [0]),
	.datad(\exec|alu_src_mux_a|Mux0~1_combout ),
	.cin(gnd),
	.combout(\exec|data_register[5]~121_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register[5]~121 .lut_mask = 16'hB111;
defparam \exec|data_register[5]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cycloneive_lcell_comb \exec|a|Mux30~27 (
// Equation(s):
// \exec|a|Mux30~27_combout  = (!\control|op_alu_src_a [0] & ((\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|alu_src_mux_a|Mux8~0_combout )) # (!\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_a|Mux9~0_combout )))))

	.dataa(\exec|alu_src_mux_a|Mux8~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datac(\exec|alu_src_mux_a|Mux9~0_combout ),
	.datad(\control|op_alu_src_a [0]),
	.cin(gnd),
	.combout(\exec|a|Mux30~27_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~27 .lut_mask = 16'h00B8;
defparam \exec|a|Mux30~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N6
cycloneive_lcell_comb \exec|data_register~63 (
// Equation(s):
// \exec|data_register~63_combout  = (!\control|op_alu_src_a [0] & (!\exec|alu_src_mux_b|Mux15~0_combout  & \exec|alu_src_mux_a|Mux6~0_combout ))

	.dataa(\control|op_alu_src_a [0]),
	.datab(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datac(gnd),
	.datad(\exec|alu_src_mux_a|Mux6~0_combout ),
	.cin(gnd),
	.combout(\exec|data_register~63_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~63 .lut_mask = 16'h1100;
defparam \exec|data_register~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N16
cycloneive_lcell_comb \exec|a|Mux32~27 (
// Equation(s):
// \exec|a|Mux32~27_combout  = (!\control|op_alu_src_a [0] & ((\exec|a|Mux32~26_combout ) # ((!\exec|alu_src_mux_b|Mux15~0_combout  & \exec|a|Mux32~15_combout ))))

	.dataa(\control|op_alu_src_a [0]),
	.datab(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datac(\exec|a|Mux32~15_combout ),
	.datad(\exec|a|Mux32~26_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~27_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~27 .lut_mask = 16'h5510;
defparam \exec|a|Mux32~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N4
cycloneive_lcell_comb \exec|data_register[5]~50 (
// Equation(s):
// \exec|data_register[5]~50_combout  = \exec|alu_src_mux_b|Mux13~0_combout  $ (!\exec|alu_src_mux_b|Mux12~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux12~0_combout ),
	.cin(gnd),
	.combout(\exec|data_register[5]~50_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register[5]~50 .lut_mask = 16'hF00F;
defparam \exec|data_register[5]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneive_lcell_comb \exec|data_register[2]~21 (
// Equation(s):
// \exec|data_register[2]~21_combout  = (\exec|alu_src_mux_b|Mux13~0_combout ) # ((\exec|alu_src_mux_b|Mux14~0_combout  & !\exec|alu_src_mux_b|Mux12~0_combout ))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux12~0_combout ),
	.cin(gnd),
	.combout(\exec|data_register[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register[2]~21 .lut_mask = 16'hF0FC;
defparam \exec|data_register[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneive_lcell_comb \exec|a|Mux32~25 (
// Equation(s):
// \exec|a|Mux32~25_combout  = (\exec|alu_src_mux_b|Mux14~0_combout ) # ((!\control|op_alu_src_a [0] & \exec|a|Mux30~13_combout ))

	.dataa(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datab(gnd),
	.datac(\control|op_alu_src_a [0]),
	.datad(\exec|a|Mux30~13_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~25_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~25 .lut_mask = 16'hAFAA;
defparam \exec|a|Mux32~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cycloneive_lcell_comb \exec|data_register~64 (
// Equation(s):
// \exec|data_register~64_combout  = (\exec|data_register[5]~50_combout  & (((\exec|data_register[2]~21_combout )))) # (!\exec|data_register[5]~50_combout  & ((\exec|data_register[2]~21_combout  & (\exec|a|Mux32~27_combout )) # 
// (!\exec|data_register[2]~21_combout  & ((\exec|a|Mux32~25_combout )))))

	.dataa(\exec|a|Mux32~27_combout ),
	.datab(\exec|data_register[5]~50_combout ),
	.datac(\exec|data_register[2]~21_combout ),
	.datad(\exec|a|Mux32~25_combout ),
	.cin(gnd),
	.combout(\exec|data_register~64_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~64 .lut_mask = 16'hE3E0;
defparam \exec|data_register~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N10
cycloneive_lcell_comb \exec|data_register~65 (
// Equation(s):
// \exec|data_register~65_combout  = (\exec|a|shift~6_combout  & ((\exec|data_register~64_combout  & ((\exec|data_register~63_combout ))) # (!\exec|data_register~64_combout  & (\exec|a|Mux30~27_combout )))) # (!\exec|a|shift~6_combout  & 
// (((\exec|data_register~64_combout ))))

	.dataa(\exec|a|Mux30~27_combout ),
	.datab(\exec|data_register~63_combout ),
	.datac(\exec|a|shift~6_combout ),
	.datad(\exec|data_register~64_combout ),
	.cin(gnd),
	.combout(\exec|data_register~65_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~65 .lut_mask = 16'hCFA0;
defparam \exec|data_register~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
cycloneive_lcell_comb \exec|data_register~66 (
// Equation(s):
// \exec|data_register~66_combout  = (\exec|data_register[5]~53_combout  & (((\exec|data_register~65_combout )) # (!\exec|data_register[5]~121_combout ))) # (!\exec|data_register[5]~53_combout  & (\exec|data_register[5]~121_combout  & 
// (\exec|a|Mux16~7_combout )))

	.dataa(\exec|data_register[5]~53_combout ),
	.datab(\exec|data_register[5]~121_combout ),
	.datac(\exec|a|Mux16~7_combout ),
	.datad(\exec|data_register~65_combout ),
	.cin(gnd),
	.combout(\exec|data_register~66_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~66 .lut_mask = 16'hEA62;
defparam \exec|data_register~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N20
cycloneive_lcell_comb \exec|data_register~67 (
// Equation(s):
// \exec|data_register~67_combout  = (\exec|data_register[5]~48_combout  & ((\exec|data_register~66_combout  & (\exec|a|Mux32~38_combout )) # (!\exec|data_register~66_combout  & ((\exec|a|Mux32~30_combout ))))) # (!\exec|data_register[5]~48_combout  & 
// (((\exec|data_register~66_combout ))))

	.dataa(\exec|data_register[5]~48_combout ),
	.datab(\exec|a|Mux32~38_combout ),
	.datac(\exec|a|Mux32~30_combout ),
	.datad(\exec|data_register~66_combout ),
	.cin(gnd),
	.combout(\exec|data_register~67_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~67 .lut_mask = 16'hDDA0;
defparam \exec|data_register~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N6
cycloneive_lcell_comb \exec|data_register~70 (
// Equation(s):
// \exec|data_register~70_combout  = (\exec|data_register[5]~58_combout  & ((\exec|data_register[5]~122_combout  & ((\exec|data_register~67_combout ))) # (!\exec|data_register[5]~122_combout  & (\exec|data_register~69_combout )))) # 
// (!\exec|data_register[5]~58_combout  & (!\exec|data_register[5]~122_combout ))

	.dataa(\exec|data_register[5]~58_combout ),
	.datab(\exec|data_register[5]~122_combout ),
	.datac(\exec|data_register~69_combout ),
	.datad(\exec|data_register~67_combout ),
	.cin(gnd),
	.combout(\exec|data_register~70_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~70 .lut_mask = 16'hB931;
defparam \exec|data_register~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N12
cycloneive_lcell_comb \exec|data_register~71 (
// Equation(s):
// \exec|data_register~71_combout  = (\exec|data_register[5]~47_combout  & ((\exec|data_register~70_combout  & ((\exec|a|Mux16~5_combout ))) # (!\exec|data_register~70_combout  & (\exec|a|Mux16~4_combout )))) # (!\exec|data_register[5]~47_combout  & 
// (((\exec|data_register~70_combout ))))

	.dataa(\exec|a|Mux16~4_combout ),
	.datab(\exec|a|Mux16~5_combout ),
	.datac(\exec|data_register[5]~47_combout ),
	.datad(\exec|data_register~70_combout ),
	.cin(gnd),
	.combout(\exec|data_register~71_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~71 .lut_mask = 16'hCFA0;
defparam \exec|data_register~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N14
cycloneive_lcell_comb \exec|data_register~73 (
// Equation(s):
// \exec|data_register~73_combout  = (\exec|data_register[2]~14_combout  & ((\exec|data_register~71_combout ))) # (!\exec|data_register[2]~14_combout  & (\exec|data_register~72_combout ))

	.dataa(gnd),
	.datab(\exec|data_register[2]~14_combout ),
	.datac(\exec|data_register~72_combout ),
	.datad(\exec|data_register~71_combout ),
	.cin(gnd),
	.combout(\exec|data_register~73_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~73 .lut_mask = 16'hFC30;
defparam \exec|data_register~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N15
dffeas \exec|data_register[6] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\exec|data_register~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\exec|data_register~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec|data_register [6]),
	.prn(vcc));
// synopsys translate_off
defparam \exec|data_register[6] .is_wysiwyg = "true";
defparam \exec|data_register[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N8
cycloneive_lcell_comb \fetch_mem_access|program_counter~13 (
// Equation(s):
// \fetch_mem_access|program_counter~13_combout  = (\control|op_res [0] & ((\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [6]))) # (!\control|op_res [0] & (\exec|data_register [6]))

	.dataa(gnd),
	.datab(\exec|data_register [6]),
	.datac(\control|op_res [0]),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\fetch_mem_access|program_counter~13_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|program_counter~13 .lut_mask = 16'hFC0C;
defparam \fetch_mem_access|program_counter~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cycloneive_lcell_comb \fetch_mem_access|program_counter~14 (
// Equation(s):
// \fetch_mem_access|program_counter~14_combout  = (\control|op_branch~combout  & ((\fetch_mem_access|program_counter~13_combout ))) # (!\control|op_branch~combout  & (\fetch_mem_access|program_counter_pre [6]))

	.dataa(\fetch_mem_access|program_counter_pre [6]),
	.datab(gnd),
	.datac(\fetch_mem_access|program_counter~13_combout ),
	.datad(\control|op_branch~combout ),
	.cin(gnd),
	.combout(\fetch_mem_access|program_counter~14_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|program_counter~14 .lut_mask = 16'hF0AA;
defparam \fetch_mem_access|program_counter~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N27
dffeas \fetch_mem_access|program_counter[6] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|program_counter~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\fetch_mem_access|program_counter[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|program_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|program_counter[6] .is_wysiwyg = "true";
defparam \fetch_mem_access|program_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
cycloneive_lcell_comb \fetch_mem_access|mem_address_mux|res[6]~6 (
// Equation(s):
// \fetch_mem_access|mem_address_mux|res[6]~6_combout  = (\control|op_mem_src~q  & ((\exec|data_register [6]))) # (!\control|op_mem_src~q  & (\fetch_mem_access|program_counter [6]))

	.dataa(\fetch_mem_access|program_counter [6]),
	.datab(gnd),
	.datac(\control|op_mem_src~q ),
	.datad(\exec|data_register [6]),
	.cin(gnd),
	.combout(\fetch_mem_access|mem_address_mux|res[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|mem_address_mux|res[6]~6 .lut_mask = 16'hFA0A;
defparam \fetch_mem_access|mem_address_mux|res[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y10_N0
cycloneive_ram_block \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\control|op_mem_write~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\decode|ar [11],\decode|ar [10]}),
	.portaaddr({\fetch_mem_access|mem_address_mux|res[11]~11_combout ,\fetch_mem_access|mem_address_mux|res[10]~10_combout ,\fetch_mem_access|mem_address_mux|res[9]~9_combout ,\fetch_mem_access|mem_address_mux|res[8]~8_combout ,
\fetch_mem_access|mem_address_mux|res[7]~7_combout ,\fetch_mem_access|mem_address_mux|res[6]~6_combout ,\fetch_mem_access|mem_address_mux|res[5]~5_combout ,\fetch_mem_access|mem_address_mux|res[4]~4_combout ,\fetch_mem_access|mem_address_mux|res[3]~3_combout ,
\fetch_mem_access|mem_address_mux|res[2]~2_combout ,\fetch_mem_access|mem_address_mux|res[1]~1_combout ,\fetch_mem_access|mem_address_mux|res[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a10 .init_file = "LD_ST.mif";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "p1_fetch_p4_mem_access:fetch_mem_access|main_memory:memory|altsyncram:altsyncram_component|altsyncram_b8i1:auto_generated|ALTSYNCRAM";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000035;
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneive_lcell_comb \fetch_mem_access|instruction_register~11 (
// Equation(s):
// \fetch_mem_access|instruction_register~11_combout  = (\reset~input_o  & \fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [10])

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\fetch_mem_access|instruction_register~11_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|instruction_register~11 .lut_mask = 16'hAA00;
defparam \fetch_mem_access|instruction_register~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N5
dffeas \fetch_mem_access|instruction_register[10] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|instruction_register~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch_mem_access|instruction_register[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|instruction_register [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|instruction_register[10] .is_wysiwyg = "true";
defparam \fetch_mem_access|instruction_register[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneive_lcell_comb \control|comb~5 (
// Equation(s):
// \control|comb~5_combout  = (!\fetch_mem_access|instruction_register [14] & (\fetch_mem_access|instruction_register [15] & ((\control|always1~0_combout ) # (\fetch_mem_access|instruction_register [10]))))

	.dataa(\control|always1~0_combout ),
	.datab(\fetch_mem_access|instruction_register [14]),
	.datac(\fetch_mem_access|instruction_register [10]),
	.datad(\fetch_mem_access|instruction_register [15]),
	.cin(gnd),
	.combout(\control|comb~5_combout ),
	.cout());
// synopsys translate_off
defparam \control|comb~5 .lut_mask = 16'h3200;
defparam \control|comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneive_lcell_comb \control|always1~1 (
// Equation(s):
// \control|always1~1_combout  = (\fetch_mem_access|instruction_register [15] & !\fetch_mem_access|instruction_register [14])

	.dataa(gnd),
	.datab(\fetch_mem_access|instruction_register [15]),
	.datac(gnd),
	.datad(\fetch_mem_access|instruction_register [14]),
	.cin(gnd),
	.combout(\control|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|always1~1 .lut_mask = 16'h00CC;
defparam \control|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneive_lcell_comb \control|op_alu_src_a[1] (
// Equation(s):
// \control|op_alu_src_a [1] = (\control|always1~1_combout  & ((\control|comb~5_combout ) # (\control|op_alu_src_a [1])))

	.dataa(\control|comb~5_combout ),
	.datab(gnd),
	.datac(\control|always1~1_combout ),
	.datad(\control|op_alu_src_a [1]),
	.cin(gnd),
	.combout(\control|op_alu_src_a [1]),
	.cout());
// synopsys translate_off
defparam \control|op_alu_src_a[1] .lut_mask = 16'hF0A0;
defparam \control|op_alu_src_a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux10~1 (
// Equation(s):
// \exec|alu_src_mux_a|Mux10~1_combout  = (!\control|op_alu_src_a [0] & ((\control|op_alu_src_a [1] & (\fetch_mem_access|program_counter_pre [5])) # (!\control|op_alu_src_a [1] & ((\decode|br [5])))))

	.dataa(\fetch_mem_access|program_counter_pre [5]),
	.datab(\control|op_alu_src_a [1]),
	.datac(\control|op_alu_src_a [0]),
	.datad(\decode|br [5]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux10~1 .lut_mask = 16'h0B08;
defparam \exec|alu_src_mux_a|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N8
cycloneive_lcell_comb \exec|data_register~61 (
// Equation(s):
// \exec|data_register~61_combout  = (\control|op_alu [2] & (\exec|alu_src_mux_a|Mux10~1_combout  $ ((\exec|alu_src_mux_b|Mux10~0_combout )))) # (!\control|op_alu [2] & (((\exec|a|Add0~10_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux10~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux10~0_combout ),
	.datac(\control|op_alu [2]),
	.datad(\exec|a|Add0~10_combout ),
	.cin(gnd),
	.combout(\exec|data_register~61_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~61 .lut_mask = 16'h6F60;
defparam \exec|data_register~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N0
cycloneive_lcell_comb \exec|data_register~56 (
// Equation(s):
// \exec|data_register~56_combout  = (\exec|data_register[2]~29_combout  & (\exec|alu_src_mux_b|Mux10~0_combout  & (\exec|data_register[2]~28_combout ))) # (!\exec|data_register[2]~29_combout  & (((\exec|a|Add1~10_combout ) # 
// (!\exec|data_register[2]~28_combout ))))

	.dataa(\exec|data_register[2]~29_combout ),
	.datab(\exec|alu_src_mux_b|Mux10~0_combout ),
	.datac(\exec|data_register[2]~28_combout ),
	.datad(\exec|a|Add1~10_combout ),
	.cin(gnd),
	.combout(\exec|data_register~56_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~56 .lut_mask = 16'hD585;
defparam \exec|data_register~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
cycloneive_lcell_comb \exec|data_register~57 (
// Equation(s):
// \exec|data_register~57_combout  = (\exec|data_register[2]~31_combout  & (((\exec|data_register~56_combout )))) # (!\exec|data_register[2]~31_combout  & ((\exec|alu_src_mux_a|Mux10~1_combout  & ((\exec|alu_src_mux_b|Mux10~0_combout ) # 
// (!\exec|data_register~56_combout ))) # (!\exec|alu_src_mux_a|Mux10~1_combout  & (\exec|alu_src_mux_b|Mux10~0_combout  & !\exec|data_register~56_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux10~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux10~0_combout ),
	.datac(\exec|data_register[2]~31_combout ),
	.datad(\exec|data_register~56_combout ),
	.cin(gnd),
	.combout(\exec|data_register~57_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~57 .lut_mask = 16'hF80E;
defparam \exec|data_register~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cycloneive_lcell_comb \exec|a|Mux32~10 (
// Equation(s):
// \exec|a|Mux32~10_combout  = (!\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_b|Mux14~0_combout  & (\exec|alu_src_mux_a|Mux8~0_combout )) # (!\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_a|Mux10~0_combout )))))

	.dataa(\exec|alu_src_mux_a|Mux8~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux10~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~10_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~10 .lut_mask = 16'h0A0C;
defparam \exec|a|Mux32~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneive_lcell_comb \exec|a|Mux45~0 (
// Equation(s):
// \exec|a|Mux45~0_combout  = (\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_b|Mux12~0_combout  & (\exec|alu_src_mux_b|Mux14~0_combout )) # (!\exec|alu_src_mux_b|Mux12~0_combout  & ((\exec|a|Mux32~13_combout )))))

	.dataa(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datad(\exec|a|Mux32~13_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux45~0 .lut_mask = 16'h8C80;
defparam \exec|a|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneive_lcell_comb \exec|a|Mux45~1 (
// Equation(s):
// \exec|a|Mux45~1_combout  = (\exec|alu_src_mux_b|Mux12~0_combout  & (\exec|a|Mux32~12_combout  & ((!\exec|a|Mux45~0_combout )))) # (!\exec|alu_src_mux_b|Mux12~0_combout  & (((\exec|a|Mux32~10_combout ) # (\exec|a|Mux45~0_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datab(\exec|a|Mux32~12_combout ),
	.datac(\exec|a|Mux32~10_combout ),
	.datad(\exec|a|Mux45~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux45~1 .lut_mask = 16'h55D8;
defparam \exec|a|Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneive_lcell_comb \exec|a|Mux33~0 (
// Equation(s):
// \exec|a|Mux33~0_combout  = (!\control|op_alu_src_a [0] & \exec|a|Mux45~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control|op_alu_src_a [0]),
	.datad(\exec|a|Mux45~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux33~0 .lut_mask = 16'h0F00;
defparam \exec|a|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N12
cycloneive_lcell_comb \exec|data_register~49 (
// Equation(s):
// \exec|data_register~49_combout  = (\exec|alu_src_mux_a|Mux7~0_combout  & (!\exec|alu_src_mux_b|Mux15~0_combout  & !\control|op_alu_src_a [0]))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_a|Mux7~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datad(\control|op_alu_src_a [0]),
	.cin(gnd),
	.combout(\exec|data_register~49_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~49 .lut_mask = 16'h000C;
defparam \exec|data_register~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
cycloneive_lcell_comb \exec|a|Mux30~26 (
// Equation(s):
// \exec|a|Mux30~26_combout  = (!\control|op_alu_src_a [0] & ((\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_a|Mux9~0_combout ))) # (!\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|alu_src_mux_a|Mux10~0_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux10~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux9~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datad(\control|op_alu_src_a [0]),
	.cin(gnd),
	.combout(\exec|a|Mux30~26_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~26 .lut_mask = 16'h00CA;
defparam \exec|a|Mux30~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cycloneive_lcell_comb \exec|a|Mux32~18 (
// Equation(s):
// \exec|a|Mux32~18_combout  = (!\control|op_alu_src_a [0] & ((\exec|a|Mux32~14_combout ) # ((\exec|alu_src_mux_b|Mux15~0_combout  & \exec|a|Mux32~15_combout ))))

	.dataa(\control|op_alu_src_a [0]),
	.datab(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datac(\exec|a|Mux32~14_combout ),
	.datad(\exec|a|Mux32~15_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~18_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~18 .lut_mask = 16'h5450;
defparam \exec|a|Mux32~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cycloneive_lcell_comb \exec|data_register~51 (
// Equation(s):
// \exec|data_register~51_combout  = (\exec|data_register[2]~21_combout  & (((\exec|data_register[5]~50_combout ) # (\exec|a|Mux32~18_combout )))) # (!\exec|data_register[2]~21_combout  & (\exec|a|Mux32~22_combout  & (!\exec|data_register[5]~50_combout )))

	.dataa(\exec|a|Mux32~22_combout ),
	.datab(\exec|data_register[2]~21_combout ),
	.datac(\exec|data_register[5]~50_combout ),
	.datad(\exec|a|Mux32~18_combout ),
	.cin(gnd),
	.combout(\exec|data_register~51_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~51 .lut_mask = 16'hCEC2;
defparam \exec|data_register~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cycloneive_lcell_comb \exec|data_register~52 (
// Equation(s):
// \exec|data_register~52_combout  = (\exec|a|shift~6_combout  & ((\exec|data_register~51_combout  & (\exec|data_register~49_combout )) # (!\exec|data_register~51_combout  & ((\exec|a|Mux30~26_combout ))))) # (!\exec|a|shift~6_combout  & 
// (((\exec|data_register~51_combout ))))

	.dataa(\exec|data_register~49_combout ),
	.datab(\exec|a|Mux30~26_combout ),
	.datac(\exec|a|shift~6_combout ),
	.datad(\exec|data_register~51_combout ),
	.cin(gnd),
	.combout(\exec|data_register~52_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~52 .lut_mask = 16'hAFC0;
defparam \exec|data_register~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N28
cycloneive_lcell_comb \exec|data_register~54 (
// Equation(s):
// \exec|data_register~54_combout  = (\exec|data_register[5]~53_combout  & (((\exec|data_register~52_combout )) # (!\exec|data_register[5]~121_combout ))) # (!\exec|data_register[5]~53_combout  & (\exec|data_register[5]~121_combout  & 
// ((\exec|a|Mux2~21_combout ))))

	.dataa(\exec|data_register[5]~53_combout ),
	.datab(\exec|data_register[5]~121_combout ),
	.datac(\exec|data_register~52_combout ),
	.datad(\exec|a|Mux2~21_combout ),
	.cin(gnd),
	.combout(\exec|data_register~54_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~54 .lut_mask = 16'hE6A2;
defparam \exec|data_register~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N18
cycloneive_lcell_comb \exec|data_register~55 (
// Equation(s):
// \exec|data_register~55_combout  = (\exec|data_register[5]~48_combout  & ((\exec|data_register~54_combout  & (\exec|a|Mux33~1_combout )) # (!\exec|data_register~54_combout  & ((\exec|a|Mux33~0_combout ))))) # (!\exec|data_register[5]~48_combout  & 
// (((\exec|data_register~54_combout ))))

	.dataa(\exec|data_register[5]~48_combout ),
	.datab(\exec|a|Mux33~1_combout ),
	.datac(\exec|a|Mux33~0_combout ),
	.datad(\exec|data_register~54_combout ),
	.cin(gnd),
	.combout(\exec|data_register~55_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~55 .lut_mask = 16'hDDA0;
defparam \exec|data_register~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
cycloneive_lcell_comb \exec|data_register~59 (
// Equation(s):
// \exec|data_register~59_combout  = (\exec|data_register[5]~58_combout  & ((\exec|data_register[5]~122_combout  & ((\exec|data_register~55_combout ))) # (!\exec|data_register[5]~122_combout  & (\exec|data_register~57_combout )))) # 
// (!\exec|data_register[5]~58_combout  & (!\exec|data_register[5]~122_combout ))

	.dataa(\exec|data_register[5]~58_combout ),
	.datab(\exec|data_register[5]~122_combout ),
	.datac(\exec|data_register~57_combout ),
	.datad(\exec|data_register~55_combout ),
	.cin(gnd),
	.combout(\exec|data_register~59_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~59 .lut_mask = 16'hB931;
defparam \exec|data_register~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N2
cycloneive_lcell_comb \exec|data_register~60 (
// Equation(s):
// \exec|data_register~60_combout  = (\exec|data_register[5]~47_combout  & ((\exec|data_register~59_combout  & (\exec|a|Mux2~19_combout )) # (!\exec|data_register~59_combout  & ((\exec|a|Mux2~18_combout ))))) # (!\exec|data_register[5]~47_combout  & 
// (((\exec|data_register~59_combout ))))

	.dataa(\exec|a|Mux2~19_combout ),
	.datab(\exec|data_register[5]~47_combout ),
	.datac(\exec|a|Mux2~18_combout ),
	.datad(\exec|data_register~59_combout ),
	.cin(gnd),
	.combout(\exec|data_register~60_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~60 .lut_mask = 16'hBBC0;
defparam \exec|data_register~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N16
cycloneive_lcell_comb \exec|data_register~62 (
// Equation(s):
// \exec|data_register~62_combout  = (\exec|data_register[2]~14_combout  & ((\exec|data_register~60_combout ))) # (!\exec|data_register[2]~14_combout  & (\exec|data_register~61_combout ))

	.dataa(gnd),
	.datab(\exec|data_register[2]~14_combout ),
	.datac(\exec|data_register~61_combout ),
	.datad(\exec|data_register~60_combout ),
	.cin(gnd),
	.combout(\exec|data_register~62_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~62 .lut_mask = 16'hFC30;
defparam \exec|data_register~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N17
dffeas \exec|data_register[5] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\exec|data_register~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\exec|data_register~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec|data_register [5]),
	.prn(vcc));
// synopsys translate_off
defparam \exec|data_register[5] .is_wysiwyg = "true";
defparam \exec|data_register[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneive_lcell_comb \fetch_mem_access|mem_address_mux|res[5]~5 (
// Equation(s):
// \fetch_mem_access|mem_address_mux|res[5]~5_combout  = (\control|op_mem_src~q  & (\exec|data_register [5])) # (!\control|op_mem_src~q  & ((\fetch_mem_access|program_counter [5])))

	.dataa(\control|op_mem_src~q ),
	.datab(\exec|data_register [5]),
	.datac(\fetch_mem_access|program_counter [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\fetch_mem_access|mem_address_mux|res[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|mem_address_mux|res[5]~5 .lut_mask = 16'hD8D8;
defparam \fetch_mem_access|mem_address_mux|res[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneive_lcell_comb \decode|ar~16 (
// Equation(s):
// \decode|ar~16_combout  = (\fetch_mem_access|instruction_register [11] & (((\fetch_mem_access|instruction_register [12])))) # (!\fetch_mem_access|instruction_register [11] & ((\fetch_mem_access|instruction_register [12] & (\decode|r6 [3])) # 
// (!\fetch_mem_access|instruction_register [12] & ((\decode|r4 [3])))))

	.dataa(\fetch_mem_access|instruction_register [11]),
	.datab(\decode|r6 [3]),
	.datac(\decode|r4 [3]),
	.datad(\fetch_mem_access|instruction_register [12]),
	.cin(gnd),
	.combout(\decode|ar~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~16 .lut_mask = 16'hEE50;
defparam \decode|ar~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N12
cycloneive_lcell_comb \decode|ar~17 (
// Equation(s):
// \decode|ar~17_combout  = (\fetch_mem_access|instruction_register [11] & ((\decode|ar~16_combout  & (\decode|r7 [3])) # (!\decode|ar~16_combout  & ((\decode|r5 [3]))))) # (!\fetch_mem_access|instruction_register [11] & (((\decode|ar~16_combout ))))

	.dataa(\decode|r7 [3]),
	.datab(\fetch_mem_access|instruction_register [11]),
	.datac(\decode|r5 [3]),
	.datad(\decode|ar~16_combout ),
	.cin(gnd),
	.combout(\decode|ar~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~17 .lut_mask = 16'hBBC0;
defparam \decode|ar~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N26
cycloneive_lcell_comb \decode|ar~18 (
// Equation(s):
// \decode|ar~18_combout  = (\fetch_mem_access|instruction_register [12] & (((\fetch_mem_access|instruction_register [11])))) # (!\fetch_mem_access|instruction_register [12] & ((\fetch_mem_access|instruction_register [11] & ((\decode|r1 [3]))) # 
// (!\fetch_mem_access|instruction_register [11] & (\decode|r0 [3]))))

	.dataa(\decode|r0 [3]),
	.datab(\decode|r1 [3]),
	.datac(\fetch_mem_access|instruction_register [12]),
	.datad(\fetch_mem_access|instruction_register [11]),
	.cin(gnd),
	.combout(\decode|ar~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~18 .lut_mask = 16'hFC0A;
defparam \decode|ar~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneive_lcell_comb \decode|ar~19 (
// Equation(s):
// \decode|ar~19_combout  = (\decode|ar~18_combout  & (((\decode|r3 [3])) # (!\fetch_mem_access|instruction_register [12]))) # (!\decode|ar~18_combout  & (\fetch_mem_access|instruction_register [12] & (\decode|r2 [3])))

	.dataa(\decode|ar~18_combout ),
	.datab(\fetch_mem_access|instruction_register [12]),
	.datac(\decode|r2 [3]),
	.datad(\decode|r3 [3]),
	.cin(gnd),
	.combout(\decode|ar~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~19 .lut_mask = 16'hEA62;
defparam \decode|ar~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneive_lcell_comb \decode|ar~20 (
// Equation(s):
// \decode|ar~20_combout  = (\fetch_mem_access|instruction_register [13] & (\decode|ar~17_combout )) # (!\fetch_mem_access|instruction_register [13] & ((\decode|ar~19_combout )))

	.dataa(\decode|ar~17_combout ),
	.datab(\fetch_mem_access|instruction_register [13]),
	.datac(gnd),
	.datad(\decode|ar~19_combout ),
	.cin(gnd),
	.combout(\decode|ar~20_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~20 .lut_mask = 16'hBB88;
defparam \decode|ar~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N1
dffeas \decode|ar[3] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|ar~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ar [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ar[3] .is_wysiwyg = "true";
defparam \decode|ar[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y13_N0
cycloneive_ram_block \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\control|op_mem_write~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\decode|ar [3],\decode|ar [2]}),
	.portaaddr({\fetch_mem_access|mem_address_mux|res[11]~11_combout ,\fetch_mem_access|mem_address_mux|res[10]~10_combout ,\fetch_mem_access|mem_address_mux|res[9]~9_combout ,\fetch_mem_access|mem_address_mux|res[8]~8_combout ,
\fetch_mem_access|mem_address_mux|res[7]~7_combout ,\fetch_mem_access|mem_address_mux|res[6]~6_combout ,\fetch_mem_access|mem_address_mux|res[5]~5_combout ,\fetch_mem_access|mem_address_mux|res[4]~4_combout ,\fetch_mem_access|mem_address_mux|res[3]~3_combout ,
\fetch_mem_access|mem_address_mux|res[2]~2_combout ,\fetch_mem_access|mem_address_mux|res[1]~1_combout ,\fetch_mem_access|mem_address_mux|res[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a2 .init_file = "LD_ST.mif";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "p1_fetch_p4_mem_access:fetch_mem_access|main_memory:memory|altsyncram:altsyncram_component|altsyncram_b8i1:auto_generated|ALTSYNCRAM";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cycloneive_lcell_comb \fetch_mem_access|instruction_register~4 (
// Equation(s):
// \fetch_mem_access|instruction_register~4_combout  = (\reset~input_o  & \fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [3])

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\fetch_mem_access|instruction_register~4_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|instruction_register~4 .lut_mask = 16'hAA00;
defparam \fetch_mem_access|instruction_register~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N17
dffeas \fetch_mem_access|instruction_register[3] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|instruction_register~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch_mem_access|instruction_register[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|instruction_register [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|instruction_register[3] .is_wysiwyg = "true";
defparam \fetch_mem_access|instruction_register[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N18
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux12~0 (
// Equation(s):
// \exec|alu_src_mux_b|Mux12~0_combout  = (\control|op_alu_src_b [1] & (((\decode|ar [3] & !\control|op_alu_src_b [0])))) # (!\control|op_alu_src_b [1] & (\fetch_mem_access|instruction_register [3]))

	.dataa(\fetch_mem_access|instruction_register [3]),
	.datab(\decode|ar [3]),
	.datac(\control|op_alu_src_b [0]),
	.datad(\control|op_alu_src_b [1]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux12~0 .lut_mask = 16'h0CAA;
defparam \exec|alu_src_mux_b|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N24
cycloneive_lcell_comb \exec|a|concat~1 (
// Equation(s):
// \exec|a|concat~1_combout  = \exec|alu_src_mux_b|Mux12~0_combout  $ (\exec|alu_src_mux_a|Mux12~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux12~1_combout ),
	.cin(gnd),
	.combout(\exec|a|concat~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|concat~1 .lut_mask = 16'h0FF0;
defparam \exec|a|concat~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N2
cycloneive_lcell_comb \exec|data_register~43 (
// Equation(s):
// \exec|data_register~43_combout  = (\exec|data_register[2]~28_combout  & ((\exec|data_register[2]~29_combout  & (\exec|alu_src_mux_b|Mux12~0_combout )) # (!\exec|data_register[2]~29_combout  & ((\exec|a|Add1~6_combout ))))) # 
// (!\exec|data_register[2]~28_combout  & (((!\exec|data_register[2]~29_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datab(\exec|data_register[2]~28_combout ),
	.datac(\exec|data_register[2]~29_combout ),
	.datad(\exec|a|Add1~6_combout ),
	.cin(gnd),
	.combout(\exec|data_register~43_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~43 .lut_mask = 16'h8F83;
defparam \exec|data_register~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cycloneive_lcell_comb \exec|data_register~44 (
// Equation(s):
// \exec|data_register~44_combout  = (\exec|data_register[2]~31_combout  & (((\exec|data_register~43_combout )))) # (!\exec|data_register[2]~31_combout  & ((\exec|alu_src_mux_a|Mux12~1_combout  & ((\exec|alu_src_mux_b|Mux12~0_combout ) # 
// (!\exec|data_register~43_combout ))) # (!\exec|alu_src_mux_a|Mux12~1_combout  & (\exec|alu_src_mux_b|Mux12~0_combout  & !\exec|data_register~43_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux12~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datac(\exec|data_register[2]~31_combout ),
	.datad(\exec|data_register~43_combout ),
	.cin(gnd),
	.combout(\exec|data_register~44_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~44 .lut_mask = 16'hF80E;
defparam \exec|data_register~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cycloneive_lcell_comb \exec|a|Mux15~1 (
// Equation(s):
// \exec|a|Mux15~1_combout  = (!\control|op_alu_src_a [0] & ((\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|a|Mux2~16_combout ))) # (!\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|a|Mux2~17_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datab(\control|op_alu_src_a [0]),
	.datac(\exec|a|Mux2~17_combout ),
	.datad(\exec|a|Mux2~16_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux15~1 .lut_mask = 16'h3210;
defparam \exec|a|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cycloneive_lcell_comb \exec|a|Mux15~0 (
// Equation(s):
// \exec|a|Mux15~0_combout  = (!\control|op_alu_src_a [0] & ((\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|a|Mux2~13_combout ))) # (!\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|a|Mux2~15_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datab(\exec|a|Mux2~15_combout ),
	.datac(\control|op_alu_src_a [0]),
	.datad(\exec|a|Mux2~13_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux15~0 .lut_mask = 16'h0E04;
defparam \exec|a|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cycloneive_lcell_comb \exec|data_register[2]~24 (
// Equation(s):
// \exec|data_register[2]~24_combout  = (\control|op_alu [1]) # ((!\control|op_alu [0] & !\exec|alu_src_mux_b|Mux12~0_combout ))

	.dataa(gnd),
	.datab(\control|op_alu [0]),
	.datac(\control|op_alu [1]),
	.datad(\exec|alu_src_mux_b|Mux12~0_combout ),
	.cin(gnd),
	.combout(\exec|data_register[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register[2]~24 .lut_mask = 16'hF0F3;
defparam \exec|data_register[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cycloneive_lcell_comb \exec|a|Mux15~2 (
// Equation(s):
// \exec|a|Mux15~2_combout  = (!\exec|alu_src_mux_b|Mux13~0_combout  & (!\control|op_alu_src_a [0] & \exec|a|Mux2~15_combout ))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datac(\control|op_alu_src_a [0]),
	.datad(\exec|a|Mux2~15_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux15~2 .lut_mask = 16'h0300;
defparam \exec|a|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cycloneive_lcell_comb \exec|a|Mux30~25 (
// Equation(s):
// \exec|a|Mux30~25_combout  = (!\control|op_alu_src_a [0] & ((\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|alu_src_mux_a|Mux11~0_combout )) # (!\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_a|Mux12~0_combout )))))

	.dataa(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux11~0_combout ),
	.datac(\exec|alu_src_mux_a|Mux12~0_combout ),
	.datad(\control|op_alu_src_a [0]),
	.cin(gnd),
	.combout(\exec|a|Mux30~25_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~25 .lut_mask = 16'h00D8;
defparam \exec|a|Mux30~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneive_lcell_comb \exec|a|Mux35~0 (
// Equation(s):
// \exec|a|Mux35~0_combout  = (\exec|a|Mux39~0_combout  & ((\exec|alu_src_mux_b|Mux12~0_combout  & ((!\exec|a|Mux32~37_combout ))) # (!\exec|alu_src_mux_b|Mux12~0_combout  & (!\control|op_alu_src_a [0]))))

	.dataa(\control|op_alu_src_a [0]),
	.datab(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datac(\exec|a|Mux32~37_combout ),
	.datad(\exec|a|Mux39~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux35~0 .lut_mask = 16'h1D00;
defparam \exec|a|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N16
cycloneive_lcell_comb \exec|data_register[2]~15 (
// Equation(s):
// \exec|data_register[2]~15_combout  = (\control|op_alu [0] & \exec|alu_src_mux_a|Mux0~1_combout )

	.dataa(gnd),
	.datab(\control|op_alu [0]),
	.datac(gnd),
	.datad(\exec|alu_src_mux_a|Mux0~1_combout ),
	.cin(gnd),
	.combout(\exec|data_register[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register[2]~15 .lut_mask = 16'hCC00;
defparam \exec|data_register[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N2
cycloneive_lcell_comb \exec|data_register[2]~16 (
// Equation(s):
// \exec|data_register[2]~16_combout  = (\exec|alu_src_mux_b|Mux13~0_combout  & (((!\exec|data_register[2]~15_combout )))) # (!\exec|alu_src_mux_b|Mux13~0_combout  & (!\exec|alu_src_mux_b|Mux14~0_combout  & (!\exec|alu_src_mux_b|Mux12~0_combout )))

	.dataa(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datad(\exec|data_register[2]~15_combout ),
	.cin(gnd),
	.combout(\exec|data_register[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register[2]~16 .lut_mask = 16'h01CD;
defparam \exec|data_register[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneive_lcell_comb \exec|a|Mux32~34 (
// Equation(s):
// \exec|a|Mux32~34_combout  = (\exec|alu_src_mux_a|Mux0~1_combout ) # ((\exec|alu_src_mux_b|Mux15~0_combout ) # (\exec|alu_src_mux_b|Mux14~0_combout ))

	.dataa(\exec|alu_src_mux_a|Mux0~1_combout ),
	.datab(gnd),
	.datac(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~34_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~34 .lut_mask = 16'hFFFA;
defparam \exec|a|Mux32~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneive_lcell_comb \exec|data_register[2]~17 (
// Equation(s):
// \exec|data_register[2]~17_combout  = (\control|op_alu [0] & (\exec|alu_src_mux_b|Mux13~0_combout  & \exec|alu_src_mux_a|Mux0~1_combout ))

	.dataa(gnd),
	.datab(\control|op_alu [0]),
	.datac(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux0~1_combout ),
	.cin(gnd),
	.combout(\exec|data_register[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register[2]~17 .lut_mask = 16'hC000;
defparam \exec|data_register[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneive_lcell_comb \exec|a|Mux32~33 (
// Equation(s):
// \exec|a|Mux32~33_combout  = (!\control|op_alu_src_a [0] & ((\exec|a|Mux32~31_combout ) # (\exec|a|Mux32~32_combout )))

	.dataa(gnd),
	.datab(\control|op_alu_src_a [0]),
	.datac(\exec|a|Mux32~31_combout ),
	.datad(\exec|a|Mux32~32_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~33_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~33 .lut_mask = 16'h3330;
defparam \exec|a|Mux32~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneive_lcell_comb \exec|data_register[2]~18 (
// Equation(s):
// \exec|data_register[2]~18_combout  = (((\exec|alu_src_mux_b|Mux12~0_combout  & \exec|alu_src_mux_b|Mux13~0_combout )) # (!\exec|alu_src_mux_a|Mux0~1_combout )) # (!\control|op_alu [0])

	.dataa(\control|op_alu [0]),
	.datab(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux0~1_combout ),
	.cin(gnd),
	.combout(\exec|data_register[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register[2]~18 .lut_mask = 16'hD5FF;
defparam \exec|data_register[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
cycloneive_lcell_comb \exec|data_register[2]~120 (
// Equation(s):
// \exec|data_register[2]~120_combout  = (((!\exec|alu_src_mux_b|Mux15~0_combout  & !\exec|alu_src_mux_b|Mux13~0_combout )) # (!\exec|alu_src_mux_a|Mux0~1_combout )) # (!\control|op_alu [0])

	.dataa(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datab(\control|op_alu [0]),
	.datac(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux0~1_combout ),
	.cin(gnd),
	.combout(\exec|data_register[2]~120_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register[2]~120 .lut_mask = 16'h37FF;
defparam \exec|data_register[2]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneive_lcell_comb \exec|data_register~37 (
// Equation(s):
// \exec|data_register~37_combout  = (\exec|data_register[2]~18_combout  & (((\exec|a|Mux30~26_combout ) # (!\exec|data_register[2]~120_combout )))) # (!\exec|data_register[2]~18_combout  & (\exec|alu_src_mux_a|Mux9~1_combout  & 
// ((\exec|data_register[2]~120_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux9~1_combout ),
	.datab(\exec|data_register[2]~18_combout ),
	.datac(\exec|a|Mux30~26_combout ),
	.datad(\exec|data_register[2]~120_combout ),
	.cin(gnd),
	.combout(\exec|data_register~37_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~37 .lut_mask = 16'hE2CC;
defparam \exec|data_register~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneive_lcell_comb \exec|data_register~38 (
// Equation(s):
// \exec|data_register~38_combout  = (\exec|data_register[2]~17_combout  & ((\exec|data_register~37_combout  & (\exec|a|Mux32~34_combout )) # (!\exec|data_register~37_combout  & ((\exec|a|Mux32~33_combout ))))) # (!\exec|data_register[2]~17_combout  & 
// (((\exec|data_register~37_combout ))))

	.dataa(\exec|a|Mux32~34_combout ),
	.datab(\exec|data_register[2]~17_combout ),
	.datac(\exec|a|Mux32~33_combout ),
	.datad(\exec|data_register~37_combout ),
	.cin(gnd),
	.combout(\exec|data_register~38_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~38 .lut_mask = 16'hBBC0;
defparam \exec|data_register~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneive_lcell_comb \exec|data_register~39 (
// Equation(s):
// \exec|data_register~39_combout  = (\exec|data_register[2]~21_combout  & (((\exec|data_register[2]~16_combout ) # (\exec|data_register~38_combout )))) # (!\exec|data_register[2]~21_combout  & (\exec|a|Mux32~36_combout  & (!\exec|data_register[2]~16_combout 
// )))

	.dataa(\exec|data_register[2]~21_combout ),
	.datab(\exec|a|Mux32~36_combout ),
	.datac(\exec|data_register[2]~16_combout ),
	.datad(\exec|data_register~38_combout ),
	.cin(gnd),
	.combout(\exec|data_register~39_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~39 .lut_mask = 16'hAEA4;
defparam \exec|data_register~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneive_lcell_comb \exec|data_register~40 (
// Equation(s):
// \exec|data_register~40_combout  = (\exec|data_register[2]~16_combout  & ((\exec|data_register~39_combout  & ((\exec|a|Mux35~0_combout ))) # (!\exec|data_register~39_combout  & (\exec|a|Mux30~25_combout )))) # (!\exec|data_register[2]~16_combout  & 
// (((\exec|data_register~39_combout ))))

	.dataa(\exec|a|Mux30~25_combout ),
	.datab(\exec|a|Mux35~0_combout ),
	.datac(\exec|data_register[2]~16_combout ),
	.datad(\exec|data_register~39_combout ),
	.cin(gnd),
	.combout(\exec|data_register~40_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~40 .lut_mask = 16'hCFA0;
defparam \exec|data_register~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cycloneive_lcell_comb \exec|data_register~41 (
// Equation(s):
// \exec|data_register~41_combout  = (\exec|data_register[2]~25_combout  & (((\exec|data_register~40_combout )) # (!\exec|data_register[2]~24_combout ))) # (!\exec|data_register[2]~25_combout  & (\exec|data_register[2]~24_combout  & (\exec|a|Mux15~2_combout 
// )))

	.dataa(\exec|data_register[2]~25_combout ),
	.datab(\exec|data_register[2]~24_combout ),
	.datac(\exec|a|Mux15~2_combout ),
	.datad(\exec|data_register~40_combout ),
	.cin(gnd),
	.combout(\exec|data_register~41_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~41 .lut_mask = 16'hEA62;
defparam \exec|data_register~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N20
cycloneive_lcell_comb \exec|data_register~42 (
// Equation(s):
// \exec|data_register~42_combout  = (\exec|data_register[2]~13_combout  & ((\exec|data_register~41_combout  & (\exec|a|Mux15~1_combout )) # (!\exec|data_register~41_combout  & ((\exec|a|Mux15~0_combout ))))) # (!\exec|data_register[2]~13_combout  & 
// (((\exec|data_register~41_combout ))))

	.dataa(\exec|a|Mux15~1_combout ),
	.datab(\exec|a|Mux15~0_combout ),
	.datac(\exec|data_register[2]~13_combout ),
	.datad(\exec|data_register~41_combout ),
	.cin(gnd),
	.combout(\exec|data_register~42_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~42 .lut_mask = 16'hAFC0;
defparam \exec|data_register~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N18
cycloneive_lcell_comb \exec|data_register~45 (
// Equation(s):
// \exec|data_register~45_combout  = (\exec|data_register[2]~33_combout  & ((\exec|data_register[2]~34_combout  & ((\exec|data_register~42_combout ))) # (!\exec|data_register[2]~34_combout  & (\exec|data_register~44_combout )))) # 
// (!\exec|data_register[2]~33_combout  & (((!\exec|data_register[2]~34_combout ))))

	.dataa(\exec|data_register[2]~33_combout ),
	.datab(\exec|data_register~44_combout ),
	.datac(\exec|data_register[2]~34_combout ),
	.datad(\exec|data_register~42_combout ),
	.cin(gnd),
	.combout(\exec|data_register~45_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~45 .lut_mask = 16'hAD0D;
defparam \exec|data_register~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cycloneive_lcell_comb \exec|data_register~46 (
// Equation(s):
// \exec|data_register~46_combout  = (\exec|data_register[2]~14_combout  & (((\exec|data_register~45_combout )))) # (!\exec|data_register[2]~14_combout  & ((\exec|data_register~45_combout  & ((\exec|a|Add0~6_combout ))) # (!\exec|data_register~45_combout  & 
// (\exec|a|concat~1_combout ))))

	.dataa(\exec|a|concat~1_combout ),
	.datab(\exec|data_register[2]~14_combout ),
	.datac(\exec|a|Add0~6_combout ),
	.datad(\exec|data_register~45_combout ),
	.cin(gnd),
	.combout(\exec|data_register~46_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~46 .lut_mask = 16'hFC22;
defparam \exec|data_register~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N15
dffeas \exec|data_register[3] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\exec|data_register~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\exec|data_register~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec|data_register [3]),
	.prn(vcc));
// synopsys translate_off
defparam \exec|data_register[3] .is_wysiwyg = "true";
defparam \exec|data_register[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneive_lcell_comb \fetch_mem_access|program_counter~7 (
// Equation(s):
// \fetch_mem_access|program_counter~7_combout  = (\control|op_res [0] & ((\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [3]))) # (!\control|op_res [0] & (\exec|data_register [3]))

	.dataa(\control|op_res [0]),
	.datab(gnd),
	.datac(\exec|data_register [3]),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\fetch_mem_access|program_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|program_counter~7 .lut_mask = 16'hFA50;
defparam \fetch_mem_access|program_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneive_lcell_comb \fetch_mem_access|program_counter~8 (
// Equation(s):
// \fetch_mem_access|program_counter~8_combout  = (\control|op_branch~combout  & ((\fetch_mem_access|program_counter~7_combout ))) # (!\control|op_branch~combout  & (\fetch_mem_access|program_counter_pre [3]))

	.dataa(\fetch_mem_access|program_counter_pre [3]),
	.datab(gnd),
	.datac(\fetch_mem_access|program_counter~7_combout ),
	.datad(\control|op_branch~combout ),
	.cin(gnd),
	.combout(\fetch_mem_access|program_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|program_counter~8 .lut_mask = 16'hF0AA;
defparam \fetch_mem_access|program_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N23
dffeas \fetch_mem_access|program_counter[3] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|program_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\fetch_mem_access|program_counter[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|program_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|program_counter[3] .is_wysiwyg = "true";
defparam \fetch_mem_access|program_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneive_lcell_comb \fetch_mem_access|mem_address_mux|res[3]~3 (
// Equation(s):
// \fetch_mem_access|mem_address_mux|res[3]~3_combout  = (\control|op_mem_src~q  & ((\exec|data_register [3]))) # (!\control|op_mem_src~q  & (\fetch_mem_access|program_counter [3]))

	.dataa(gnd),
	.datab(\control|op_mem_src~q ),
	.datac(\fetch_mem_access|program_counter [3]),
	.datad(\exec|data_register [3]),
	.cin(gnd),
	.combout(\fetch_mem_access|mem_address_mux|res[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|mem_address_mux|res[3]~3 .lut_mask = 16'hFC30;
defparam \fetch_mem_access|mem_address_mux|res[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y15_N0
cycloneive_ram_block \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\control|op_mem_write~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\decode|ar [7],\decode|ar [6]}),
	.portaaddr({\fetch_mem_access|mem_address_mux|res[11]~11_combout ,\fetch_mem_access|mem_address_mux|res[10]~10_combout ,\fetch_mem_access|mem_address_mux|res[9]~9_combout ,\fetch_mem_access|mem_address_mux|res[8]~8_combout ,
\fetch_mem_access|mem_address_mux|res[7]~7_combout ,\fetch_mem_access|mem_address_mux|res[6]~6_combout ,\fetch_mem_access|mem_address_mux|res[5]~5_combout ,\fetch_mem_access|mem_address_mux|res[4]~4_combout ,\fetch_mem_access|mem_address_mux|res[3]~3_combout ,
\fetch_mem_access|mem_address_mux|res[2]~2_combout ,\fetch_mem_access|mem_address_mux|res[1]~1_combout ,\fetch_mem_access|mem_address_mux|res[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a6 .init_file = "LD_ST.mif";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "p1_fetch_p4_mem_access:fetch_mem_access|main_memory:memory|altsyncram:altsyncram_component|altsyncram_b8i1:auto_generated|ALTSYNCRAM";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0;
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cycloneive_lcell_comb \fetch_mem_access|instruction_register~7 (
// Equation(s):
// \fetch_mem_access|instruction_register~7_combout  = (\reset~input_o  & \fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [6])

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\fetch_mem_access|instruction_register~7_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|instruction_register~7 .lut_mask = 16'hCC00;
defparam \fetch_mem_access|instruction_register~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N13
dffeas \fetch_mem_access|instruction_register[6] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|instruction_register~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch_mem_access|instruction_register[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|instruction_register [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|instruction_register[6] .is_wysiwyg = "true";
defparam \fetch_mem_access|instruction_register[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneive_lcell_comb \control|op_alu[1]~2 (
// Equation(s):
// \control|op_alu[1]~2_combout  = (\fetch_mem_access|instruction_register [5] & (\control|Equal12~0_combout  & ((!\fetch_mem_access|instruction_register [6]) # (!\fetch_mem_access|instruction_register [7]))))

	.dataa(\fetch_mem_access|instruction_register [5]),
	.datab(\control|Equal12~0_combout ),
	.datac(\fetch_mem_access|instruction_register [7]),
	.datad(\fetch_mem_access|instruction_register [6]),
	.cin(gnd),
	.combout(\control|op_alu[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|op_alu[1]~2 .lut_mask = 16'h0888;
defparam \control|op_alu[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneive_lcell_comb \control|op_alu[1] (
// Equation(s):
// \control|op_alu [1] = (GLOBAL(\control|op_alu[3]~0clkctrl_outclk ) & (\control|op_alu[1]~2_combout )) # (!GLOBAL(\control|op_alu[3]~0clkctrl_outclk ) & ((\control|op_alu [1])))

	.dataa(gnd),
	.datab(\control|op_alu[1]~2_combout ),
	.datac(\control|op_alu [1]),
	.datad(\control|op_alu[3]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\control|op_alu [1]),
	.cout());
// synopsys translate_off
defparam \control|op_alu[1] .lut_mask = 16'hCCF0;
defparam \control|op_alu[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N18
cycloneive_lcell_comb \exec|a|Mux76~10 (
// Equation(s):
// \exec|a|Mux76~10_combout  = (!\control|op_alu [1] & (\exec|a|Add1~8_combout  & \control|op_alu [0]))

	.dataa(\control|op_alu [1]),
	.datab(gnd),
	.datac(\exec|a|Add1~8_combout ),
	.datad(\control|op_alu [0]),
	.cin(gnd),
	.combout(\exec|a|Mux76~10_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux76~10 .lut_mask = 16'h5000;
defparam \exec|a|Mux76~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N22
cycloneive_lcell_comb \exec|a|Mux76~8 (
// Equation(s):
// \exec|a|Mux76~8_combout  = (!\control|op_alu [0] & (\exec|alu_src_mux_b|Mux11~0_combout  $ (((!\control|op_alu [1] & \exec|alu_src_mux_a|Mux11~1_combout )))))

	.dataa(\exec|alu_src_mux_b|Mux11~0_combout ),
	.datab(\control|op_alu [0]),
	.datac(\control|op_alu [1]),
	.datad(\exec|alu_src_mux_a|Mux11~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux76~8_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux76~8 .lut_mask = 16'h2122;
defparam \exec|a|Mux76~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N14
cycloneive_lcell_comb \exec|a|Mux76~6 (
// Equation(s):
// \exec|a|Mux76~6_combout  = (\exec|alu_src_mux_b|Mux11~0_combout  & ((\control|op_alu [0]) # ((\control|op_alu [1] & \exec|alu_src_mux_a|Mux11~1_combout )))) # (!\exec|alu_src_mux_b|Mux11~0_combout  & (\control|op_alu [0] & 
// ((\exec|alu_src_mux_a|Mux11~1_combout ) # (!\control|op_alu [1]))))

	.dataa(\exec|alu_src_mux_b|Mux11~0_combout ),
	.datab(\control|op_alu [0]),
	.datac(\control|op_alu [1]),
	.datad(\exec|alu_src_mux_a|Mux11~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux76~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux76~6 .lut_mask = 16'hEC8C;
defparam \exec|a|Mux76~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N28
cycloneive_lcell_comb \exec|a|Mux76~7 (
// Equation(s):
// \exec|a|Mux76~7_combout  = (\control|op_alu [1] & (\exec|a|Mux76~6_combout )) # (!\control|op_alu [1] & ((\exec|a|Mux76~6_combout  & (\exec|a|Add1~8_combout )) # (!\exec|a|Mux76~6_combout  & ((\exec|a|Add0~8_combout )))))

	.dataa(\control|op_alu [1]),
	.datab(\exec|a|Mux76~6_combout ),
	.datac(\exec|a|Add1~8_combout ),
	.datad(\exec|a|Add0~8_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux76~7_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux76~7 .lut_mask = 16'hD9C8;
defparam \exec|a|Mux76~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N4
cycloneive_lcell_comb \exec|a|Mux76~9 (
// Equation(s):
// \exec|a|Mux76~9_combout  = (\control|op_alu [2] & ((\exec|a|Mux76~10_combout ) # ((\exec|a|Mux76~8_combout )))) # (!\control|op_alu [2] & (((\exec|a|Mux76~7_combout ))))

	.dataa(\control|op_alu [2]),
	.datab(\exec|a|Mux76~10_combout ),
	.datac(\exec|a|Mux76~8_combout ),
	.datad(\exec|a|Mux76~7_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux76~9_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux76~9 .lut_mask = 16'hFDA8;
defparam \exec|a|Mux76~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cycloneive_lcell_comb \exec|a|Mux32~5 (
// Equation(s):
// \exec|a|Mux32~5_combout  = (!\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_a|Mux6~0_combout ))) # (!\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|alu_src_mux_a|Mux7~0_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux7~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux6~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~5 .lut_mask = 16'h0E02;
defparam \exec|a|Mux32~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneive_lcell_comb \exec|a|Mux32~6 (
// Equation(s):
// \exec|a|Mux32~6_combout  = (\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_a|Mux4~0_combout ))) # (!\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|alu_src_mux_a|Mux5~0_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux5~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux4~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~6 .lut_mask = 16'hC808;
defparam \exec|a|Mux32~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneive_lcell_comb \exec|a|Mux32~7 (
// Equation(s):
// \exec|a|Mux32~7_combout  = (\exec|a|Mux32~5_combout ) # (\exec|a|Mux32~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\exec|a|Mux32~5_combout ),
	.datad(\exec|a|Mux32~6_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~7_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~7 .lut_mask = 16'hFFF0;
defparam \exec|a|Mux32~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
cycloneive_lcell_comb \exec|a|Mux34~2 (
// Equation(s):
// \exec|a|Mux34~2_combout  = (\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|alu_src_mux_a|Mux8~0_combout )) # (!\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_a|Mux9~0_combout )))))

	.dataa(\exec|alu_src_mux_a|Mux8~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux9~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux15~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux34~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux34~2 .lut_mask = 16'hA0C0;
defparam \exec|a|Mux34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N14
cycloneive_lcell_comb \exec|a|Mux32~4 (
// Equation(s):
// \exec|a|Mux32~4_combout  = (!\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_a|Mux10~0_combout ))) # (!\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|alu_src_mux_a|Mux11~0_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux11~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux10~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux15~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~4 .lut_mask = 16'h0C0A;
defparam \exec|a|Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cycloneive_lcell_comb \exec|a|Mux34~3 (
// Equation(s):
// \exec|a|Mux34~3_combout  = (\exec|alu_src_mux_b|Mux12~0_combout  & (((\exec|a|Mux32~3_combout )))) # (!\exec|alu_src_mux_b|Mux12~0_combout  & ((\exec|a|Mux34~2_combout ) # ((\exec|a|Mux32~4_combout ))))

	.dataa(\exec|a|Mux34~2_combout ),
	.datab(\exec|a|Mux32~4_combout ),
	.datac(\exec|a|Mux32~3_combout ),
	.datad(\exec|alu_src_mux_b|Mux12~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux34~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux34~3 .lut_mask = 16'hF0EE;
defparam \exec|a|Mux34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cycloneive_lcell_comb \exec|a|Mux42~1 (
// Equation(s):
// \exec|a|Mux42~1_combout  = (\exec|a|Mux42~0_combout  & ((\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|a|Mux32~7_combout )) # (!\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|a|Mux34~3_combout )))))

	.dataa(\exec|a|Mux32~7_combout ),
	.datab(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datac(\exec|a|Mux42~0_combout ),
	.datad(\exec|a|Mux34~3_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux42~1 .lut_mask = 16'hB080;
defparam \exec|a|Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
cycloneive_lcell_comb \exec|a|shift~10 (
// Equation(s):
// \exec|a|shift~10_combout  = (\exec|a|Mux16~2_combout  & ((\exec|a|Mux32~4_combout ) # ((\exec|alu_src_mux_a|Mux8~0_combout  & \exec|alu_src_mux_b|Mux14~0_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux8~0_combout ),
	.datab(\exec|a|Mux32~4_combout ),
	.datac(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datad(\exec|a|Mux16~2_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~10_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~10 .lut_mask = 16'hEC00;
defparam \exec|a|shift~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cycloneive_lcell_comb \exec|a|shift~11 (
// Equation(s):
// \exec|a|shift~11_combout  = (!\control|op_alu_src_a [0] & ((\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|a|Mux32~7_combout ))) # (!\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|a|Mux32~3_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datab(\control|op_alu_src_a [0]),
	.datac(\exec|a|Mux32~3_combout ),
	.datad(\exec|a|Mux32~7_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~11_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~11 .lut_mask = 16'h3210;
defparam \exec|a|shift~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
cycloneive_lcell_comb \exec|a|shift~12 (
// Equation(s):
// \exec|a|shift~12_combout  = (\exec|alu_src_mux_b|Mux12~0_combout  & (((\exec|alu_src_mux_b|Mux13~0_combout ) # (\exec|a|shift~11_combout )))) # (!\exec|alu_src_mux_b|Mux12~0_combout  & ((\exec|a|shift~10_combout ) # ((\exec|alu_src_mux_b|Mux13~0_combout  
// & \exec|a|shift~11_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datab(\exec|a|shift~10_combout ),
	.datac(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datad(\exec|a|shift~11_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~12_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~12 .lut_mask = 16'hFEE4;
defparam \exec|a|shift~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N26
cycloneive_lcell_comb \exec|a|shift~13 (
// Equation(s):
// \exec|a|shift~13_combout  = (\exec|alu_src_mux_a|Mux0~1_combout  & ((\exec|a|shift~12_combout ))) # (!\exec|alu_src_mux_a|Mux0~1_combout  & (\exec|a|Mux42~1_combout ))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_a|Mux0~1_combout ),
	.datac(\exec|a|Mux42~1_combout ),
	.datad(\exec|a|shift~12_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~13_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~13 .lut_mask = 16'hFC30;
defparam \exec|a|shift~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N30
cycloneive_lcell_comb \exec|a|Mux11~1 (
// Equation(s):
// \exec|a|Mux11~1_combout  = (!\exec|a|Mux11~0_combout  & ((\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|alu_src_mux_a|Mux15~1_combout )) # (!\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|a|Mux30~4_combout )))))

	.dataa(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux15~1_combout ),
	.datac(\exec|a|Mux30~4_combout ),
	.datad(\exec|a|Mux11~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux11~1 .lut_mask = 16'h00D8;
defparam \exec|a|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N8
cycloneive_lcell_comb \exec|a|Mux26~1 (
// Equation(s):
// \exec|a|Mux26~1_combout  = (!\exec|alu_src_mux_b|Mux12~0_combout  & ((\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|a|Mux30~11_combout ))) # (!\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|a|Mux30~4_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datac(\exec|a|Mux30~4_combout ),
	.datad(\exec|a|Mux30~11_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux26~1 .lut_mask = 16'h3210;
defparam \exec|a|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N18
cycloneive_lcell_comb \exec|a|Mux26~0 (
// Equation(s):
// \exec|a|Mux26~0_combout  = (\exec|alu_src_mux_b|Mux12~0_combout  & ((\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|a|Mux30~6_combout )) # (!\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|a|Mux30~9_combout )))))

	.dataa(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datab(\exec|a|Mux30~6_combout ),
	.datac(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datad(\exec|a|Mux30~9_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux26~0 .lut_mask = 16'hD080;
defparam \exec|a|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N2
cycloneive_lcell_comb \exec|a|Mux26~2 (
// Equation(s):
// \exec|a|Mux26~2_combout  = (!\control|op_alu_src_a [0] & ((\exec|a|Mux26~1_combout ) # (\exec|a|Mux26~0_combout )))

	.dataa(gnd),
	.datab(\control|op_alu_src_a [0]),
	.datac(\exec|a|Mux26~1_combout ),
	.datad(\exec|a|Mux26~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux26~2 .lut_mask = 16'h3330;
defparam \exec|a|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N0
cycloneive_lcell_comb \exec|a|Mux76~4 (
// Equation(s):
// \exec|a|Mux76~4_combout  = (\control|op_alu [1] & (\control|op_alu [0])) # (!\control|op_alu [1] & ((\control|op_alu [0] & ((\exec|a|Mux26~2_combout ))) # (!\control|op_alu [0] & (\exec|a|Mux11~1_combout ))))

	.dataa(\control|op_alu [1]),
	.datab(\control|op_alu [0]),
	.datac(\exec|a|Mux11~1_combout ),
	.datad(\exec|a|Mux26~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux76~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux76~4 .lut_mask = 16'hDC98;
defparam \exec|a|Mux76~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N28
cycloneive_lcell_comb \exec|a|Mux76~5 (
// Equation(s):
// \exec|a|Mux76~5_combout  = (\control|op_alu [1] & ((\exec|a|Mux76~4_combout  & ((\exec|a|shift~13_combout ))) # (!\exec|a|Mux76~4_combout  & (\exec|a|Mux42~1_combout )))) # (!\control|op_alu [1] & (((\exec|a|Mux76~4_combout ))))

	.dataa(\control|op_alu [1]),
	.datab(\exec|a|Mux42~1_combout ),
	.datac(\exec|a|shift~13_combout ),
	.datad(\exec|a|Mux76~4_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux76~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux76~5 .lut_mask = 16'hF588;
defparam \exec|a|Mux76~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N24
cycloneive_lcell_comb \exec|a|Mux76~11 (
// Equation(s):
// \exec|a|Mux76~11_combout  = (\control|op_alu [3] & (!\control|op_alu [2] & ((\exec|a|Mux76~5_combout )))) # (!\control|op_alu [3] & (((\exec|a|Mux76~9_combout ))))

	.dataa(\control|op_alu [2]),
	.datab(\control|op_alu [3]),
	.datac(\exec|a|Mux76~9_combout ),
	.datad(\exec|a|Mux76~5_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux76~11_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux76~11 .lut_mask = 16'h7430;
defparam \exec|a|Mux76~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N25
dffeas \exec|data_register[4] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\exec|a|Mux76~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\exec|data_register~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec|data_register [4]),
	.prn(vcc));
// synopsys translate_off
defparam \exec|data_register[4] .is_wysiwyg = "true";
defparam \exec|data_register[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneive_lcell_comb \decode|r0~6 (
// Equation(s):
// \decode|r0~6_combout  = (\reset~input_o  & ((\control|op_res [0] & ((\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [4]))) # (!\control|op_res [0] & (\exec|data_register [4]))))

	.dataa(\exec|data_register [4]),
	.datab(\control|op_res [0]),
	.datac(\reset~input_o ),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\decode|r0~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0~6 .lut_mask = 16'hE020;
defparam \decode|r0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N23
dffeas \decode|r0[4] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r0[14]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r0[4] .is_wysiwyg = "true";
defparam \decode|r0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N22
cycloneive_lcell_comb \decode|ar~23 (
// Equation(s):
// \decode|ar~23_combout  = (\fetch_mem_access|instruction_register [12] & (\fetch_mem_access|instruction_register [11])) # (!\fetch_mem_access|instruction_register [12] & ((\fetch_mem_access|instruction_register [11] & ((\decode|r1 [4]))) # 
// (!\fetch_mem_access|instruction_register [11] & (\decode|r0 [4]))))

	.dataa(\fetch_mem_access|instruction_register [12]),
	.datab(\fetch_mem_access|instruction_register [11]),
	.datac(\decode|r0 [4]),
	.datad(\decode|r1 [4]),
	.cin(gnd),
	.combout(\decode|ar~23_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~23 .lut_mask = 16'hDC98;
defparam \decode|ar~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneive_lcell_comb \decode|ar~24 (
// Equation(s):
// \decode|ar~24_combout  = (\decode|ar~23_combout  & (((\decode|r3 [4])) # (!\fetch_mem_access|instruction_register [12]))) # (!\decode|ar~23_combout  & (\fetch_mem_access|instruction_register [12] & (\decode|r2 [4])))

	.dataa(\decode|ar~23_combout ),
	.datab(\fetch_mem_access|instruction_register [12]),
	.datac(\decode|r2 [4]),
	.datad(\decode|r3 [4]),
	.cin(gnd),
	.combout(\decode|ar~24_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~24 .lut_mask = 16'hEA62;
defparam \decode|ar~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneive_lcell_comb \decode|ar~21 (
// Equation(s):
// \decode|ar~21_combout  = (\fetch_mem_access|instruction_register [11] & (((\fetch_mem_access|instruction_register [12])))) # (!\fetch_mem_access|instruction_register [11] & ((\fetch_mem_access|instruction_register [12] & (\decode|r6 [4])) # 
// (!\fetch_mem_access|instruction_register [12] & ((\decode|r4 [4])))))

	.dataa(\fetch_mem_access|instruction_register [11]),
	.datab(\decode|r6 [4]),
	.datac(\decode|r4 [4]),
	.datad(\fetch_mem_access|instruction_register [12]),
	.cin(gnd),
	.combout(\decode|ar~21_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~21 .lut_mask = 16'hEE50;
defparam \decode|ar~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneive_lcell_comb \decode|ar~22 (
// Equation(s):
// \decode|ar~22_combout  = (\fetch_mem_access|instruction_register [11] & ((\decode|ar~21_combout  & ((\decode|r7 [4]))) # (!\decode|ar~21_combout  & (\decode|r5 [4])))) # (!\fetch_mem_access|instruction_register [11] & (((\decode|ar~21_combout ))))

	.dataa(\fetch_mem_access|instruction_register [11]),
	.datab(\decode|r5 [4]),
	.datac(\decode|r7 [4]),
	.datad(\decode|ar~21_combout ),
	.cin(gnd),
	.combout(\decode|ar~22_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~22 .lut_mask = 16'hF588;
defparam \decode|ar~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneive_lcell_comb \decode|ar~25 (
// Equation(s):
// \decode|ar~25_combout  = (\fetch_mem_access|instruction_register [13] & ((\decode|ar~22_combout ))) # (!\fetch_mem_access|instruction_register [13] & (\decode|ar~24_combout ))

	.dataa(\fetch_mem_access|instruction_register [13]),
	.datab(gnd),
	.datac(\decode|ar~24_combout ),
	.datad(\decode|ar~22_combout ),
	.cin(gnd),
	.combout(\decode|ar~25_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~25 .lut_mask = 16'hFA50;
defparam \decode|ar~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N13
dffeas \decode|ar[4] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|ar~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ar [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ar[4] .is_wysiwyg = "true";
defparam \decode|ar[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y17_N0
cycloneive_ram_block \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\control|op_mem_write~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\decode|ar [5],\decode|ar [4]}),
	.portaaddr({\fetch_mem_access|mem_address_mux|res[11]~11_combout ,\fetch_mem_access|mem_address_mux|res[10]~10_combout ,\fetch_mem_access|mem_address_mux|res[9]~9_combout ,\fetch_mem_access|mem_address_mux|res[8]~8_combout ,
\fetch_mem_access|mem_address_mux|res[7]~7_combout ,\fetch_mem_access|mem_address_mux|res[6]~6_combout ,\fetch_mem_access|mem_address_mux|res[5]~5_combout ,\fetch_mem_access|mem_address_mux|res[4]~4_combout ,\fetch_mem_access|mem_address_mux|res[3]~3_combout ,
\fetch_mem_access|mem_address_mux|res[2]~2_combout ,\fetch_mem_access|mem_address_mux|res[1]~1_combout ,\fetch_mem_access|mem_address_mux|res[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a4 .init_file = "LD_ST.mif";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "p1_fetch_p4_mem_access:fetch_mem_access|main_memory:memory|altsyncram:altsyncram_component|altsyncram_b8i1:auto_generated|ALTSYNCRAM";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0;
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N0
cycloneive_lcell_comb \fetch_mem_access|instruction_register~5 (
// Equation(s):
// \fetch_mem_access|instruction_register~5_combout  = (\reset~input_o  & \fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [4])

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\fetch_mem_access|instruction_register~5_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|instruction_register~5 .lut_mask = 16'hCC00;
defparam \fetch_mem_access|instruction_register~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N1
dffeas \fetch_mem_access|instruction_register[4] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|instruction_register~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch_mem_access|instruction_register[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|instruction_register [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|instruction_register[4] .is_wysiwyg = "true";
defparam \fetch_mem_access|instruction_register[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneive_lcell_comb \control|op_alu[0]~1 (
// Equation(s):
// \control|op_alu[0]~1_combout  = (\control|Equal12~0_combout  & (\fetch_mem_access|instruction_register [4] & ((!\fetch_mem_access|instruction_register [6]) # (!\fetch_mem_access|instruction_register [7]))))

	.dataa(\fetch_mem_access|instruction_register [7]),
	.datab(\control|Equal12~0_combout ),
	.datac(\fetch_mem_access|instruction_register [4]),
	.datad(\fetch_mem_access|instruction_register [6]),
	.cin(gnd),
	.combout(\control|op_alu[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|op_alu[0]~1 .lut_mask = 16'h40C0;
defparam \control|op_alu[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneive_lcell_comb \control|op_alu[0] (
// Equation(s):
// \control|op_alu [0] = (GLOBAL(\control|op_alu[3]~0clkctrl_outclk ) & (\control|op_alu[0]~1_combout )) # (!GLOBAL(\control|op_alu[3]~0clkctrl_outclk ) & ((\control|op_alu [0])))

	.dataa(\control|op_alu[0]~1_combout ),
	.datab(\control|op_alu [0]),
	.datac(gnd),
	.datad(\control|op_alu[3]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\control|op_alu [0]),
	.cout());
// synopsys translate_off
defparam \control|op_alu[0] .lut_mask = 16'hAACC;
defparam \control|op_alu[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N30
cycloneive_lcell_comb \exec|data_register[2]~13 (
// Equation(s):
// \exec|data_register[2]~13_combout  = (\control|op_alu [0] & !\control|op_alu [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\control|op_alu [0]),
	.datad(\control|op_alu [1]),
	.cin(gnd),
	.combout(\exec|data_register[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register[2]~13 .lut_mask = 16'h00F0;
defparam \exec|data_register[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N2
cycloneive_lcell_comb \exec|a|Mux72~2 (
// Equation(s):
// \exec|a|Mux72~2_combout  = (!\control|op_alu [0] & (\exec|alu_src_mux_b|Mux7~0_combout  $ (((!\control|op_alu [1] & \exec|alu_src_mux_a|Mux7~1_combout )))))

	.dataa(\control|op_alu [1]),
	.datab(\exec|alu_src_mux_a|Mux7~1_combout ),
	.datac(\control|op_alu [0]),
	.datad(\exec|alu_src_mux_b|Mux7~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux72~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux72~2 .lut_mask = 16'h0B04;
defparam \exec|a|Mux72~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N8
cycloneive_lcell_comb \exec|a|Mux72~3 (
// Equation(s):
// \exec|a|Mux72~3_combout  = (\control|op_alu [2] & ((\exec|a|Mux72~2_combout ) # ((\exec|data_register[2]~13_combout  & \exec|a|Add1~16_combout ))))

	.dataa(\exec|data_register[2]~13_combout ),
	.datab(\control|op_alu [2]),
	.datac(\exec|a|Add1~16_combout ),
	.datad(\exec|a|Mux72~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux72~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux72~3 .lut_mask = 16'hCC80;
defparam \exec|a|Mux72~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N6
cycloneive_lcell_comb \exec|a|Mux72~4 (
// Equation(s):
// \exec|a|Mux72~4_combout  = (\control|op_alu [1] & ((\exec|alu_src_mux_a|Mux7~1_combout  & ((\control|op_alu [0]) # (\exec|alu_src_mux_b|Mux7~0_combout ))) # (!\exec|alu_src_mux_a|Mux7~1_combout  & (\control|op_alu [0] & \exec|alu_src_mux_b|Mux7~0_combout 
// )))) # (!\control|op_alu [1] & (((\control|op_alu [0]))))

	.dataa(\control|op_alu [1]),
	.datab(\exec|alu_src_mux_a|Mux7~1_combout ),
	.datac(\control|op_alu [0]),
	.datad(\exec|alu_src_mux_b|Mux7~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux72~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux72~4 .lut_mask = 16'hF8D0;
defparam \exec|a|Mux72~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N20
cycloneive_lcell_comb \exec|a|Mux72~5 (
// Equation(s):
// \exec|a|Mux72~5_combout  = (\control|op_alu [1] & (((\exec|a|Mux72~4_combout )))) # (!\control|op_alu [1] & ((\exec|a|Mux72~4_combout  & (\exec|a|Add1~16_combout )) # (!\exec|a|Mux72~4_combout  & ((\exec|a|Add0~16_combout )))))

	.dataa(\control|op_alu [1]),
	.datab(\exec|a|Add1~16_combout ),
	.datac(\exec|a|Add0~16_combout ),
	.datad(\exec|a|Mux72~4_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux72~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux72~5 .lut_mask = 16'hEE50;
defparam \exec|a|Mux72~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N30
cycloneive_lcell_comb \exec|a|Mux72~6 (
// Equation(s):
// \exec|a|Mux72~6_combout  = (!\control|op_alu [3] & ((\exec|a|Mux72~3_combout ) # ((!\control|op_alu [2] & \exec|a|Mux72~5_combout ))))

	.dataa(\control|op_alu [2]),
	.datab(\control|op_alu [3]),
	.datac(\exec|a|Mux72~3_combout ),
	.datad(\exec|a|Mux72~5_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux72~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux72~6 .lut_mask = 16'h3130;
defparam \exec|a|Mux72~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cycloneive_lcell_comb \exec|a|Mux38~0 (
// Equation(s):
// \exec|a|Mux38~0_combout  = (\exec|a|Mux32~9_combout  & ((\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|a|Mux32~3_combout )) # (!\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|a|Mux32~7_combout )))))

	.dataa(\exec|a|Mux32~9_combout ),
	.datab(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datac(\exec|a|Mux32~3_combout ),
	.datad(\exec|a|Mux32~7_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux38~0 .lut_mask = 16'hA280;
defparam \exec|a|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneive_lcell_comb \exec|a|Mux30~31 (
// Equation(s):
// \exec|a|Mux30~31_combout  = (\exec|alu_src_mux_b|Mux14~0_combout  & ((\control|op_alu_src_a [1] & ((\fetch_mem_access|program_counter_pre [11]))) # (!\control|op_alu_src_a [1] & (\decode|br [11]))))

	.dataa(\control|op_alu_src_a [1]),
	.datab(\decode|br [11]),
	.datac(\fetch_mem_access|program_counter_pre [11]),
	.datad(\exec|alu_src_mux_b|Mux14~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~31_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~31 .lut_mask = 16'hE400;
defparam \exec|a|Mux30~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneive_lcell_comb \exec|a|shift~17 (
// Equation(s):
// \exec|a|shift~17_combout  = (\exec|alu_src_mux_b|Mux12~0_combout ) # ((\exec|a|Mux16~2_combout  & ((\exec|a|Mux32~5_combout ) # (\exec|a|Mux30~31_combout ))))

	.dataa(\exec|a|Mux32~5_combout ),
	.datab(\exec|a|Mux16~2_combout ),
	.datac(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datad(\exec|a|Mux30~31_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~17_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~17 .lut_mask = 16'hFCF8;
defparam \exec|a|shift~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cycloneive_lcell_comb \exec|a|shift~18 (
// Equation(s):
// \exec|a|shift~18_combout  = (\exec|a|shift~17_combout ) # ((\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|a|Mux32~3_combout  & !\control|op_alu_src_a [0])))

	.dataa(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datab(\exec|a|Mux32~3_combout ),
	.datac(\exec|a|shift~17_combout ),
	.datad(\control|op_alu_src_a [0]),
	.cin(gnd),
	.combout(\exec|a|shift~18_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~18 .lut_mask = 16'hF0F8;
defparam \exec|a|shift~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cycloneive_lcell_comb \exec|a|shift~19 (
// Equation(s):
// \exec|a|shift~19_combout  = (\exec|alu_src_mux_a|Mux0~1_combout  & (\exec|a|shift~18_combout )) # (!\exec|alu_src_mux_a|Mux0~1_combout  & ((\exec|a|Mux38~0_combout )))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_a|Mux0~1_combout ),
	.datac(\exec|a|shift~18_combout ),
	.datad(\exec|a|Mux38~0_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~19_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~19 .lut_mask = 16'hF3C0;
defparam \exec|a|shift~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneive_lcell_comb \exec|a|Mux7~0 (
// Equation(s):
// \exec|a|Mux7~0_combout  = (!\exec|a|Mux39~1_combout  & ((\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|a|Mux30~4_combout )) # (!\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|a|Mux3~0_combout )))))

	.dataa(\exec|a|Mux30~4_combout ),
	.datab(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datac(\exec|a|Mux3~0_combout ),
	.datad(\exec|a|Mux39~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux7~0 .lut_mask = 16'h00B8;
defparam \exec|a|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneive_lcell_comb \exec|a|Mux30~7 (
// Equation(s):
// \exec|a|Mux30~7_combout  = (\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|a|Mux30~4_combout )) # (!\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|a|Mux30~6_combout )))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datac(\exec|a|Mux30~4_combout ),
	.datad(\exec|a|Mux30~6_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~7 .lut_mask = 16'hF3C0;
defparam \exec|a|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cycloneive_lcell_comb \exec|a|Mux22~0 (
// Equation(s):
// \exec|a|Mux22~0_combout  = (\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|a|Mux30~9_combout ))) # (!\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|a|Mux30~11_combout ))

	.dataa(\exec|a|Mux30~11_combout ),
	.datab(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datac(gnd),
	.datad(\exec|a|Mux30~9_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux22~0 .lut_mask = 16'hEE22;
defparam \exec|a|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneive_lcell_comb \exec|a|Mux22~1 (
// Equation(s):
// \exec|a|Mux22~1_combout  = (!\control|op_alu_src_a [0] & ((\exec|alu_src_mux_b|Mux12~0_combout  & ((\exec|a|Mux22~0_combout ))) # (!\exec|alu_src_mux_b|Mux12~0_combout  & (\exec|a|Mux30~7_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datab(\control|op_alu_src_a [0]),
	.datac(\exec|a|Mux30~7_combout ),
	.datad(\exec|a|Mux22~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux22~1 .lut_mask = 16'h3210;
defparam \exec|a|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cycloneive_lcell_comb \exec|a|Mux72~7 (
// Equation(s):
// \exec|a|Mux72~7_combout  = (\control|op_alu [1] & (\control|op_alu [0])) # (!\control|op_alu [1] & ((\control|op_alu [0] & ((\exec|a|Mux22~1_combout ))) # (!\control|op_alu [0] & (\exec|a|Mux7~0_combout ))))

	.dataa(\control|op_alu [1]),
	.datab(\control|op_alu [0]),
	.datac(\exec|a|Mux7~0_combout ),
	.datad(\exec|a|Mux22~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux72~7_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux72~7 .lut_mask = 16'hDC98;
defparam \exec|a|Mux72~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cycloneive_lcell_comb \exec|a|Mux72~8 (
// Equation(s):
// \exec|a|Mux72~8_combout  = (\control|op_alu [1] & ((\exec|a|Mux72~7_combout  & ((\exec|a|shift~19_combout ))) # (!\exec|a|Mux72~7_combout  & (\exec|a|Mux38~0_combout )))) # (!\control|op_alu [1] & (((\exec|a|Mux72~7_combout ))))

	.dataa(\exec|a|Mux38~0_combout ),
	.datab(\control|op_alu [1]),
	.datac(\exec|a|shift~19_combout ),
	.datad(\exec|a|Mux72~7_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux72~8_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux72~8 .lut_mask = 16'hF388;
defparam \exec|a|Mux72~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N26
cycloneive_lcell_comb \exec|a|Mux72~9 (
// Equation(s):
// \exec|a|Mux72~9_combout  = (\exec|a|Mux72~6_combout ) # ((\control|op_alu [3] & (!\control|op_alu [2] & \exec|a|Mux72~8_combout )))

	.dataa(\control|op_alu [3]),
	.datab(\control|op_alu [2]),
	.datac(\exec|a|Mux72~6_combout ),
	.datad(\exec|a|Mux72~8_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux72~9_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux72~9 .lut_mask = 16'hF2F0;
defparam \exec|a|Mux72~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N27
dffeas \exec|data_register[8] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\exec|a|Mux72~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\exec|data_register~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec|data_register [8]),
	.prn(vcc));
// synopsys translate_off
defparam \exec|data_register[8] .is_wysiwyg = "true";
defparam \exec|data_register[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneive_lcell_comb \decode|r0~10 (
// Equation(s):
// \decode|r0~10_combout  = (\reset~input_o  & ((\control|op_res [0] & ((\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [8]))) # (!\control|op_res [0] & (\exec|data_register [8]))))

	.dataa(\control|op_res [0]),
	.datab(\reset~input_o ),
	.datac(\exec|data_register [8]),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\decode|r0~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0~10 .lut_mask = 16'hC840;
defparam \decode|r0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N27
dffeas \decode|r7[8] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r7[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r7 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r7[8] .is_wysiwyg = "true";
defparam \decode|r7[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneive_lcell_comb \decode|ar~41 (
// Equation(s):
// \decode|ar~41_combout  = (\fetch_mem_access|instruction_register [12] & ((\decode|r6 [8]) # ((\fetch_mem_access|instruction_register [11])))) # (!\fetch_mem_access|instruction_register [12] & (((\decode|r4 [8] & !\fetch_mem_access|instruction_register 
// [11]))))

	.dataa(\decode|r6 [8]),
	.datab(\fetch_mem_access|instruction_register [12]),
	.datac(\decode|r4 [8]),
	.datad(\fetch_mem_access|instruction_register [11]),
	.cin(gnd),
	.combout(\decode|ar~41_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~41 .lut_mask = 16'hCCB8;
defparam \decode|ar~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N16
cycloneive_lcell_comb \decode|ar~42 (
// Equation(s):
// \decode|ar~42_combout  = (\fetch_mem_access|instruction_register [11] & ((\decode|ar~41_combout  & (\decode|r7 [8])) # (!\decode|ar~41_combout  & ((\decode|r5 [8]))))) # (!\fetch_mem_access|instruction_register [11] & (((\decode|ar~41_combout ))))

	.dataa(\decode|r7 [8]),
	.datab(\fetch_mem_access|instruction_register [11]),
	.datac(\decode|r5 [8]),
	.datad(\decode|ar~41_combout ),
	.cin(gnd),
	.combout(\decode|ar~42_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~42 .lut_mask = 16'hBBC0;
defparam \decode|ar~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N18
cycloneive_lcell_comb \decode|ar~43 (
// Equation(s):
// \decode|ar~43_combout  = (\fetch_mem_access|instruction_register [11] & ((\decode|r1 [8]) # ((\fetch_mem_access|instruction_register [12])))) # (!\fetch_mem_access|instruction_register [11] & (((\decode|r0 [8] & !\fetch_mem_access|instruction_register 
// [12]))))

	.dataa(\decode|r1 [8]),
	.datab(\fetch_mem_access|instruction_register [11]),
	.datac(\decode|r0 [8]),
	.datad(\fetch_mem_access|instruction_register [12]),
	.cin(gnd),
	.combout(\decode|ar~43_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~43 .lut_mask = 16'hCCB8;
defparam \decode|ar~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneive_lcell_comb \decode|ar~44 (
// Equation(s):
// \decode|ar~44_combout  = (\decode|ar~43_combout  & (((\decode|r3 [8])) # (!\fetch_mem_access|instruction_register [12]))) # (!\decode|ar~43_combout  & (\fetch_mem_access|instruction_register [12] & (\decode|r2 [8])))

	.dataa(\decode|ar~43_combout ),
	.datab(\fetch_mem_access|instruction_register [12]),
	.datac(\decode|r2 [8]),
	.datad(\decode|r3 [8]),
	.cin(gnd),
	.combout(\decode|ar~44_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~44 .lut_mask = 16'hEA62;
defparam \decode|ar~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneive_lcell_comb \decode|ar~45 (
// Equation(s):
// \decode|ar~45_combout  = (\fetch_mem_access|instruction_register [13] & (\decode|ar~42_combout )) # (!\fetch_mem_access|instruction_register [13] & ((\decode|ar~44_combout )))

	.dataa(\decode|ar~42_combout ),
	.datab(gnd),
	.datac(\decode|ar~44_combout ),
	.datad(\fetch_mem_access|instruction_register [13]),
	.cin(gnd),
	.combout(\decode|ar~45_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~45 .lut_mask = 16'hAAF0;
defparam \decode|ar~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N13
dffeas \decode|ar[8] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|ar~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ar [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ar[8] .is_wysiwyg = "true";
defparam \decode|ar[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneive_lcell_comb \fetch_mem_access|instruction_register~10 (
// Equation(s):
// \fetch_mem_access|instruction_register~10_combout  = (\reset~input_o  & \fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [9])

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\fetch_mem_access|instruction_register~10_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|instruction_register~10 .lut_mask = 16'hAA00;
defparam \fetch_mem_access|instruction_register~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N5
dffeas \fetch_mem_access|instruction_register[9] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|instruction_register~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch_mem_access|instruction_register[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|instruction_register [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|instruction_register[9] .is_wysiwyg = "true";
defparam \fetch_mem_access|instruction_register[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \control|Mux1~0 (
// Equation(s):
// \control|Mux1~0_combout  = (\fetch_mem_access|instruction_register [9] & \fetch_mem_access|instruction_register [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\fetch_mem_access|instruction_register [9]),
	.datad(\fetch_mem_access|instruction_register [8]),
	.cin(gnd),
	.combout(\control|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|Mux1~0 .lut_mask = 16'hF000;
defparam \control|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneive_lcell_comb \control|op_branch~0 (
// Equation(s):
// \control|op_branch~0_combout  = (\fetch_mem_access|instruction_register [10] & (\control|Mux1~0_combout )) # (!\fetch_mem_access|instruction_register [10] & ((\control|op_branch~combout )))

	.dataa(\control|Mux1~0_combout ),
	.datab(gnd),
	.datac(\fetch_mem_access|instruction_register [10]),
	.datad(\control|op_branch~combout ),
	.cin(gnd),
	.combout(\control|op_branch~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|op_branch~0 .lut_mask = 16'hAFA0;
defparam \control|op_branch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneive_lcell_comb \control|comb~3 (
// Equation(s):
// \control|comb~3_combout  = (\fetch_mem_access|instruction_register [15] & (\fetch_mem_access|instruction_register [13] & (!\fetch_mem_access|instruction_register [14] & \control|always1~0_combout )))

	.dataa(\fetch_mem_access|instruction_register [15]),
	.datab(\fetch_mem_access|instruction_register [13]),
	.datac(\fetch_mem_access|instruction_register [14]),
	.datad(\control|always1~0_combout ),
	.cin(gnd),
	.combout(\control|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|comb~3 .lut_mask = 16'h0800;
defparam \control|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneive_lcell_comb \control|comb~2 (
// Equation(s):
// \control|comb~2_combout  = ((\fetch_mem_access|instruction_register [14]) # ((!\fetch_mem_access|instruction_register [13] & \control|always1~0_combout ))) # (!\fetch_mem_access|instruction_register [15])

	.dataa(\fetch_mem_access|instruction_register [15]),
	.datab(\fetch_mem_access|instruction_register [13]),
	.datac(\fetch_mem_access|instruction_register [14]),
	.datad(\control|always1~0_combout ),
	.cin(gnd),
	.combout(\control|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|comb~2 .lut_mask = 16'hF7F5;
defparam \control|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \control|op_branch (
// Equation(s):
// \control|op_branch~combout  = (!\control|comb~2_combout  & ((\control|op_branch~0_combout ) # (\control|comb~3_combout )))

	.dataa(\control|op_branch~0_combout ),
	.datab(gnd),
	.datac(\control|comb~3_combout ),
	.datad(\control|comb~2_combout ),
	.cin(gnd),
	.combout(\control|op_branch~combout ),
	.cout());
// synopsys translate_off
defparam \control|op_branch .lut_mask = 16'h00FA;
defparam \control|op_branch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneive_lcell_comb \fetch_mem_access|program_counter~6 (
// Equation(s):
// \fetch_mem_access|program_counter~6_combout  = (\control|op_branch~combout  & (\fetch_mem_access|program_counter~5_combout )) # (!\control|op_branch~combout  & ((\fetch_mem_access|program_counter_pre [2])))

	.dataa(gnd),
	.datab(\fetch_mem_access|program_counter~5_combout ),
	.datac(\fetch_mem_access|program_counter_pre [2]),
	.datad(\control|op_branch~combout ),
	.cin(gnd),
	.combout(\fetch_mem_access|program_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|program_counter~6 .lut_mask = 16'hCCF0;
defparam \fetch_mem_access|program_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N27
dffeas \fetch_mem_access|program_counter[2] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|program_counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\fetch_mem_access|program_counter[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|program_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|program_counter[2] .is_wysiwyg = "true";
defparam \fetch_mem_access|program_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N5
dffeas \fetch_mem_access|program_counter_pre[2] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|program_counter_pre[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\fetch_mem_access|instruction_register[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|program_counter_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|program_counter_pre[2] .is_wysiwyg = "true";
defparam \fetch_mem_access|program_counter_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneive_lcell_comb \exec|alu_src_mux_a|Mux13~1 (
// Equation(s):
// \exec|alu_src_mux_a|Mux13~1_combout  = (!\control|op_alu_src_a [0] & ((\control|op_alu_src_a [1] & (\fetch_mem_access|program_counter_pre [2])) # (!\control|op_alu_src_a [1] & ((\decode|br [2])))))

	.dataa(\fetch_mem_access|program_counter_pre [2]),
	.datab(\decode|br [2]),
	.datac(\control|op_alu_src_a [0]),
	.datad(\control|op_alu_src_a [1]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_a|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_a|Mux13~1 .lut_mask = 16'h0A0C;
defparam \exec|alu_src_mux_a|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N28
cycloneive_lcell_comb \exec|a|concat~0 (
// Equation(s):
// \exec|a|concat~0_combout  = \exec|alu_src_mux_a|Mux13~1_combout  $ (\exec|alu_src_mux_b|Mux13~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\exec|alu_src_mux_a|Mux13~1_combout ),
	.datad(\exec|alu_src_mux_b|Mux13~0_combout ),
	.cin(gnd),
	.combout(\exec|a|concat~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|concat~0 .lut_mask = 16'h0FF0;
defparam \exec|a|concat~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cycloneive_lcell_comb \exec|data_register~30 (
// Equation(s):
// \exec|data_register~30_combout  = (\exec|data_register[2]~29_combout  & (\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|data_register[2]~28_combout )))) # (!\exec|data_register[2]~29_combout  & (((\exec|a|Add1~4_combout ) # 
// (!\exec|data_register[2]~28_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datab(\exec|data_register[2]~29_combout ),
	.datac(\exec|a|Add1~4_combout ),
	.datad(\exec|data_register[2]~28_combout ),
	.cin(gnd),
	.combout(\exec|data_register~30_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~30 .lut_mask = 16'hB833;
defparam \exec|data_register~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
cycloneive_lcell_comb \exec|data_register~32 (
// Equation(s):
// \exec|data_register~32_combout  = (\exec|data_register[2]~31_combout  & (((\exec|data_register~30_combout )))) # (!\exec|data_register[2]~31_combout  & ((\exec|alu_src_mux_a|Mux13~1_combout  & ((\exec|alu_src_mux_b|Mux13~0_combout ) # 
// (!\exec|data_register~30_combout ))) # (!\exec|alu_src_mux_a|Mux13~1_combout  & (\exec|alu_src_mux_b|Mux13~0_combout  & !\exec|data_register~30_combout ))))

	.dataa(\exec|data_register[2]~31_combout ),
	.datab(\exec|alu_src_mux_a|Mux13~1_combout ),
	.datac(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datad(\exec|data_register~30_combout ),
	.cin(gnd),
	.combout(\exec|data_register~32_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~32 .lut_mask = 16'hEA54;
defparam \exec|data_register~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N14
cycloneive_lcell_comb \exec|a|Mux16~1 (
// Equation(s):
// \exec|a|Mux16~1_combout  = (!\control|op_alu_src_a [0] & ((\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|a|Mux30~21_combout )) # (!\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|a|Mux30~22_combout )))))

	.dataa(\exec|a|Mux30~21_combout ),
	.datab(\control|op_alu_src_a [0]),
	.datac(\exec|a|Mux30~22_combout ),
	.datad(\exec|alu_src_mux_b|Mux13~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux16~1 .lut_mask = 16'h2230;
defparam \exec|a|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneive_lcell_comb \exec|a|Mux16~0 (
// Equation(s):
// \exec|a|Mux16~0_combout  = (!\control|op_alu_src_a [0] & ((\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|a|Mux30~17_combout )) # (!\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|a|Mux30~20_combout )))))

	.dataa(\exec|a|Mux30~17_combout ),
	.datab(\control|op_alu_src_a [0]),
	.datac(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datad(\exec|a|Mux30~20_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux16~0 .lut_mask = 16'h2320;
defparam \exec|a|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneive_lcell_comb \exec|a|Mux16~3 (
// Equation(s):
// \exec|a|Mux16~3_combout  = (\exec|a|Mux16~2_combout  & ((\exec|a|Mux30~18_combout ) # ((\exec|alu_src_mux_a|Mux15~1_combout  & \exec|alu_src_mux_b|Mux14~0_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux15~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datac(\exec|a|Mux30~18_combout ),
	.datad(\exec|a|Mux16~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux16~3 .lut_mask = 16'hF800;
defparam \exec|a|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N0
cycloneive_lcell_comb \exec|a|Mux30~23 (
// Equation(s):
// \exec|a|Mux30~23_combout  = (!\control|op_alu_src_a [0] & ((\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_a|Mux12~0_combout ))) # (!\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|alu_src_mux_a|Mux13~0_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux13~0_combout ),
	.datac(\exec|alu_src_mux_a|Mux12~0_combout ),
	.datad(\control|op_alu_src_a [0]),
	.cin(gnd),
	.combout(\exec|a|Mux30~23_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~23 .lut_mask = 16'h00E4;
defparam \exec|a|Mux30~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N24
cycloneive_lcell_comb \exec|a|Mux30~24 (
// Equation(s):
// \exec|a|Mux30~24_combout  = (!\control|op_alu_src_a [0] & ((\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_a|Mux10~0_combout ))) # (!\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|alu_src_mux_a|Mux11~0_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux11~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datac(\exec|alu_src_mux_a|Mux10~0_combout ),
	.datad(\control|op_alu_src_a [0]),
	.cin(gnd),
	.combout(\exec|a|Mux30~24_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~24 .lut_mask = 16'h00E2;
defparam \exec|a|Mux30~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N26
cycloneive_lcell_comb \exec|data_register~19 (
// Equation(s):
// \exec|data_register~19_combout  = (\exec|data_register[2]~120_combout  & ((\exec|data_register[2]~18_combout  & (\exec|a|Mux30~24_combout )) # (!\exec|data_register[2]~18_combout  & ((\exec|alu_src_mux_a|Mux10~1_combout ))))) # 
// (!\exec|data_register[2]~120_combout  & (((\exec|data_register[2]~18_combout ))))

	.dataa(\exec|a|Mux30~24_combout ),
	.datab(\exec|alu_src_mux_a|Mux10~1_combout ),
	.datac(\exec|data_register[2]~120_combout ),
	.datad(\exec|data_register[2]~18_combout ),
	.cin(gnd),
	.combout(\exec|data_register~19_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~19 .lut_mask = 16'hAFC0;
defparam \exec|data_register~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneive_lcell_comb \exec|a|Mux32~24 (
// Equation(s):
// \exec|a|Mux32~24_combout  = (!\control|op_alu_src_a [0] & ((\exec|a|Mux32~23_combout ) # ((!\exec|alu_src_mux_b|Mux15~0_combout  & \exec|a|Mux32~13_combout ))))

	.dataa(\control|op_alu_src_a [0]),
	.datab(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datac(\exec|a|Mux32~23_combout ),
	.datad(\exec|a|Mux32~13_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~24_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~24 .lut_mask = 16'h5150;
defparam \exec|a|Mux32~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cycloneive_lcell_comb \exec|data_register~20 (
// Equation(s):
// \exec|data_register~20_combout  = (\exec|data_register[2]~17_combout  & ((\exec|data_register~19_combout  & (\exec|a|Mux32~25_combout )) # (!\exec|data_register~19_combout  & ((\exec|a|Mux32~24_combout ))))) # (!\exec|data_register[2]~17_combout  & 
// (((\exec|data_register~19_combout ))))

	.dataa(\exec|data_register[2]~17_combout ),
	.datab(\exec|a|Mux32~25_combout ),
	.datac(\exec|data_register~19_combout ),
	.datad(\exec|a|Mux32~24_combout ),
	.cin(gnd),
	.combout(\exec|data_register~20_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~20 .lut_mask = 16'hDAD0;
defparam \exec|data_register~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cycloneive_lcell_comb \exec|data_register~22 (
// Equation(s):
// \exec|data_register~22_combout  = (\exec|data_register[2]~16_combout  & (((\exec|data_register[2]~21_combout )))) # (!\exec|data_register[2]~16_combout  & ((\exec|data_register[2]~21_combout  & ((\exec|data_register~20_combout ))) # 
// (!\exec|data_register[2]~21_combout  & (\exec|a|Mux32~27_combout ))))

	.dataa(\exec|data_register[2]~16_combout ),
	.datab(\exec|a|Mux32~27_combout ),
	.datac(\exec|data_register[2]~21_combout ),
	.datad(\exec|data_register~20_combout ),
	.cin(gnd),
	.combout(\exec|data_register~22_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~22 .lut_mask = 16'hF4A4;
defparam \exec|data_register~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N12
cycloneive_lcell_comb \exec|data_register~23 (
// Equation(s):
// \exec|data_register~23_combout  = (\exec|data_register[2]~16_combout  & ((\exec|data_register~22_combout  & ((\exec|a|Mux32~30_combout ))) # (!\exec|data_register~22_combout  & (\exec|a|Mux30~23_combout )))) # (!\exec|data_register[2]~16_combout  & 
// (((\exec|data_register~22_combout ))))

	.dataa(\exec|data_register[2]~16_combout ),
	.datab(\exec|a|Mux30~23_combout ),
	.datac(\exec|data_register~22_combout ),
	.datad(\exec|a|Mux32~30_combout ),
	.cin(gnd),
	.combout(\exec|data_register~23_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~23 .lut_mask = 16'hF858;
defparam \exec|data_register~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cycloneive_lcell_comb \exec|data_register~26 (
// Equation(s):
// \exec|data_register~26_combout  = (\exec|data_register[2]~25_combout  & (((\exec|data_register~23_combout )) # (!\exec|data_register[2]~24_combout ))) # (!\exec|data_register[2]~25_combout  & (\exec|data_register[2]~24_combout  & (\exec|a|Mux16~3_combout 
// )))

	.dataa(\exec|data_register[2]~25_combout ),
	.datab(\exec|data_register[2]~24_combout ),
	.datac(\exec|a|Mux16~3_combout ),
	.datad(\exec|data_register~23_combout ),
	.cin(gnd),
	.combout(\exec|data_register~26_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~26 .lut_mask = 16'hEA62;
defparam \exec|data_register~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
cycloneive_lcell_comb \exec|data_register~27 (
// Equation(s):
// \exec|data_register~27_combout  = (\exec|data_register[2]~13_combout  & ((\exec|data_register~26_combout  & (\exec|a|Mux16~1_combout )) # (!\exec|data_register~26_combout  & ((\exec|a|Mux16~0_combout ))))) # (!\exec|data_register[2]~13_combout  & 
// (((\exec|data_register~26_combout ))))

	.dataa(\exec|a|Mux16~1_combout ),
	.datab(\exec|a|Mux16~0_combout ),
	.datac(\exec|data_register[2]~13_combout ),
	.datad(\exec|data_register~26_combout ),
	.cin(gnd),
	.combout(\exec|data_register~27_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~27 .lut_mask = 16'hAFC0;
defparam \exec|data_register~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N6
cycloneive_lcell_comb \exec|data_register~35 (
// Equation(s):
// \exec|data_register~35_combout  = (\exec|data_register[2]~33_combout  & ((\exec|data_register[2]~34_combout  & ((\exec|data_register~27_combout ))) # (!\exec|data_register[2]~34_combout  & (\exec|data_register~32_combout )))) # 
// (!\exec|data_register[2]~33_combout  & (!\exec|data_register[2]~34_combout ))

	.dataa(\exec|data_register[2]~33_combout ),
	.datab(\exec|data_register[2]~34_combout ),
	.datac(\exec|data_register~32_combout ),
	.datad(\exec|data_register~27_combout ),
	.cin(gnd),
	.combout(\exec|data_register~35_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~35 .lut_mask = 16'hB931;
defparam \exec|data_register~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N4
cycloneive_lcell_comb \exec|data_register~36 (
// Equation(s):
// \exec|data_register~36_combout  = (\exec|data_register[2]~14_combout  & (((\exec|data_register~35_combout )))) # (!\exec|data_register[2]~14_combout  & ((\exec|data_register~35_combout  & (\exec|a|Add0~4_combout )) # (!\exec|data_register~35_combout  & 
// ((\exec|a|concat~0_combout )))))

	.dataa(\exec|a|Add0~4_combout ),
	.datab(\exec|a|concat~0_combout ),
	.datac(\exec|data_register[2]~14_combout ),
	.datad(\exec|data_register~35_combout ),
	.cin(gnd),
	.combout(\exec|data_register~36_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~36 .lut_mask = 16'hFA0C;
defparam \exec|data_register~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N5
dffeas \exec|data_register[2] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\exec|data_register~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\exec|data_register~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec|data_register [2]),
	.prn(vcc));
// synopsys translate_off
defparam \exec|data_register[2] .is_wysiwyg = "true";
defparam \exec|data_register[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneive_lcell_comb \decode|r0~4 (
// Equation(s):
// \decode|r0~4_combout  = (\reset~input_o  & ((\control|op_res [0] & ((\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [2]))) # (!\control|op_res [0] & (\exec|data_register [2]))))

	.dataa(\control|op_res [0]),
	.datab(\exec|data_register [2]),
	.datac(\reset~input_o ),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\decode|r0~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0~4 .lut_mask = 16'hE040;
defparam \decode|r0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N13
dffeas \decode|r1[2] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r1[2] .is_wysiwyg = "true";
defparam \decode|r1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N6
cycloneive_lcell_comb \decode|ar~13 (
// Equation(s):
// \decode|ar~13_combout  = (\fetch_mem_access|instruction_register [12] & (((\fetch_mem_access|instruction_register [11])))) # (!\fetch_mem_access|instruction_register [12] & ((\fetch_mem_access|instruction_register [11] & (\decode|r1 [2])) # 
// (!\fetch_mem_access|instruction_register [11] & ((\decode|r0 [2])))))

	.dataa(\decode|r1 [2]),
	.datab(\decode|r0 [2]),
	.datac(\fetch_mem_access|instruction_register [12]),
	.datad(\fetch_mem_access|instruction_register [11]),
	.cin(gnd),
	.combout(\decode|ar~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~13 .lut_mask = 16'hFA0C;
defparam \decode|ar~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneive_lcell_comb \decode|ar~14 (
// Equation(s):
// \decode|ar~14_combout  = (\decode|ar~13_combout  & (((\decode|r3 [2])) # (!\fetch_mem_access|instruction_register [12]))) # (!\decode|ar~13_combout  & (\fetch_mem_access|instruction_register [12] & (\decode|r2 [2])))

	.dataa(\decode|ar~13_combout ),
	.datab(\fetch_mem_access|instruction_register [12]),
	.datac(\decode|r2 [2]),
	.datad(\decode|r3 [2]),
	.cin(gnd),
	.combout(\decode|ar~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~14 .lut_mask = 16'hEA62;
defparam \decode|ar~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cycloneive_lcell_comb \decode|ar~11 (
// Equation(s):
// \decode|ar~11_combout  = (\fetch_mem_access|instruction_register [11] & (\fetch_mem_access|instruction_register [12])) # (!\fetch_mem_access|instruction_register [11] & ((\fetch_mem_access|instruction_register [12] & ((\decode|r6 [2]))) # 
// (!\fetch_mem_access|instruction_register [12] & (\decode|r4 [2]))))

	.dataa(\fetch_mem_access|instruction_register [11]),
	.datab(\fetch_mem_access|instruction_register [12]),
	.datac(\decode|r4 [2]),
	.datad(\decode|r6 [2]),
	.cin(gnd),
	.combout(\decode|ar~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~11 .lut_mask = 16'hDC98;
defparam \decode|ar~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneive_lcell_comb \decode|ar~12 (
// Equation(s):
// \decode|ar~12_combout  = (\fetch_mem_access|instruction_register [11] & ((\decode|ar~11_combout  & ((\decode|r7 [2]))) # (!\decode|ar~11_combout  & (\decode|r5 [2])))) # (!\fetch_mem_access|instruction_register [11] & (((\decode|ar~11_combout ))))

	.dataa(\fetch_mem_access|instruction_register [11]),
	.datab(\decode|r5 [2]),
	.datac(\decode|r7 [2]),
	.datad(\decode|ar~11_combout ),
	.cin(gnd),
	.combout(\decode|ar~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~12 .lut_mask = 16'hF588;
defparam \decode|ar~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N14
cycloneive_lcell_comb \decode|ar~15 (
// Equation(s):
// \decode|ar~15_combout  = (\fetch_mem_access|instruction_register [13] & ((\decode|ar~12_combout ))) # (!\fetch_mem_access|instruction_register [13] & (\decode|ar~14_combout ))

	.dataa(\decode|ar~14_combout ),
	.datab(gnd),
	.datac(\decode|ar~12_combout ),
	.datad(\fetch_mem_access|instruction_register [13]),
	.cin(gnd),
	.combout(\decode|ar~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~15 .lut_mask = 16'hF0AA;
defparam \decode|ar~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N15
dffeas \decode|ar[2] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|ar~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ar [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ar[2] .is_wysiwyg = "true";
defparam \decode|ar[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cycloneive_lcell_comb \fetch_mem_access|instruction_register~3 (
// Equation(s):
// \fetch_mem_access|instruction_register~3_combout  = (\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [2] & \reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [2]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\fetch_mem_access|instruction_register~3_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|instruction_register~3 .lut_mask = 16'hF000;
defparam \fetch_mem_access|instruction_register~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N13
dffeas \fetch_mem_access|instruction_register[2] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|instruction_register~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch_mem_access|instruction_register[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|instruction_register [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|instruction_register[2] .is_wysiwyg = "true";
defparam \fetch_mem_access|instruction_register[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cycloneive_lcell_comb \exec|alu_src_mux_b|Mux13~0 (
// Equation(s):
// \exec|alu_src_mux_b|Mux13~0_combout  = (\control|op_alu_src_b [1] & (((\decode|ar [2] & !\control|op_alu_src_b [0])))) # (!\control|op_alu_src_b [1] & (\fetch_mem_access|instruction_register [2]))

	.dataa(\fetch_mem_access|instruction_register [2]),
	.datab(\decode|ar [2]),
	.datac(\control|op_alu_src_b [0]),
	.datad(\control|op_alu_src_b [1]),
	.cin(gnd),
	.combout(\exec|alu_src_mux_b|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|alu_src_mux_b|Mux13~0 .lut_mask = 16'h0CAA;
defparam \exec|alu_src_mux_b|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
cycloneive_lcell_comb \exec|data_register[10]~87 (
// Equation(s):
// \exec|data_register[10]~87_combout  = (\exec|alu_src_mux_b|Mux13~0_combout  & (!\exec|data_register[2]~15_combout  & (\control|op_alu [1] & \exec|a|Mux80~9_combout )))

	.dataa(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datab(\exec|data_register[2]~15_combout ),
	.datac(\control|op_alu [1]),
	.datad(\exec|a|Mux80~9_combout ),
	.cin(gnd),
	.combout(\exec|data_register[10]~87_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register[10]~87 .lut_mask = 16'h2000;
defparam \exec|data_register[10]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N22
cycloneive_lcell_comb \exec|a|concat~3 (
// Equation(s):
// \exec|a|concat~3_combout  = \exec|alu_src_mux_a|Mux5~1_combout  $ (\exec|alu_src_mux_b|Mux5~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\exec|alu_src_mux_a|Mux5~1_combout ),
	.datad(\exec|alu_src_mux_b|Mux5~0_combout ),
	.cin(gnd),
	.combout(\exec|a|concat~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|concat~3 .lut_mask = 16'h0FF0;
defparam \exec|a|concat~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N26
cycloneive_lcell_comb \exec|a|Mux30~29 (
// Equation(s):
// \exec|a|Mux30~29_combout  = (!\control|op_alu_src_a [0] & ((\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|alu_src_mux_a|Mux4~0_combout )) # (!\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_a|Mux5~0_combout )))))

	.dataa(\exec|alu_src_mux_a|Mux4~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datac(\control|op_alu_src_a [0]),
	.datad(\exec|alu_src_mux_a|Mux5~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~29_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~29 .lut_mask = 16'h0B08;
defparam \exec|a|Mux30~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N8
cycloneive_lcell_comb \exec|data_register~89 (
// Equation(s):
// \exec|data_register~89_combout  = (\exec|alu_src_mux_a|Mux2~0_combout  & (!\exec|alu_src_mux_b|Mux15~0_combout  & !\control|op_alu_src_a [0]))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_a|Mux2~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datad(\control|op_alu_src_a [0]),
	.cin(gnd),
	.combout(\exec|data_register~89_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~89 .lut_mask = 16'h000C;
defparam \exec|data_register~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N10
cycloneive_lcell_comb \exec|data_register~90 (
// Equation(s):
// \exec|data_register~90_combout  = (\exec|data_register[10]~77_combout  & (\exec|a|Mux32~38_combout  & (\exec|data_register[10]~123_combout ))) # (!\exec|data_register[10]~77_combout  & (((\exec|a|Mux32~25_combout ) # (!\exec|data_register[10]~123_combout 
// ))))

	.dataa(\exec|a|Mux32~38_combout ),
	.datab(\exec|data_register[10]~77_combout ),
	.datac(\exec|data_register[10]~123_combout ),
	.datad(\exec|a|Mux32~25_combout ),
	.cin(gnd),
	.combout(\exec|data_register~90_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~90 .lut_mask = 16'hB383;
defparam \exec|data_register~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N28
cycloneive_lcell_comb \exec|data_register~91 (
// Equation(s):
// \exec|data_register~91_combout  = (\exec|data_register[10]~76_combout  & (((\exec|data_register~90_combout )))) # (!\exec|data_register[10]~76_combout  & ((\exec|data_register~90_combout  & (\exec|a|Mux30~29_combout )) # (!\exec|data_register~90_combout  
// & ((\exec|data_register~89_combout )))))

	.dataa(\exec|data_register[10]~76_combout ),
	.datab(\exec|a|Mux30~29_combout ),
	.datac(\exec|data_register~89_combout ),
	.datad(\exec|data_register~90_combout ),
	.cin(gnd),
	.combout(\exec|data_register~91_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~91 .lut_mask = 16'hEE50;
defparam \exec|data_register~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N6
cycloneive_lcell_comb \exec|data_register~92 (
// Equation(s):
// \exec|data_register~92_combout  = (\exec|data_register[2]~25_combout  & ((\exec|data_register~91_combout ) # ((!\exec|data_register[10]~80_combout )))) # (!\exec|data_register[2]~25_combout  & (((\exec|a|Mux16~1_combout  & 
// \exec|data_register[10]~80_combout ))))

	.dataa(\exec|data_register[2]~25_combout ),
	.datab(\exec|data_register~91_combout ),
	.datac(\exec|a|Mux16~1_combout ),
	.datad(\exec|data_register[10]~80_combout ),
	.cin(gnd),
	.combout(\exec|data_register~92_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~92 .lut_mask = 16'hD8AA;
defparam \exec|data_register~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N4
cycloneive_lcell_comb \exec|data_register~93 (
// Equation(s):
// \exec|data_register~93_combout  = (\exec|data_register[10]~74_combout  & ((\exec|data_register~92_combout  & ((\exec|a|Mux16~0_combout ))) # (!\exec|data_register~92_combout  & (\exec|a|Mux16~3_combout )))) # (!\exec|data_register[10]~74_combout  & 
// (((\exec|data_register~92_combout ))))

	.dataa(\exec|a|Mux16~3_combout ),
	.datab(\exec|data_register[10]~74_combout ),
	.datac(\exec|a|Mux16~0_combout ),
	.datad(\exec|data_register~92_combout ),
	.cin(gnd),
	.combout(\exec|data_register~93_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~93 .lut_mask = 16'hF388;
defparam \exec|data_register~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
cycloneive_lcell_comb \exec|data_register~94 (
// Equation(s):
// \exec|data_register~94_combout  = (\exec|data_register[2]~29_combout  & (\exec|alu_src_mux_b|Mux5~0_combout  & ((\exec|data_register[2]~28_combout )))) # (!\exec|data_register[2]~29_combout  & (((\exec|a|Add1~20_combout ) # 
// (!\exec|data_register[2]~28_combout ))))

	.dataa(\exec|data_register[2]~29_combout ),
	.datab(\exec|alu_src_mux_b|Mux5~0_combout ),
	.datac(\exec|a|Add1~20_combout ),
	.datad(\exec|data_register[2]~28_combout ),
	.cin(gnd),
	.combout(\exec|data_register~94_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~94 .lut_mask = 16'hD855;
defparam \exec|data_register~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N24
cycloneive_lcell_comb \exec|data_register~95 (
// Equation(s):
// \exec|data_register~95_combout  = (\exec|data_register[2]~31_combout  & (((\exec|data_register~94_combout )))) # (!\exec|data_register[2]~31_combout  & ((\exec|alu_src_mux_a|Mux5~1_combout  & ((\exec|alu_src_mux_b|Mux5~0_combout ) # 
// (!\exec|data_register~94_combout ))) # (!\exec|alu_src_mux_a|Mux5~1_combout  & (\exec|alu_src_mux_b|Mux5~0_combout  & !\exec|data_register~94_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux5~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux5~0_combout ),
	.datac(\exec|data_register[2]~31_combout ),
	.datad(\exec|data_register~94_combout ),
	.cin(gnd),
	.combout(\exec|data_register~95_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~95 .lut_mask = 16'hF80E;
defparam \exec|data_register~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N2
cycloneive_lcell_comb \exec|data_register~96 (
// Equation(s):
// \exec|data_register~96_combout  = (\exec|data_register[2]~34_combout  & (\exec|data_register[2]~33_combout  & (\exec|data_register~93_combout ))) # (!\exec|data_register[2]~34_combout  & (((\exec|data_register~95_combout )) # 
// (!\exec|data_register[2]~33_combout )))

	.dataa(\exec|data_register[2]~34_combout ),
	.datab(\exec|data_register[2]~33_combout ),
	.datac(\exec|data_register~93_combout ),
	.datad(\exec|data_register~95_combout ),
	.cin(gnd),
	.combout(\exec|data_register~96_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~96 .lut_mask = 16'hD591;
defparam \exec|data_register~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N0
cycloneive_lcell_comb \exec|data_register~97 (
// Equation(s):
// \exec|data_register~97_combout  = (\exec|data_register[2]~14_combout  & (((\exec|data_register~96_combout )))) # (!\exec|data_register[2]~14_combout  & ((\exec|data_register~96_combout  & (\exec|a|Add0~20_combout )) # (!\exec|data_register~96_combout  & 
// ((\exec|a|concat~3_combout )))))

	.dataa(\exec|data_register[2]~14_combout ),
	.datab(\exec|a|Add0~20_combout ),
	.datac(\exec|a|concat~3_combout ),
	.datad(\exec|data_register~96_combout ),
	.cin(gnd),
	.combout(\exec|data_register~97_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~97 .lut_mask = 16'hEE50;
defparam \exec|data_register~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N12
cycloneive_lcell_comb \exec|data_register~98 (
// Equation(s):
// \exec|data_register~98_combout  = (\exec|data_register[10]~87_combout  & (\exec|a|Mux32~40_combout )) # (!\exec|data_register[10]~87_combout  & ((\exec|data_register~97_combout )))

	.dataa(gnd),
	.datab(\exec|data_register[10]~87_combout ),
	.datac(\exec|a|Mux32~40_combout ),
	.datad(\exec|data_register~97_combout ),
	.cin(gnd),
	.combout(\exec|data_register~98_combout ),
	.cout());
// synopsys translate_off
defparam \exec|data_register~98 .lut_mask = 16'hF3C0;
defparam \exec|data_register~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N13
dffeas \exec|data_register[10] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\exec|data_register~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\exec|data_register~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec|data_register [10]),
	.prn(vcc));
// synopsys translate_off
defparam \exec|data_register[10] .is_wysiwyg = "true";
defparam \exec|data_register[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneive_lcell_comb \decode|r0~12 (
// Equation(s):
// \decode|r0~12_combout  = (\reset~input_o  & ((\control|op_res [0] & ((\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [10]))) # (!\control|op_res [0] & (\exec|data_register [10]))))

	.dataa(\control|op_res [0]),
	.datab(\exec|data_register [10]),
	.datac(\reset~input_o ),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\decode|r0~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0~12 .lut_mask = 16'hE040;
defparam \decode|r0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N23
dffeas \decode|r7[10] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r7[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r7 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r7[10] .is_wysiwyg = "true";
defparam \decode|r7[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
cycloneive_lcell_comb \decode|ar~51 (
// Equation(s):
// \decode|ar~51_combout  = (\fetch_mem_access|instruction_register [11] & (((\fetch_mem_access|instruction_register [12])))) # (!\fetch_mem_access|instruction_register [11] & ((\fetch_mem_access|instruction_register [12] & (\decode|r6 [10])) # 
// (!\fetch_mem_access|instruction_register [12] & ((\decode|r4 [10])))))

	.dataa(\fetch_mem_access|instruction_register [11]),
	.datab(\decode|r6 [10]),
	.datac(\decode|r4 [10]),
	.datad(\fetch_mem_access|instruction_register [12]),
	.cin(gnd),
	.combout(\decode|ar~51_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~51 .lut_mask = 16'hEE50;
defparam \decode|ar~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N24
cycloneive_lcell_comb \decode|ar~52 (
// Equation(s):
// \decode|ar~52_combout  = (\fetch_mem_access|instruction_register [11] & ((\decode|ar~51_combout  & (\decode|r7 [10])) # (!\decode|ar~51_combout  & ((\decode|r5 [10]))))) # (!\fetch_mem_access|instruction_register [11] & (((\decode|ar~51_combout ))))

	.dataa(\decode|r7 [10]),
	.datab(\fetch_mem_access|instruction_register [11]),
	.datac(\decode|r5 [10]),
	.datad(\decode|ar~51_combout ),
	.cin(gnd),
	.combout(\decode|ar~52_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~52 .lut_mask = 16'hBBC0;
defparam \decode|ar~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N8
cycloneive_lcell_comb \decode|ar~53 (
// Equation(s):
// \decode|ar~53_combout  = (\fetch_mem_access|instruction_register [12] & (((\fetch_mem_access|instruction_register [11])))) # (!\fetch_mem_access|instruction_register [12] & ((\fetch_mem_access|instruction_register [11] & (\decode|r1 [10])) # 
// (!\fetch_mem_access|instruction_register [11] & ((\decode|r0 [10])))))

	.dataa(\fetch_mem_access|instruction_register [12]),
	.datab(\decode|r1 [10]),
	.datac(\decode|r0 [10]),
	.datad(\fetch_mem_access|instruction_register [11]),
	.cin(gnd),
	.combout(\decode|ar~53_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~53 .lut_mask = 16'hEE50;
defparam \decode|ar~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
cycloneive_lcell_comb \decode|ar~54 (
// Equation(s):
// \decode|ar~54_combout  = (\decode|ar~53_combout  & ((\decode|r3 [10]) # ((!\fetch_mem_access|instruction_register [12])))) # (!\decode|ar~53_combout  & (((\decode|r2 [10] & \fetch_mem_access|instruction_register [12]))))

	.dataa(\decode|ar~53_combout ),
	.datab(\decode|r3 [10]),
	.datac(\decode|r2 [10]),
	.datad(\fetch_mem_access|instruction_register [12]),
	.cin(gnd),
	.combout(\decode|ar~54_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~54 .lut_mask = 16'hD8AA;
defparam \decode|ar~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneive_lcell_comb \decode|ar~55 (
// Equation(s):
// \decode|ar~55_combout  = (\fetch_mem_access|instruction_register [13] & (\decode|ar~52_combout )) # (!\fetch_mem_access|instruction_register [13] & ((\decode|ar~54_combout )))

	.dataa(\decode|ar~52_combout ),
	.datab(gnd),
	.datac(\fetch_mem_access|instruction_register [13]),
	.datad(\decode|ar~54_combout ),
	.cin(gnd),
	.combout(\decode|ar~55_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~55 .lut_mask = 16'hAFA0;
defparam \decode|ar~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N11
dffeas \decode|ar[10] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|ar~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ar [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ar[10] .is_wysiwyg = "true";
defparam \decode|ar[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cycloneive_lcell_comb \fetch_mem_access|instruction_register~12 (
// Equation(s):
// \fetch_mem_access|instruction_register~12_combout  = (\reset~input_o  & \fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [11])

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\fetch_mem_access|instruction_register~12_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|instruction_register~12 .lut_mask = 16'hC0C0;
defparam \fetch_mem_access|instruction_register~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N21
dffeas \fetch_mem_access|instruction_register[11] (
	.clk(!\clock~input_o ),
	.d(\fetch_mem_access|instruction_register~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch_mem_access|instruction_register[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|instruction_register [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|instruction_register[11] .is_wysiwyg = "true";
defparam \fetch_mem_access|instruction_register[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneive_lcell_comb \control|always1~0 (
// Equation(s):
// \control|always1~0_combout  = (!\fetch_mem_access|instruction_register [12] & !\fetch_mem_access|instruction_register [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\fetch_mem_access|instruction_register [12]),
	.datad(\fetch_mem_access|instruction_register [11]),
	.cin(gnd),
	.combout(\control|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|always1~0 .lut_mask = 16'h000F;
defparam \control|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneive_lcell_comb \control|comb~4 (
// Equation(s):
// \control|comb~4_combout  = (\fetch_mem_access|instruction_register [14]) # ((\fetch_mem_access|instruction_register [15] & ((\control|always1~0_combout ) # (\fetch_mem_access|instruction_register [10]))))

	.dataa(\control|always1~0_combout ),
	.datab(\fetch_mem_access|instruction_register [14]),
	.datac(\fetch_mem_access|instruction_register [10]),
	.datad(\fetch_mem_access|instruction_register [15]),
	.cin(gnd),
	.combout(\control|comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|comb~4 .lut_mask = 16'hFECC;
defparam \control|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneive_lcell_comb \control|op_res[0] (
// Equation(s):
// \control|op_res [0] = (!\control|comb~4_combout  & ((\control|op_res [0]) # (!\control|Equal10~0_combout )))

	.dataa(\control|Equal10~0_combout ),
	.datab(gnd),
	.datac(\control|comb~4_combout ),
	.datad(\control|op_res [0]),
	.cin(gnd),
	.combout(\control|op_res [0]),
	.cout());
// synopsys translate_off
defparam \control|op_res[0] .lut_mask = 16'h0F05;
defparam \control|op_res[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
cycloneive_lcell_comb \decode|r0~8 (
// Equation(s):
// \decode|r0~8_combout  = (\reset~input_o  & ((\control|op_res [0] & ((\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [6]))) # (!\control|op_res [0] & (\exec|data_register [6]))))

	.dataa(\control|op_res [0]),
	.datab(\exec|data_register [6]),
	.datac(\reset~input_o ),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\decode|r0~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode|r0~8 .lut_mask = 16'hE040;
defparam \decode|r0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N29
dffeas \decode|r1[6] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|r0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode|r1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|r1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|r1[6] .is_wysiwyg = "true";
defparam \decode|r1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N16
cycloneive_lcell_comb \decode|ar~33 (
// Equation(s):
// \decode|ar~33_combout  = (\fetch_mem_access|instruction_register [12] & (((\fetch_mem_access|instruction_register [11])))) # (!\fetch_mem_access|instruction_register [12] & ((\fetch_mem_access|instruction_register [11] & (\decode|r1 [6])) # 
// (!\fetch_mem_access|instruction_register [11] & ((\decode|r0 [6])))))

	.dataa(\fetch_mem_access|instruction_register [12]),
	.datab(\decode|r1 [6]),
	.datac(\decode|r0 [6]),
	.datad(\fetch_mem_access|instruction_register [11]),
	.cin(gnd),
	.combout(\decode|ar~33_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~33 .lut_mask = 16'hEE50;
defparam \decode|ar~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cycloneive_lcell_comb \decode|ar~34 (
// Equation(s):
// \decode|ar~34_combout  = (\fetch_mem_access|instruction_register [12] & ((\decode|ar~33_combout  & ((\decode|r3 [6]))) # (!\decode|ar~33_combout  & (\decode|r2 [6])))) # (!\fetch_mem_access|instruction_register [12] & (\decode|ar~33_combout ))

	.dataa(\fetch_mem_access|instruction_register [12]),
	.datab(\decode|ar~33_combout ),
	.datac(\decode|r2 [6]),
	.datad(\decode|r3 [6]),
	.cin(gnd),
	.combout(\decode|ar~34_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~34 .lut_mask = 16'hEC64;
defparam \decode|ar~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneive_lcell_comb \decode|ar~31 (
// Equation(s):
// \decode|ar~31_combout  = (\fetch_mem_access|instruction_register [11] & (\fetch_mem_access|instruction_register [12])) # (!\fetch_mem_access|instruction_register [11] & ((\fetch_mem_access|instruction_register [12] & ((\decode|r6 [6]))) # 
// (!\fetch_mem_access|instruction_register [12] & (\decode|r4 [6]))))

	.dataa(\fetch_mem_access|instruction_register [11]),
	.datab(\fetch_mem_access|instruction_register [12]),
	.datac(\decode|r4 [6]),
	.datad(\decode|r6 [6]),
	.cin(gnd),
	.combout(\decode|ar~31_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~31 .lut_mask = 16'hDC98;
defparam \decode|ar~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneive_lcell_comb \decode|ar~32 (
// Equation(s):
// \decode|ar~32_combout  = (\fetch_mem_access|instruction_register [11] & ((\decode|ar~31_combout  & (\decode|r7 [6])) # (!\decode|ar~31_combout  & ((\decode|r5 [6]))))) # (!\fetch_mem_access|instruction_register [11] & (((\decode|ar~31_combout ))))

	.dataa(\fetch_mem_access|instruction_register [11]),
	.datab(\decode|r7 [6]),
	.datac(\decode|r5 [6]),
	.datad(\decode|ar~31_combout ),
	.cin(gnd),
	.combout(\decode|ar~32_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~32 .lut_mask = 16'hDDA0;
defparam \decode|ar~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneive_lcell_comb \decode|ar~35 (
// Equation(s):
// \decode|ar~35_combout  = (\fetch_mem_access|instruction_register [13] & ((\decode|ar~32_combout ))) # (!\fetch_mem_access|instruction_register [13] & (\decode|ar~34_combout ))

	.dataa(\decode|ar~34_combout ),
	.datab(gnd),
	.datac(\fetch_mem_access|instruction_register [13]),
	.datad(\decode|ar~32_combout ),
	.cin(gnd),
	.combout(\decode|ar~35_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~35 .lut_mask = 16'hFA0A;
defparam \decode|ar~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N9
dffeas \decode|ar[6] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|ar~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ar [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ar[6] .is_wysiwyg = "true";
defparam \decode|ar[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
cycloneive_lcell_comb \fetch_mem_access|instruction_register~8 (
// Equation(s):
// \fetch_mem_access|instruction_register~8_combout  = (\reset~input_o  & \fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [7])

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\fetch_mem_access|instruction_register~8_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|instruction_register~8 .lut_mask = 16'hCC00;
defparam \fetch_mem_access|instruction_register~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N15
dffeas \fetch_mem_access|instruction_register[7] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|instruction_register~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch_mem_access|instruction_register[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|instruction_register [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|instruction_register[7] .is_wysiwyg = "true";
defparam \fetch_mem_access|instruction_register[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneive_lcell_comb \control|op_alu[3]~4 (
// Equation(s):
// \control|op_alu[3]~4_combout  = (\fetch_mem_access|instruction_register [14] & (\fetch_mem_access|instruction_register [15] & (\fetch_mem_access|instruction_register [7] & !\fetch_mem_access|instruction_register [6])))

	.dataa(\fetch_mem_access|instruction_register [14]),
	.datab(\fetch_mem_access|instruction_register [15]),
	.datac(\fetch_mem_access|instruction_register [7]),
	.datad(\fetch_mem_access|instruction_register [6]),
	.cin(gnd),
	.combout(\control|op_alu[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|op_alu[3]~4 .lut_mask = 16'h0080;
defparam \control|op_alu[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cycloneive_lcell_comb \control|op_alu[3] (
// Equation(s):
// \control|op_alu [3] = (GLOBAL(\control|op_alu[3]~0clkctrl_outclk ) & (\control|op_alu[3]~4_combout )) # (!GLOBAL(\control|op_alu[3]~0clkctrl_outclk ) & ((\control|op_alu [3])))

	.dataa(gnd),
	.datab(\control|op_alu[3]~4_combout ),
	.datac(\control|op_alu [3]),
	.datad(\control|op_alu[3]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\control|op_alu [3]),
	.cout());
// synopsys translate_off
defparam \control|op_alu[3] .lut_mask = 16'hCCF0;
defparam \control|op_alu[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N28
cycloneive_lcell_comb \exec|a|Mux79~2 (
// Equation(s):
// \exec|a|Mux79~2_combout  = (!\control|op_alu [0] & (\exec|alu_src_mux_b|Mux14~0_combout  $ (((!\control|op_alu [1] & \exec|alu_src_mux_a|Mux14~1_combout )))))

	.dataa(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datab(\control|op_alu [1]),
	.datac(\control|op_alu [0]),
	.datad(\exec|alu_src_mux_a|Mux14~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux79~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux79~2 .lut_mask = 16'h090A;
defparam \exec|a|Mux79~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N8
cycloneive_lcell_comb \exec|a|Mux79~3 (
// Equation(s):
// \exec|a|Mux79~3_combout  = (\control|op_alu [2] & ((\exec|a|Mux79~2_combout ) # ((\exec|data_register[2]~13_combout  & \exec|a|Add1~2_combout ))))

	.dataa(\control|op_alu [2]),
	.datab(\exec|a|Mux79~2_combout ),
	.datac(\exec|data_register[2]~13_combout ),
	.datad(\exec|a|Add1~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux79~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux79~3 .lut_mask = 16'hA888;
defparam \exec|a|Mux79~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N14
cycloneive_lcell_comb \exec|a|Mux79~4 (
// Equation(s):
// \exec|a|Mux79~4_combout  = (\exec|alu_src_mux_b|Mux14~0_combout  & ((\control|op_alu [0]) # ((\control|op_alu [1] & \exec|alu_src_mux_a|Mux14~1_combout )))) # (!\exec|alu_src_mux_b|Mux14~0_combout  & (\control|op_alu [0] & 
// ((\exec|alu_src_mux_a|Mux14~1_combout ) # (!\control|op_alu [1]))))

	.dataa(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datab(\control|op_alu [1]),
	.datac(\control|op_alu [0]),
	.datad(\exec|alu_src_mux_a|Mux14~1_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux79~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux79~4 .lut_mask = 16'hF8B0;
defparam \exec|a|Mux79~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N24
cycloneive_lcell_comb \exec|a|Mux79~5 (
// Equation(s):
// \exec|a|Mux79~5_combout  = (\exec|a|Mux79~4_combout  & ((\exec|a|Add1~2_combout ) # ((\control|op_alu [1])))) # (!\exec|a|Mux79~4_combout  & (((!\control|op_alu [1] & \exec|a|Add0~2_combout ))))

	.dataa(\exec|a|Add1~2_combout ),
	.datab(\exec|a|Mux79~4_combout ),
	.datac(\control|op_alu [1]),
	.datad(\exec|a|Add0~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux79~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux79~5 .lut_mask = 16'hCBC8;
defparam \exec|a|Mux79~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N22
cycloneive_lcell_comb \exec|a|Mux79~6 (
// Equation(s):
// \exec|a|Mux79~6_combout  = (!\control|op_alu [3] & ((\exec|a|Mux79~3_combout ) # ((!\control|op_alu [2] & \exec|a|Mux79~5_combout ))))

	.dataa(\control|op_alu [2]),
	.datab(\control|op_alu [3]),
	.datac(\exec|a|Mux79~3_combout ),
	.datad(\exec|a|Mux79~5_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux79~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux79~6 .lut_mask = 16'h3130;
defparam \exec|a|Mux79~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cycloneive_lcell_comb \exec|a|Mux29~1 (
// Equation(s):
// \exec|a|Mux29~1_combout  = (\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|a|Mux2~7_combout )) # (!\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|a|Mux2~9_combout )))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datac(\exec|a|Mux2~7_combout ),
	.datad(\exec|a|Mux2~9_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux29~1 .lut_mask = 16'hF3C0;
defparam \exec|a|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cycloneive_lcell_comb \exec|a|Mux29~0 (
// Equation(s):
// \exec|a|Mux29~0_combout  = (\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|a|Mux2~4_combout ))) # (!\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|a|Mux2~5_combout ))

	.dataa(gnd),
	.datab(\exec|a|Mux2~5_combout ),
	.datac(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datad(\exec|a|Mux2~4_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux29~0 .lut_mask = 16'hFC0C;
defparam \exec|a|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
cycloneive_lcell_comb \exec|a|Mux29~2 (
// Equation(s):
// \exec|a|Mux29~2_combout  = (!\control|op_alu_src_a [0] & ((\exec|alu_src_mux_b|Mux12~0_combout  & ((\exec|a|Mux29~0_combout ))) # (!\exec|alu_src_mux_b|Mux12~0_combout  & (\exec|a|Mux29~1_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datab(\exec|a|Mux29~1_combout ),
	.datac(\control|op_alu_src_a [0]),
	.datad(\exec|a|Mux29~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux29~2 .lut_mask = 16'h0E04;
defparam \exec|a|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
cycloneive_lcell_comb \exec|a|Mux14~0 (
// Equation(s):
// \exec|a|Mux14~0_combout  = (!\exec|alu_src_mux_b|Mux14~0_combout  & (!\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|a|Mux32~9_combout  & \exec|a|Mux30~15_combout )))

	.dataa(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datac(\exec|a|Mux32~9_combout ),
	.datad(\exec|a|Mux30~15_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux14~0 .lut_mask = 16'h1000;
defparam \exec|a|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneive_lcell_comb \exec|a|Mux45~2 (
// Equation(s):
// \exec|a|Mux45~2_combout  = (\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_a|Mux11~0_combout ))) # (!\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|alu_src_mux_a|Mux12~0_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux12~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux11~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux45~2 .lut_mask = 16'hA808;
defparam \exec|a|Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneive_lcell_comb \exec|a|Mux32~17 (
// Equation(s):
// \exec|a|Mux32~17_combout  = (!\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|alu_src_mux_a|Mux13~0_combout )) # (!\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_a|Mux14~0_combout )))))

	.dataa(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux13~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux14~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~17_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~17 .lut_mask = 16'h4540;
defparam \exec|a|Mux32~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
cycloneive_lcell_comb \exec|a|Mux32~16 (
// Equation(s):
// \exec|a|Mux32~16_combout  = (\exec|a|Mux32~14_combout ) # ((\exec|alu_src_mux_b|Mux15~0_combout  & \exec|a|Mux32~15_combout ))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datac(\exec|a|Mux32~14_combout ),
	.datad(\exec|a|Mux32~15_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~16_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~16 .lut_mask = 16'hFCF0;
defparam \exec|a|Mux32~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cycloneive_lcell_comb \exec|a|Mux45~3 (
// Equation(s):
// \exec|a|Mux45~3_combout  = (\exec|alu_src_mux_b|Mux12~0_combout  & (((\exec|a|Mux32~16_combout )))) # (!\exec|alu_src_mux_b|Mux12~0_combout  & ((\exec|a|Mux45~2_combout ) # ((\exec|a|Mux32~17_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datab(\exec|a|Mux45~2_combout ),
	.datac(\exec|a|Mux32~17_combout ),
	.datad(\exec|a|Mux32~16_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux45~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux45~3 .lut_mask = 16'hFE54;
defparam \exec|a|Mux45~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneive_lcell_comb \exec|a|Mux45~4 (
// Equation(s):
// \exec|a|Mux45~4_combout  = (!\control|op_alu_src_a [0] & ((\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|a|Mux45~1_combout )) # (!\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|a|Mux45~3_combout )))))

	.dataa(\control|op_alu_src_a [0]),
	.datab(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datac(\exec|a|Mux45~1_combout ),
	.datad(\exec|a|Mux45~3_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux45~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux45~4 .lut_mask = 16'h5140;
defparam \exec|a|Mux45~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneive_lcell_comb \exec|a|Mux79~7 (
// Equation(s):
// \exec|a|Mux79~7_combout  = (\control|op_alu [0] & (\control|op_alu [1])) # (!\control|op_alu [0] & ((\control|op_alu [1] & ((\exec|a|Mux45~4_combout ))) # (!\control|op_alu [1] & (\exec|a|Mux14~0_combout ))))

	.dataa(\control|op_alu [0]),
	.datab(\control|op_alu [1]),
	.datac(\exec|a|Mux14~0_combout ),
	.datad(\exec|a|Mux45~4_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux79~7_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux79~7 .lut_mask = 16'hDC98;
defparam \exec|a|Mux79~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneive_lcell_comb \exec|a|Mux32~21 (
// Equation(s):
// \exec|a|Mux32~21_combout  = (!\exec|a|Mux32~20_combout  & ((\exec|a|Mux32~17_combout ) # ((\exec|alu_src_mux_a|Mux11~0_combout  & \exec|alu_src_mux_b|Mux14~0_combout ))))

	.dataa(\exec|a|Mux32~17_combout ),
	.datab(\exec|alu_src_mux_a|Mux11~0_combout ),
	.datac(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datad(\exec|a|Mux32~20_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~21_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~21 .lut_mask = 16'h00EA;
defparam \exec|a|Mux32~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneive_lcell_comb \exec|a|Mux32~19 (
// Equation(s):
// \exec|a|Mux32~19_combout  = (!\control|op_alu_src_a [0] & ((\exec|a|Mux32~10_combout ) # ((\exec|alu_src_mux_b|Mux15~0_combout  & \exec|a|Mux32~13_combout ))))

	.dataa(\control|op_alu_src_a [0]),
	.datab(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datac(\exec|a|Mux32~10_combout ),
	.datad(\exec|a|Mux32~13_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~19_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~19 .lut_mask = 16'h5450;
defparam \exec|a|Mux32~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneive_lcell_comb \exec|a|Mux62~0 (
// Equation(s):
// \exec|a|Mux62~0_combout  = (\exec|alu_src_mux_b|Mux12~0_combout  & (((\exec|alu_src_mux_b|Mux13~0_combout )))) # (!\exec|alu_src_mux_b|Mux12~0_combout  & ((\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|a|Mux32~19_combout ))) # 
// (!\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|a|Mux32~21_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datab(\exec|a|Mux32~21_combout ),
	.datac(\exec|a|Mux32~19_combout ),
	.datad(\exec|alu_src_mux_b|Mux13~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux62~0 .lut_mask = 16'hFA44;
defparam \exec|a|Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneive_lcell_comb \exec|a|Mux62~1 (
// Equation(s):
// \exec|a|Mux62~1_combout  = (\exec|alu_src_mux_b|Mux12~0_combout  & ((\exec|a|Mux62~0_combout  & (\exec|a|Mux32~22_combout )) # (!\exec|a|Mux62~0_combout  & ((\exec|a|Mux32~18_combout ))))) # (!\exec|alu_src_mux_b|Mux12~0_combout  & 
// (((\exec|a|Mux62~0_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datab(\exec|a|Mux32~22_combout ),
	.datac(\exec|a|Mux62~0_combout ),
	.datad(\exec|a|Mux32~18_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux62~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux62~1 .lut_mask = 16'hDAD0;
defparam \exec|a|Mux62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cycloneive_lcell_comb \exec|a|shift~9 (
// Equation(s):
// \exec|a|shift~9_combout  = (\exec|alu_src_mux_a|Mux0~1_combout  & (\exec|a|Mux62~1_combout )) # (!\exec|alu_src_mux_a|Mux0~1_combout  & ((\exec|a|Mux45~4_combout )))

	.dataa(gnd),
	.datab(\exec|alu_src_mux_a|Mux0~1_combout ),
	.datac(\exec|a|Mux62~1_combout ),
	.datad(\exec|a|Mux45~4_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~9_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~9 .lut_mask = 16'hF3C0;
defparam \exec|a|shift~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cycloneive_lcell_comb \exec|a|Mux79~8 (
// Equation(s):
// \exec|a|Mux79~8_combout  = (\control|op_alu [0] & ((\exec|a|Mux79~7_combout  & ((\exec|a|shift~9_combout ))) # (!\exec|a|Mux79~7_combout  & (\exec|a|Mux29~2_combout )))) # (!\control|op_alu [0] & (((\exec|a|Mux79~7_combout ))))

	.dataa(\control|op_alu [0]),
	.datab(\exec|a|Mux29~2_combout ),
	.datac(\exec|a|Mux79~7_combout ),
	.datad(\exec|a|shift~9_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux79~8_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux79~8 .lut_mask = 16'hF858;
defparam \exec|a|Mux79~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneive_lcell_comb \exec|a|Mux79~9 (
// Equation(s):
// \exec|a|Mux79~9_combout  = (\exec|a|Mux79~6_combout ) # ((\control|op_alu [3] & (!\control|op_alu [2] & \exec|a|Mux79~8_combout )))

	.dataa(\control|op_alu [3]),
	.datab(\control|op_alu [2]),
	.datac(\exec|a|Mux79~6_combout ),
	.datad(\exec|a|Mux79~8_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux79~9_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux79~9 .lut_mask = 16'hF2F0;
defparam \exec|a|Mux79~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N21
dffeas \exec|data_register[1] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\exec|a|Mux79~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\exec|data_register~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec|data_register [1]),
	.prn(vcc));
// synopsys translate_off
defparam \exec|data_register[1] .is_wysiwyg = "true";
defparam \exec|data_register[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneive_lcell_comb \fetch_mem_access|program_counter~3 (
// Equation(s):
// \fetch_mem_access|program_counter~3_combout  = (\control|op_branch~combout  & ((\control|op_res [0] & ((\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [1]))) # (!\control|op_res [0] & (\exec|data_register [1]))))

	.dataa(\exec|data_register [1]),
	.datab(\control|op_branch~combout ),
	.datac(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [1]),
	.datad(\control|op_res [0]),
	.cin(gnd),
	.combout(\fetch_mem_access|program_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|program_counter~3 .lut_mask = 16'hC088;
defparam \fetch_mem_access|program_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \fetch_mem_access|program_counter~4 (
// Equation(s):
// \fetch_mem_access|program_counter~4_combout  = (\fetch_mem_access|program_counter~3_combout ) # ((!\control|op_branch~combout  & \fetch_mem_access|program_counter_pre [1]))

	.dataa(gnd),
	.datab(\fetch_mem_access|program_counter~3_combout ),
	.datac(\control|op_branch~combout ),
	.datad(\fetch_mem_access|program_counter_pre [1]),
	.cin(gnd),
	.combout(\fetch_mem_access|program_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|program_counter~4 .lut_mask = 16'hCFCC;
defparam \fetch_mem_access|program_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N9
dffeas \fetch_mem_access|program_counter[1] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|program_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\fetch_mem_access|program_counter[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|program_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|program_counter[1] .is_wysiwyg = "true";
defparam \fetch_mem_access|program_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneive_lcell_comb \fetch_mem_access|mem_address_mux|res[1]~1 (
// Equation(s):
// \fetch_mem_access|mem_address_mux|res[1]~1_combout  = (\control|op_mem_src~q  & ((\exec|data_register [1]))) # (!\control|op_mem_src~q  & (\fetch_mem_access|program_counter [1]))

	.dataa(\fetch_mem_access|program_counter [1]),
	.datab(gnd),
	.datac(\exec|data_register [1]),
	.datad(\control|op_mem_src~q ),
	.cin(gnd),
	.combout(\fetch_mem_access|mem_address_mux|res[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|mem_address_mux|res[1]~1 .lut_mask = 16'hF0AA;
defparam \fetch_mem_access|mem_address_mux|res[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y16_N0
cycloneive_ram_block \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\control|op_mem_write~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\decode|ar [15],\decode|ar [14]}),
	.portaaddr({\fetch_mem_access|mem_address_mux|res[11]~11_combout ,\fetch_mem_access|mem_address_mux|res[10]~10_combout ,\fetch_mem_access|mem_address_mux|res[9]~9_combout ,\fetch_mem_access|mem_address_mux|res[8]~8_combout ,
\fetch_mem_access|mem_address_mux|res[7]~7_combout ,\fetch_mem_access|mem_address_mux|res[6]~6_combout ,\fetch_mem_access|mem_address_mux|res[5]~5_combout ,\fetch_mem_access|mem_address_mux|res[4]~4_combout ,\fetch_mem_access|mem_address_mux|res[3]~3_combout ,
\fetch_mem_access|mem_address_mux|res[2]~2_combout ,\fetch_mem_access|mem_address_mux|res[1]~1_combout ,\fetch_mem_access|mem_address_mux|res[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a14 .init_file = "LD_ST.mif";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "p1_fetch_p4_mem_access:fetch_mem_access|main_memory:memory|altsyncram:altsyncram_component|altsyncram_b8i1:auto_generated|ALTSYNCRAM";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8C4;
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cycloneive_lcell_comb \fetch_mem_access|instruction_register~15 (
// Equation(s):
// \fetch_mem_access|instruction_register~15_combout  = (\reset~input_o  & \fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [14])

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\fetch_mem_access|instruction_register~15_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|instruction_register~15 .lut_mask = 16'hCC00;
defparam \fetch_mem_access|instruction_register~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N9
dffeas \fetch_mem_access|instruction_register[14] (
	.clk(!\clock~input_o ),
	.d(\fetch_mem_access|instruction_register~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch_mem_access|instruction_register[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|instruction_register [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|instruction_register[14] .is_wysiwyg = "true";
defparam \fetch_mem_access|instruction_register[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneive_lcell_comb \control|op_alu[2]~3 (
// Equation(s):
// \control|op_alu[2]~3_combout  = (\fetch_mem_access|instruction_register [15] & (\fetch_mem_access|instruction_register [14] & (!\fetch_mem_access|instruction_register [7] & \fetch_mem_access|instruction_register [6])))

	.dataa(\fetch_mem_access|instruction_register [15]),
	.datab(\fetch_mem_access|instruction_register [14]),
	.datac(\fetch_mem_access|instruction_register [7]),
	.datad(\fetch_mem_access|instruction_register [6]),
	.cin(gnd),
	.combout(\control|op_alu[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|op_alu[2]~3 .lut_mask = 16'h0800;
defparam \control|op_alu[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N6
cycloneive_lcell_comb \control|op_alu[2] (
// Equation(s):
// \control|op_alu [2] = (GLOBAL(\control|op_alu[3]~0clkctrl_outclk ) & (\control|op_alu[2]~3_combout )) # (!GLOBAL(\control|op_alu[3]~0clkctrl_outclk ) & ((\control|op_alu [2])))

	.dataa(gnd),
	.datab(\control|op_alu[2]~3_combout ),
	.datac(\control|op_alu[3]~0clkctrl_outclk ),
	.datad(\control|op_alu [2]),
	.cin(gnd),
	.combout(\control|op_alu [2]),
	.cout());
// synopsys translate_off
defparam \control|op_alu[2] .lut_mask = 16'hCFC0;
defparam \control|op_alu[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneive_lcell_comb \exec|a|Mux80~4 (
// Equation(s):
// \exec|a|Mux80~4_combout  = (\exec|alu_src_mux_b|Mux15~0_combout  & ((\control|op_alu [0]) # ((\control|op_alu [1] & \exec|alu_src_mux_a|Mux15~0_combout )))) # (!\exec|alu_src_mux_b|Mux15~0_combout  & (\control|op_alu [0] & 
// ((\exec|alu_src_mux_a|Mux15~0_combout ) # (!\control|op_alu [1]))))

	.dataa(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datab(\control|op_alu [0]),
	.datac(\control|op_alu [1]),
	.datad(\exec|alu_src_mux_a|Mux15~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux80~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux80~4 .lut_mask = 16'hEC8C;
defparam \exec|a|Mux80~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cycloneive_lcell_comb \exec|a|Mux80~5 (
// Equation(s):
// \exec|a|Mux80~5_combout  = (\control|op_alu [1] & (\exec|a|Mux80~4_combout )) # (!\control|op_alu [1] & ((\exec|a|Mux80~4_combout  & (\exec|a|Add1~0_combout )) # (!\exec|a|Mux80~4_combout  & ((\exec|a|Add0~0_combout )))))

	.dataa(\control|op_alu [1]),
	.datab(\exec|a|Mux80~4_combout ),
	.datac(\exec|a|Add1~0_combout ),
	.datad(\exec|a|Add0~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux80~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux80~5 .lut_mask = 16'hD9C8;
defparam \exec|a|Mux80~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N0
cycloneive_lcell_comb \exec|a|Mux80~2 (
// Equation(s):
// \exec|a|Mux80~2_combout  = (!\control|op_alu [1] & ((\control|op_alu [0] & (\exec|a|Add1~0_combout )) # (!\control|op_alu [0] & ((\exec|a|Add0~0_combout )))))

	.dataa(\control|op_alu [1]),
	.datab(\control|op_alu [0]),
	.datac(\exec|a|Add1~0_combout ),
	.datad(\exec|a|Add0~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux80~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux80~2 .lut_mask = 16'h5140;
defparam \exec|a|Mux80~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cycloneive_lcell_comb \exec|a|Mux80~3 (
// Equation(s):
// \exec|a|Mux80~3_combout  = (\exec|a|Mux80~2_combout ) # ((\control|op_alu [1] & (!\control|op_alu [0] & \exec|alu_src_mux_b|Mux15~0_combout )))

	.dataa(\control|op_alu [1]),
	.datab(\control|op_alu [0]),
	.datac(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datad(\exec|a|Mux80~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux80~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux80~3 .lut_mask = 16'hFF20;
defparam \exec|a|Mux80~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N20
cycloneive_lcell_comb \exec|a|Mux80~6 (
// Equation(s):
// \exec|a|Mux80~6_combout  = (!\control|op_alu [3] & ((\control|op_alu [2] & ((\exec|a|Mux80~3_combout ))) # (!\control|op_alu [2] & (\exec|a|Mux80~5_combout ))))

	.dataa(\control|op_alu [3]),
	.datab(\control|op_alu [2]),
	.datac(\exec|a|Mux80~5_combout ),
	.datad(\exec|a|Mux80~3_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux80~6_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux80~6 .lut_mask = 16'h5410;
defparam \exec|a|Mux80~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N12
cycloneive_lcell_comb \exec|a|shift~7 (
// Equation(s):
// \exec|a|shift~7_combout  = (\exec|alu_src_mux_b|Mux14~0_combout  & (\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|a|shift~6_combout  & \exec|alu_src_mux_a|Mux0~1_combout )))

	.dataa(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datac(\exec|a|shift~6_combout ),
	.datad(\exec|alu_src_mux_a|Mux0~1_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~7_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~7 .lut_mask = 16'h8000;
defparam \exec|a|shift~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N18
cycloneive_lcell_comb \exec|a|Mux32~8 (
// Equation(s):
// \exec|a|Mux32~8_combout  = (!\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_a|Mux14~0_combout ))) # (!\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|alu_src_mux_a|Mux15~1_combout ))))

	.dataa(\exec|alu_src_mux_a|Mux15~1_combout ),
	.datab(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datac(\exec|alu_src_mux_a|Mux14~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux15~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux32~8_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux32~8 .lut_mask = 16'h3022;
defparam \exec|a|Mux32~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N4
cycloneive_lcell_comb \exec|a|shift~3 (
// Equation(s):
// \exec|a|shift~3_combout  = (\exec|alu_src_mux_b|Mux15~0_combout  & (((\exec|alu_src_mux_a|Mux12~0_combout )))) # (!\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_a|Mux0~1_combout  & ((\exec|alu_src_mux_a|Mux12~0_combout ))) # 
// (!\exec|alu_src_mux_a|Mux0~1_combout  & (\exec|alu_src_mux_a|Mux13~0_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux13~0_combout ),
	.datac(\exec|alu_src_mux_a|Mux12~0_combout ),
	.datad(\exec|alu_src_mux_a|Mux0~1_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~3 .lut_mask = 16'hF0E4;
defparam \exec|a|shift~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N6
cycloneive_lcell_comb \exec|a|shift~4 (
// Equation(s):
// \exec|a|shift~4_combout  = (!\exec|alu_src_mux_b|Mux12~0_combout  & ((\exec|a|Mux32~8_combout ) # ((\exec|a|shift~3_combout  & \exec|alu_src_mux_b|Mux14~0_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datab(\exec|a|Mux32~8_combout ),
	.datac(\exec|a|shift~3_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~0_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~4_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~4 .lut_mask = 16'h5444;
defparam \exec|a|shift~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cycloneive_lcell_comb \exec|a|shift~5 (
// Equation(s):
// \exec|a|shift~5_combout  = (!\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|a|shift~4_combout ) # ((\exec|alu_src_mux_b|Mux12~0_combout  & \exec|a|Mux32~7_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datac(\exec|a|Mux32~7_combout ),
	.datad(\exec|a|shift~4_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~5_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~5 .lut_mask = 16'h3320;
defparam \exec|a|shift~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N10
cycloneive_lcell_comb \exec|a|Mux46~3 (
// Equation(s):
// \exec|a|Mux46~3_combout  = (\exec|alu_src_mux_b|Mux13~0_combout  & \exec|a|Mux34~3_combout )

	.dataa(gnd),
	.datab(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datac(gnd),
	.datad(\exec|a|Mux34~3_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux46~3_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux46~3 .lut_mask = 16'hCC00;
defparam \exec|a|Mux46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N2
cycloneive_lcell_comb \exec|a|shift~8 (
// Equation(s):
// \exec|a|shift~8_combout  = (!\exec|a|shift~7_combout  & (!\control|op_alu_src_a [0] & ((\exec|a|shift~5_combout ) # (\exec|a|Mux46~3_combout ))))

	.dataa(\exec|a|shift~7_combout ),
	.datab(\control|op_alu_src_a [0]),
	.datac(\exec|a|shift~5_combout ),
	.datad(\exec|a|Mux46~3_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~8_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~8 .lut_mask = 16'h1110;
defparam \exec|a|shift~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N14
cycloneive_lcell_comb \exec|a|shift~24 (
// Equation(s):
// \exec|a|shift~24_combout  = (!\exec|alu_src_mux_b|Mux15~0_combout  & ((\control|op_alu_src_a [1] & ((\fetch_mem_access|program_counter_pre [0]))) # (!\control|op_alu_src_a [1] & (\decode|br [0]))))

	.dataa(\control|op_alu_src_a [1]),
	.datab(\decode|br [0]),
	.datac(\fetch_mem_access|program_counter_pre [0]),
	.datad(\exec|alu_src_mux_b|Mux15~0_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~24_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~24 .lut_mask = 16'h00E4;
defparam \exec|a|shift~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N30
cycloneive_lcell_comb \exec|a|shift~2 (
// Equation(s):
// \exec|a|shift~2_combout  = (!\exec|alu_src_mux_b|Mux14~0_combout  & (!\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|a|Mux32~9_combout  & \exec|a|shift~24_combout )))

	.dataa(\exec|alu_src_mux_b|Mux14~0_combout ),
	.datab(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datac(\exec|a|Mux32~9_combout ),
	.datad(\exec|a|shift~24_combout ),
	.cin(gnd),
	.combout(\exec|a|shift~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|shift~2 .lut_mask = 16'h1000;
defparam \exec|a|shift~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N20
cycloneive_lcell_comb \exec|a|Mux46~0 (
// Equation(s):
// \exec|a|Mux46~0_combout  = (\exec|alu_src_mux_b|Mux14~0_combout  & ((\exec|alu_src_mux_b|Mux15~0_combout  & ((\exec|alu_src_mux_a|Mux12~0_combout ))) # (!\exec|alu_src_mux_b|Mux15~0_combout  & (\exec|alu_src_mux_a|Mux13~0_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux15~0_combout ),
	.datab(\exec|alu_src_mux_a|Mux13~0_combout ),
	.datac(\exec|alu_src_mux_a|Mux12~0_combout ),
	.datad(\exec|alu_src_mux_b|Mux14~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux46~0 .lut_mask = 16'hE400;
defparam \exec|a|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N14
cycloneive_lcell_comb \exec|a|Mux46~1 (
// Equation(s):
// \exec|a|Mux46~1_combout  = (\exec|alu_src_mux_b|Mux12~0_combout  & (((\exec|a|Mux32~7_combout )))) # (!\exec|alu_src_mux_b|Mux12~0_combout  & ((\exec|a|Mux46~0_combout ) # ((\exec|a|Mux32~8_combout ))))

	.dataa(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datab(\exec|a|Mux46~0_combout ),
	.datac(\exec|a|Mux32~7_combout ),
	.datad(\exec|a|Mux32~8_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux46~1 .lut_mask = 16'hF5E4;
defparam \exec|a|Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N28
cycloneive_lcell_comb \exec|a|Mux46~2 (
// Equation(s):
// \exec|a|Mux46~2_combout  = (!\control|op_alu_src_a [0] & ((\exec|alu_src_mux_b|Mux13~0_combout  & ((\exec|a|Mux34~3_combout ))) # (!\exec|alu_src_mux_b|Mux13~0_combout  & (\exec|a|Mux46~1_combout ))))

	.dataa(\control|op_alu_src_a [0]),
	.datab(\exec|alu_src_mux_b|Mux13~0_combout ),
	.datac(\exec|a|Mux46~1_combout ),
	.datad(\exec|a|Mux34~3_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux46~2_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux46~2 .lut_mask = 16'h5410;
defparam \exec|a|Mux46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N4
cycloneive_lcell_comb \exec|a|Mux80~7 (
// Equation(s):
// \exec|a|Mux80~7_combout  = (\control|op_alu [0] & (\control|op_alu [1])) # (!\control|op_alu [0] & ((\control|op_alu [1] & ((\exec|a|Mux46~2_combout ))) # (!\control|op_alu [1] & (\exec|a|shift~2_combout ))))

	.dataa(\control|op_alu [0]),
	.datab(\control|op_alu [1]),
	.datac(\exec|a|shift~2_combout ),
	.datad(\exec|a|Mux46~2_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux80~7_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux80~7 .lut_mask = 16'hDC98;
defparam \exec|a|Mux80~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cycloneive_lcell_comb \exec|a|Mux30~12 (
// Equation(s):
// \exec|a|Mux30~12_combout  = (!\control|op_alu_src_a [0] & ((\exec|alu_src_mux_b|Mux12~0_combout  & (\exec|a|Mux30~7_combout )) # (!\exec|alu_src_mux_b|Mux12~0_combout  & ((\exec|a|Mux22~0_combout )))))

	.dataa(\exec|alu_src_mux_b|Mux12~0_combout ),
	.datab(\control|op_alu_src_a [0]),
	.datac(\exec|a|Mux30~7_combout ),
	.datad(\exec|a|Mux22~0_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux30~12_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux30~12 .lut_mask = 16'h3120;
defparam \exec|a|Mux30~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N24
cycloneive_lcell_comb \exec|a|Mux80~8 (
// Equation(s):
// \exec|a|Mux80~8_combout  = (\control|op_alu [0] & ((\exec|a|Mux80~7_combout  & (\exec|a|shift~8_combout )) # (!\exec|a|Mux80~7_combout  & ((\exec|a|Mux30~12_combout ))))) # (!\control|op_alu [0] & (((\exec|a|Mux80~7_combout ))))

	.dataa(\control|op_alu [0]),
	.datab(\exec|a|shift~8_combout ),
	.datac(\exec|a|Mux80~7_combout ),
	.datad(\exec|a|Mux30~12_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux80~8_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux80~8 .lut_mask = 16'hDAD0;
defparam \exec|a|Mux80~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N16
cycloneive_lcell_comb \exec|a|Mux80~10 (
// Equation(s):
// \exec|a|Mux80~10_combout  = (\exec|a|Mux80~6_combout ) # ((!\control|op_alu [2] & (\control|op_alu [3] & \exec|a|Mux80~8_combout )))

	.dataa(\control|op_alu [2]),
	.datab(\control|op_alu [3]),
	.datac(\exec|a|Mux80~6_combout ),
	.datad(\exec|a|Mux80~8_combout ),
	.cin(gnd),
	.combout(\exec|a|Mux80~10_combout ),
	.cout());
// synopsys translate_off
defparam \exec|a|Mux80~10 .lut_mask = 16'hF4F0;
defparam \exec|a|Mux80~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N17
dffeas \exec|data_register[0] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\exec|a|Mux80~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\exec|data_register~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec|data_register [0]),
	.prn(vcc));
// synopsys translate_off
defparam \exec|data_register[0] .is_wysiwyg = "true";
defparam \exec|data_register[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \fetch_mem_access|program_counter~0 (
// Equation(s):
// \fetch_mem_access|program_counter~0_combout  = (\control|op_res [0] & ((\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [0]))) # (!\control|op_res [0] & (\exec|data_register [0]))

	.dataa(gnd),
	.datab(\exec|data_register [0]),
	.datac(\control|op_res [0]),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\fetch_mem_access|program_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|program_counter~0 .lut_mask = 16'hFC0C;
defparam \fetch_mem_access|program_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneive_lcell_comb \fetch_mem_access|program_counter~1 (
// Equation(s):
// \fetch_mem_access|program_counter~1_combout  = (\control|op_branch~combout  & (\fetch_mem_access|program_counter~0_combout )) # (!\control|op_branch~combout  & ((\fetch_mem_access|program_counter_pre [0])))

	.dataa(\fetch_mem_access|program_counter~0_combout ),
	.datab(\fetch_mem_access|program_counter_pre [0]),
	.datac(gnd),
	.datad(\control|op_branch~combout ),
	.cin(gnd),
	.combout(\fetch_mem_access|program_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|program_counter~1 .lut_mask = 16'hAACC;
defparam \fetch_mem_access|program_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N29
dffeas \fetch_mem_access|program_counter[0] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|program_counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\fetch_mem_access|program_counter[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|program_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|program_counter[0] .is_wysiwyg = "true";
defparam \fetch_mem_access|program_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneive_lcell_comb \fetch_mem_access|mem_address_mux|res[0]~0 (
// Equation(s):
// \fetch_mem_access|mem_address_mux|res[0]~0_combout  = (\control|op_mem_src~q  & ((\exec|data_register [0]))) # (!\control|op_mem_src~q  & (\fetch_mem_access|program_counter [0]))

	.dataa(gnd),
	.datab(\fetch_mem_access|program_counter [0]),
	.datac(\control|op_mem_src~q ),
	.datad(\exec|data_register [0]),
	.cin(gnd),
	.combout(\fetch_mem_access|mem_address_mux|res[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|mem_address_mux|res[0]~0 .lut_mask = 16'hFC0C;
defparam \fetch_mem_access|mem_address_mux|res[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y14_N0
cycloneive_ram_block \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\control|op_mem_write~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\decode|ar [13],\decode|ar [12]}),
	.portaaddr({\fetch_mem_access|mem_address_mux|res[11]~11_combout ,\fetch_mem_access|mem_address_mux|res[10]~10_combout ,\fetch_mem_access|mem_address_mux|res[9]~9_combout ,\fetch_mem_access|mem_address_mux|res[8]~8_combout ,
\fetch_mem_access|mem_address_mux|res[7]~7_combout ,\fetch_mem_access|mem_address_mux|res[6]~6_combout ,\fetch_mem_access|mem_address_mux|res[5]~5_combout ,\fetch_mem_access|mem_address_mux|res[4]~4_combout ,\fetch_mem_access|mem_address_mux|res[3]~3_combout ,
\fetch_mem_access|mem_address_mux|res[2]~2_combout ,\fetch_mem_access|mem_address_mux|res[1]~1_combout ,\fetch_mem_access|mem_address_mux|res[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a12 .init_file = "LD_ST.mif";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "p1_fetch_p4_mem_access:fetch_mem_access|main_memory:memory|altsyncram:altsyncram_component|altsyncram_b8i1:auto_generated|ALTSYNCRAM";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \fetch_mem_access|memory|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA800;
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cycloneive_lcell_comb \fetch_mem_access|instruction_register~13 (
// Equation(s):
// \fetch_mem_access|instruction_register~13_combout  = (\reset~input_o  & \fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [12])

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\fetch_mem_access|instruction_register~13_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|instruction_register~13 .lut_mask = 16'hCC00;
defparam \fetch_mem_access|instruction_register~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N27
dffeas \fetch_mem_access|instruction_register[12] (
	.clk(!\clock~input_o ),
	.d(\fetch_mem_access|instruction_register~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch_mem_access|instruction_register[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|instruction_register [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|instruction_register[12] .is_wysiwyg = "true";
defparam \fetch_mem_access|instruction_register[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N14
cycloneive_lcell_comb \decode|ar~63 (
// Equation(s):
// \decode|ar~63_combout  = (\fetch_mem_access|instruction_register [11] & ((\fetch_mem_access|instruction_register [12]) # ((\decode|r1 [12])))) # (!\fetch_mem_access|instruction_register [11] & (!\fetch_mem_access|instruction_register [12] & ((\decode|r0 
// [12]))))

	.dataa(\fetch_mem_access|instruction_register [11]),
	.datab(\fetch_mem_access|instruction_register [12]),
	.datac(\decode|r1 [12]),
	.datad(\decode|r0 [12]),
	.cin(gnd),
	.combout(\decode|ar~63_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~63 .lut_mask = 16'hB9A8;
defparam \decode|ar~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cycloneive_lcell_comb \decode|ar~64 (
// Equation(s):
// \decode|ar~64_combout  = (\fetch_mem_access|instruction_register [12] & ((\decode|ar~63_combout  & (\decode|r3 [12])) # (!\decode|ar~63_combout  & ((\decode|r2 [12]))))) # (!\fetch_mem_access|instruction_register [12] & (((\decode|ar~63_combout ))))

	.dataa(\fetch_mem_access|instruction_register [12]),
	.datab(\decode|r3 [12]),
	.datac(\decode|r2 [12]),
	.datad(\decode|ar~63_combout ),
	.cin(gnd),
	.combout(\decode|ar~64_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~64 .lut_mask = 16'hDDA0;
defparam \decode|ar~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneive_lcell_comb \decode|ar~61 (
// Equation(s):
// \decode|ar~61_combout  = (\fetch_mem_access|instruction_register [11] & (\fetch_mem_access|instruction_register [12])) # (!\fetch_mem_access|instruction_register [11] & ((\fetch_mem_access|instruction_register [12] & ((\decode|r6 [12]))) # 
// (!\fetch_mem_access|instruction_register [12] & (\decode|r4 [12]))))

	.dataa(\fetch_mem_access|instruction_register [11]),
	.datab(\fetch_mem_access|instruction_register [12]),
	.datac(\decode|r4 [12]),
	.datad(\decode|r6 [12]),
	.cin(gnd),
	.combout(\decode|ar~61_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~61 .lut_mask = 16'hDC98;
defparam \decode|ar~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneive_lcell_comb \decode|ar~62 (
// Equation(s):
// \decode|ar~62_combout  = (\fetch_mem_access|instruction_register [11] & ((\decode|ar~61_combout  & (\decode|r7 [12])) # (!\decode|ar~61_combout  & ((\decode|r5 [12]))))) # (!\fetch_mem_access|instruction_register [11] & (((\decode|ar~61_combout ))))

	.dataa(\fetch_mem_access|instruction_register [11]),
	.datab(\decode|r7 [12]),
	.datac(\decode|r5 [12]),
	.datad(\decode|ar~61_combout ),
	.cin(gnd),
	.combout(\decode|ar~62_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~62 .lut_mask = 16'hDDA0;
defparam \decode|ar~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneive_lcell_comb \decode|ar~65 (
// Equation(s):
// \decode|ar~65_combout  = (\fetch_mem_access|instruction_register [13] & ((\decode|ar~62_combout ))) # (!\fetch_mem_access|instruction_register [13] & (\decode|ar~64_combout ))

	.dataa(\decode|ar~64_combout ),
	.datab(gnd),
	.datac(\fetch_mem_access|instruction_register [13]),
	.datad(\decode|ar~62_combout ),
	.cin(gnd),
	.combout(\decode|ar~65_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~65 .lut_mask = 16'hFA0A;
defparam \decode|ar~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N15
dffeas \decode|ar[12] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|ar~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ar [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ar[12] .is_wysiwyg = "true";
defparam \decode|ar[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneive_lcell_comb \fetch_mem_access|instruction_register~14 (
// Equation(s):
// \fetch_mem_access|instruction_register~14_combout  = (\reset~input_o  & \fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [13])

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\fetch_mem_access|instruction_register~14_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|instruction_register~14 .lut_mask = 16'hCC00;
defparam \fetch_mem_access|instruction_register~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N25
dffeas \fetch_mem_access|instruction_register[13] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|instruction_register~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch_mem_access|instruction_register[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|instruction_register [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|instruction_register[13] .is_wysiwyg = "true";
defparam \fetch_mem_access|instruction_register[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneive_lcell_comb \decode|ar~71 (
// Equation(s):
// \decode|ar~71_combout  = (\fetch_mem_access|instruction_register [11] & (\fetch_mem_access|instruction_register [12])) # (!\fetch_mem_access|instruction_register [11] & ((\fetch_mem_access|instruction_register [12] & ((\decode|r6 [14]))) # 
// (!\fetch_mem_access|instruction_register [12] & (\decode|r4 [14]))))

	.dataa(\fetch_mem_access|instruction_register [11]),
	.datab(\fetch_mem_access|instruction_register [12]),
	.datac(\decode|r4 [14]),
	.datad(\decode|r6 [14]),
	.cin(gnd),
	.combout(\decode|ar~71_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~71 .lut_mask = 16'hDC98;
defparam \decode|ar~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneive_lcell_comb \decode|ar~72 (
// Equation(s):
// \decode|ar~72_combout  = (\decode|ar~71_combout  & ((\decode|r7 [14]) # ((!\fetch_mem_access|instruction_register [11])))) # (!\decode|ar~71_combout  & (((\decode|r5 [14] & \fetch_mem_access|instruction_register [11]))))

	.dataa(\decode|r7 [14]),
	.datab(\decode|ar~71_combout ),
	.datac(\decode|r5 [14]),
	.datad(\fetch_mem_access|instruction_register [11]),
	.cin(gnd),
	.combout(\decode|ar~72_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~72 .lut_mask = 16'hB8CC;
defparam \decode|ar~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N28
cycloneive_lcell_comb \decode|ar~73 (
// Equation(s):
// \decode|ar~73_combout  = (\fetch_mem_access|instruction_register [11] & ((\decode|r1 [14]) # ((\fetch_mem_access|instruction_register [12])))) # (!\fetch_mem_access|instruction_register [11] & (((!\fetch_mem_access|instruction_register [12] & \decode|r0 
// [14]))))

	.dataa(\fetch_mem_access|instruction_register [11]),
	.datab(\decode|r1 [14]),
	.datac(\fetch_mem_access|instruction_register [12]),
	.datad(\decode|r0 [14]),
	.cin(gnd),
	.combout(\decode|ar~73_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~73 .lut_mask = 16'hADA8;
defparam \decode|ar~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
cycloneive_lcell_comb \decode|ar~74 (
// Equation(s):
// \decode|ar~74_combout  = (\fetch_mem_access|instruction_register [12] & ((\decode|ar~73_combout  & (\decode|r3 [14])) # (!\decode|ar~73_combout  & ((\decode|r2 [14]))))) # (!\fetch_mem_access|instruction_register [12] & (((\decode|ar~73_combout ))))

	.dataa(\fetch_mem_access|instruction_register [12]),
	.datab(\decode|r3 [14]),
	.datac(\decode|r2 [14]),
	.datad(\decode|ar~73_combout ),
	.cin(gnd),
	.combout(\decode|ar~74_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~74 .lut_mask = 16'hDDA0;
defparam \decode|ar~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneive_lcell_comb \decode|ar~75 (
// Equation(s):
// \decode|ar~75_combout  = (\fetch_mem_access|instruction_register [13] & (\decode|ar~72_combout )) # (!\fetch_mem_access|instruction_register [13] & ((\decode|ar~74_combout )))

	.dataa(\fetch_mem_access|instruction_register [13]),
	.datab(gnd),
	.datac(\decode|ar~72_combout ),
	.datad(\decode|ar~74_combout ),
	.cin(gnd),
	.combout(\decode|ar~75_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ar~75 .lut_mask = 16'hF5A0;
defparam \decode|ar~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N31
dffeas \decode|ar[14] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\decode|ar~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\decode|ar[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|ar [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|ar[14] .is_wysiwyg = "true";
defparam \decode|ar[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneive_lcell_comb \fetch_mem_access|instruction_register~16 (
// Equation(s):
// \fetch_mem_access|instruction_register~16_combout  = (\reset~input_o  & \fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [15])

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\fetch_mem_access|instruction_register~16_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|instruction_register~16 .lut_mask = 16'hC0C0;
defparam \fetch_mem_access|instruction_register~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N29
dffeas \fetch_mem_access|instruction_register[15] (
	.clk(!\clock~input_o ),
	.d(\fetch_mem_access|instruction_register~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch_mem_access|instruction_register[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|instruction_register [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|instruction_register[15] .is_wysiwyg = "true";
defparam \fetch_mem_access|instruction_register[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneive_lcell_comb \control|op_mem_src~1 (
// Equation(s):
// \control|op_mem_src~1_combout  = (\control|phase_counter [1] & (\control|phase_counter [2] & !\control|phase_counter [0]))

	.dataa(gnd),
	.datab(\control|phase_counter [1]),
	.datac(\control|phase_counter [2]),
	.datad(\control|phase_counter [0]),
	.cin(gnd),
	.combout(\control|op_mem_src~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|op_mem_src~1 .lut_mask = 16'h00C0;
defparam \control|op_mem_src~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneive_lcell_comb \control|op_mem_write~0 (
// Equation(s):
// \control|op_mem_write~0_combout  = (!\fetch_mem_access|instruction_register [15] & (\fetch_mem_access|instruction_register [14] & \control|op_mem_src~1_combout ))

	.dataa(gnd),
	.datab(\fetch_mem_access|instruction_register [15]),
	.datac(\fetch_mem_access|instruction_register [14]),
	.datad(\control|op_mem_src~1_combout ),
	.cin(gnd),
	.combout(\control|op_mem_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|op_mem_write~0 .lut_mask = 16'h3000;
defparam \control|op_mem_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N25
dffeas \control|op_mem_write (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control|op_mem_write~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|op_mem_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|op_mem_write .is_wysiwyg = "true";
defparam \control|op_mem_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneive_lcell_comb \fetch_mem_access|instruction_register~6 (
// Equation(s):
// \fetch_mem_access|instruction_register~6_combout  = (\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [5] & \reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fetch_mem_access|memory|altsyncram_component|auto_generated|q_a [5]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\fetch_mem_access|instruction_register~6_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|instruction_register~6 .lut_mask = 16'hF000;
defparam \fetch_mem_access|instruction_register~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N19
dffeas \fetch_mem_access|instruction_register[5] (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\fetch_mem_access|instruction_register~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fetch_mem_access|instruction_register[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_mem_access|instruction_register [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_mem_access|instruction_register[5] .is_wysiwyg = "true";
defparam \fetch_mem_access|instruction_register[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneive_lcell_comb \control|phase_counter~3 (
// Equation(s):
// \control|phase_counter~3_combout  = (\fetch_mem_access|instruction_register [5] & (\fetch_mem_access|instruction_register [4] & \control|phase_counter~2_combout ))

	.dataa(gnd),
	.datab(\fetch_mem_access|instruction_register [5]),
	.datac(\fetch_mem_access|instruction_register [4]),
	.datad(\control|phase_counter~2_combout ),
	.cin(gnd),
	.combout(\control|phase_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \control|phase_counter~3 .lut_mask = 16'hC000;
defparam \control|phase_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N0
cycloneive_lcell_comb \control|phase_counter~5 (
// Equation(s):
// \control|phase_counter~5_combout  = (\reset~input_o  & ((\control|phase_counter~4_combout  & (!\control|phase_counter [0])) # (!\control|phase_counter~4_combout  & ((\control|phase_counter [0]) # (!\control|phase_counter~3_combout )))))

	.dataa(\control|phase_counter~4_combout ),
	.datab(\control|phase_counter [0]),
	.datac(\control|phase_counter~3_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\control|phase_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \control|phase_counter~5 .lut_mask = 16'h6700;
defparam \control|phase_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N1
dffeas \control|phase_counter[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control|phase_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|phase_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \control|phase_counter[2] .is_wysiwyg = "true";
defparam \control|phase_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N8
cycloneive_lcell_comb \control|phase_counter[0]~0 (
// Equation(s):
// \control|phase_counter[0]~0_combout  = (\reset~input_o  & (!\control|phase_counter [0] & \control|phase_counter [2]))

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(\control|phase_counter [0]),
	.datad(\control|phase_counter [2]),
	.cin(gnd),
	.combout(\control|phase_counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|phase_counter[0]~0 .lut_mask = 16'h0C00;
defparam \control|phase_counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N9
dffeas \control|phase_counter[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\control|phase_counter[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|phase_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \control|phase_counter[0] .is_wysiwyg = "true";
defparam \control|phase_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N16
cycloneive_lcell_comb \fetch_mem_access|mem_address_mux|res[12]~12 (
// Equation(s):
// \fetch_mem_access|mem_address_mux|res[12]~12_combout  = (\control|op_mem_src~q  & (\exec|data_register [12])) # (!\control|op_mem_src~q  & ((\fetch_mem_access|program_counter [12])))

	.dataa(\control|op_mem_src~q ),
	.datab(\exec|data_register [12]),
	.datac(gnd),
	.datad(\fetch_mem_access|program_counter [12]),
	.cin(gnd),
	.combout(\fetch_mem_access|mem_address_mux|res[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|mem_address_mux|res[12]~12 .lut_mask = 16'hDD88;
defparam \fetch_mem_access|mem_address_mux|res[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N14
cycloneive_lcell_comb \fetch_mem_access|mem_address_mux|res[13]~13 (
// Equation(s):
// \fetch_mem_access|mem_address_mux|res[13]~13_combout  = (\control|op_mem_src~q  & ((\exec|data_register [13]))) # (!\control|op_mem_src~q  & (\fetch_mem_access|program_counter [13]))

	.dataa(\control|op_mem_src~q ),
	.datab(\fetch_mem_access|program_counter [13]),
	.datac(\exec|data_register [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\fetch_mem_access|mem_address_mux|res[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|mem_address_mux|res[13]~13 .lut_mask = 16'hE4E4;
defparam \fetch_mem_access|mem_address_mux|res[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N20
cycloneive_lcell_comb \fetch_mem_access|mem_address_mux|res[14]~14 (
// Equation(s):
// \fetch_mem_access|mem_address_mux|res[14]~14_combout  = (\control|op_mem_src~q  & ((\exec|data_register [14]))) # (!\control|op_mem_src~q  & (\fetch_mem_access|program_counter [14]))

	.dataa(\fetch_mem_access|program_counter [14]),
	.datab(gnd),
	.datac(\exec|data_register [14]),
	.datad(\control|op_mem_src~q ),
	.cin(gnd),
	.combout(\fetch_mem_access|mem_address_mux|res[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|mem_address_mux|res[14]~14 .lut_mask = 16'hF0AA;
defparam \fetch_mem_access|mem_address_mux|res[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
cycloneive_lcell_comb \fetch_mem_access|mem_address_mux|res[15]~15 (
// Equation(s):
// \fetch_mem_access|mem_address_mux|res[15]~15_combout  = (\control|op_mem_src~q  & (\exec|data_register [15])) # (!\control|op_mem_src~q  & ((\fetch_mem_access|program_counter [15])))

	.dataa(\control|op_mem_src~q ),
	.datab(gnd),
	.datac(\exec|data_register [15]),
	.datad(\fetch_mem_access|program_counter [15]),
	.cin(gnd),
	.combout(\fetch_mem_access|mem_address_mux|res[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_mem_access|mem_address_mux|res[15]~15 .lut_mask = 16'hF5A0;
defparam \fetch_mem_access|mem_address_mux|res[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

assign phase[0] = \phase[0]~output_o ;

assign phase[1] = \phase[1]~output_o ;

assign phase[2] = \phase[2]~output_o ;

assign program_counter[0] = \program_counter[0]~output_o ;

assign program_counter[1] = \program_counter[1]~output_o ;

assign program_counter[2] = \program_counter[2]~output_o ;

assign program_counter[3] = \program_counter[3]~output_o ;

assign program_counter[4] = \program_counter[4]~output_o ;

assign program_counter[5] = \program_counter[5]~output_o ;

assign program_counter[6] = \program_counter[6]~output_o ;

assign program_counter[7] = \program_counter[7]~output_o ;

assign program_counter[8] = \program_counter[8]~output_o ;

assign program_counter[9] = \program_counter[9]~output_o ;

assign program_counter[10] = \program_counter[10]~output_o ;

assign program_counter[11] = \program_counter[11]~output_o ;

assign program_counter[12] = \program_counter[12]~output_o ;

assign program_counter[13] = \program_counter[13]~output_o ;

assign program_counter[14] = \program_counter[14]~output_o ;

assign program_counter[15] = \program_counter[15]~output_o ;

assign instruction_register[0] = \instruction_register[0]~output_o ;

assign instruction_register[1] = \instruction_register[1]~output_o ;

assign instruction_register[2] = \instruction_register[2]~output_o ;

assign instruction_register[3] = \instruction_register[3]~output_o ;

assign instruction_register[4] = \instruction_register[4]~output_o ;

assign instruction_register[5] = \instruction_register[5]~output_o ;

assign instruction_register[6] = \instruction_register[6]~output_o ;

assign instruction_register[7] = \instruction_register[7]~output_o ;

assign instruction_register[8] = \instruction_register[8]~output_o ;

assign instruction_register[9] = \instruction_register[9]~output_o ;

assign instruction_register[10] = \instruction_register[10]~output_o ;

assign instruction_register[11] = \instruction_register[11]~output_o ;

assign instruction_register[12] = \instruction_register[12]~output_o ;

assign instruction_register[13] = \instruction_register[13]~output_o ;

assign instruction_register[14] = \instruction_register[14]~output_o ;

assign instruction_register[15] = \instruction_register[15]~output_o ;

assign data_register[0] = \data_register[0]~output_o ;

assign data_register[1] = \data_register[1]~output_o ;

assign data_register[2] = \data_register[2]~output_o ;

assign data_register[3] = \data_register[3]~output_o ;

assign data_register[4] = \data_register[4]~output_o ;

assign data_register[5] = \data_register[5]~output_o ;

assign data_register[6] = \data_register[6]~output_o ;

assign data_register[7] = \data_register[7]~output_o ;

assign data_register[8] = \data_register[8]~output_o ;

assign data_register[9] = \data_register[9]~output_o ;

assign data_register[10] = \data_register[10]~output_o ;

assign data_register[11] = \data_register[11]~output_o ;

assign data_register[12] = \data_register[12]~output_o ;

assign data_register[13] = \data_register[13]~output_o ;

assign data_register[14] = \data_register[14]~output_o ;

assign data_register[15] = \data_register[15]~output_o ;

assign mem_read_data[0] = \mem_read_data[0]~output_o ;

assign mem_read_data[1] = \mem_read_data[1]~output_o ;

assign mem_read_data[2] = \mem_read_data[2]~output_o ;

assign mem_read_data[3] = \mem_read_data[3]~output_o ;

assign mem_read_data[4] = \mem_read_data[4]~output_o ;

assign mem_read_data[5] = \mem_read_data[5]~output_o ;

assign mem_read_data[6] = \mem_read_data[6]~output_o ;

assign mem_read_data[7] = \mem_read_data[7]~output_o ;

assign mem_read_data[8] = \mem_read_data[8]~output_o ;

assign mem_read_data[9] = \mem_read_data[9]~output_o ;

assign mem_read_data[10] = \mem_read_data[10]~output_o ;

assign mem_read_data[11] = \mem_read_data[11]~output_o ;

assign mem_read_data[12] = \mem_read_data[12]~output_o ;

assign mem_read_data[13] = \mem_read_data[13]~output_o ;

assign mem_read_data[14] = \mem_read_data[14]~output_o ;

assign mem_read_data[15] = \mem_read_data[15]~output_o ;

assign mem_address[0] = \mem_address[0]~output_o ;

assign mem_address[1] = \mem_address[1]~output_o ;

assign mem_address[2] = \mem_address[2]~output_o ;

assign mem_address[3] = \mem_address[3]~output_o ;

assign mem_address[4] = \mem_address[4]~output_o ;

assign mem_address[5] = \mem_address[5]~output_o ;

assign mem_address[6] = \mem_address[6]~output_o ;

assign mem_address[7] = \mem_address[7]~output_o ;

assign mem_address[8] = \mem_address[8]~output_o ;

assign mem_address[9] = \mem_address[9]~output_o ;

assign mem_address[10] = \mem_address[10]~output_o ;

assign mem_address[11] = \mem_address[11]~output_o ;

assign mem_address[12] = \mem_address[12]~output_o ;

assign mem_address[13] = \mem_address[13]~output_o ;

assign mem_address[14] = \mem_address[14]~output_o ;

assign mem_address[15] = \mem_address[15]~output_o ;

assign r0[0] = \r0[0]~output_o ;

assign r0[1] = \r0[1]~output_o ;

assign r0[2] = \r0[2]~output_o ;

assign r0[3] = \r0[3]~output_o ;

assign r0[4] = \r0[4]~output_o ;

assign r0[5] = \r0[5]~output_o ;

assign r0[6] = \r0[6]~output_o ;

assign r0[7] = \r0[7]~output_o ;

assign r0[8] = \r0[8]~output_o ;

assign r0[9] = \r0[9]~output_o ;

assign r0[10] = \r0[10]~output_o ;

assign r0[11] = \r0[11]~output_o ;

assign r0[12] = \r0[12]~output_o ;

assign r0[13] = \r0[13]~output_o ;

assign r0[14] = \r0[14]~output_o ;

assign r0[15] = \r0[15]~output_o ;

assign r1[0] = \r1[0]~output_o ;

assign r1[1] = \r1[1]~output_o ;

assign r1[2] = \r1[2]~output_o ;

assign r1[3] = \r1[3]~output_o ;

assign r1[4] = \r1[4]~output_o ;

assign r1[5] = \r1[5]~output_o ;

assign r1[6] = \r1[6]~output_o ;

assign r1[7] = \r1[7]~output_o ;

assign r1[8] = \r1[8]~output_o ;

assign r1[9] = \r1[9]~output_o ;

assign r1[10] = \r1[10]~output_o ;

assign r1[11] = \r1[11]~output_o ;

assign r1[12] = \r1[12]~output_o ;

assign r1[13] = \r1[13]~output_o ;

assign r1[14] = \r1[14]~output_o ;

assign r1[15] = \r1[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
