{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 08 11:28:14 2017 " "Info: Processing started: Sat Apr 08 11:28:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb " "Info: Found entity 1: rgb" {  } { { "rgb.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/rgb.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Info: Found entity 1: top" {  } { { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Info: Found entity 1: top_tb" {  } { { "top_tb.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top_tb.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Info: Found entity 1: vga" {  } { { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Info: Found entity 1: pll" {  } { { "pll.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_dds.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_dds " "Info: Found entity 1: vga_dds" {  } { { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_rom256.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sine_rom256.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_rom256 " "Info: Found entity 1: sine_rom256" {  } { { "sine_rom256.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/sine_rom256.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_rom256.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file square_rom256.v" { { "Info" "ISGN_ENTITY_NAME" "1 square_rom256 " "Info: Found entity 1: square_rom256" {  } { { "square_rom256.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/square_rom256.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dds_controller.v(18) " "Warning (10268): Verilog HDL information at dds_controller.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dds_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds_controller " "Info: Found entity 1: dds_controller" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram800_wave.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram800_wave.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram800_wave " "Info: Found entity 1: ram800_wave" {  } { { "ram800_wave.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/ram800_wave.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Info: Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll " "Info: Elaborating entity \"pll\" for hierarchy \"pll:pll\"" {  } { { "top.v" "pll" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/pll.v" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pll:pll\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/pll.v" 97 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll\|altpll:altpll_component " "Info: Instantiated megafunction \"pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Info: Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Info: Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pll.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/pll.v" 97 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "jitter_key.v 1 1 " "Warning: Using design file jitter_key.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 jitter_key " "Info: Found entity 1: jitter_key" {  } { { "jitter_key.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/jitter_key.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jitter_key jitter_key:k1 " "Info: Elaborating entity \"jitter_key\" for hierarchy \"jitter_key:k1\"" {  } { { "top.v" "k1" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 jitter_key.v(57) " "Warning (10230): Verilog HDL assignment warning at jitter_key.v(57): truncated value with size 32 to match size of target (20)" {  } { { "jitter_key.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/jitter_key.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_rom256 sine_rom256:sine_rom256_inst " "Info: Elaborating entity \"sine_rom256\" for hierarchy \"sine_rom256:sine_rom256_inst\"" {  } { { "top.v" "sine_rom256_inst" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sine_rom256:sine_rom256_inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"sine_rom256:sine_rom256_inst\|altsyncram:altsyncram_component\"" {  } { { "sine_rom256.v" "altsyncram_component" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/sine_rom256.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sine_rom256:sine_rom256_inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"sine_rom256:sine_rom256_inst\|altsyncram:altsyncram_component\"" {  } { { "sine_rom256.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/sine_rom256.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sine_rom256:sine_rom256_inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"sine_rom256:sine_rom256_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sine_rom256.mif " "Info: Parameter \"init_file\" = \"sine_rom256.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sine_rom256.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/sine_rom256.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4681.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4681.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4681 " "Info: Found entity 1: altsyncram_4681" {  } { { "db/altsyncram_4681.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/db/altsyncram_4681.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4681 sine_rom256:sine_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_4681:auto_generated " "Info: Elaborating entity \"altsyncram_4681\" for hierarchy \"sine_rom256:sine_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_4681:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_rom256 square_rom256:square_rom256_inst " "Info: Elaborating entity \"square_rom256\" for hierarchy \"square_rom256:square_rom256_inst\"" {  } { { "top.v" "square_rom256_inst" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram square_rom256:square_rom256_inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"square_rom256:square_rom256_inst\|altsyncram:altsyncram_component\"" {  } { { "square_rom256.v" "altsyncram_component" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/square_rom256.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "square_rom256:square_rom256_inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"square_rom256:square_rom256_inst\|altsyncram:altsyncram_component\"" {  } { { "square_rom256.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/square_rom256.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "square_rom256:square_rom256_inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"square_rom256:square_rom256_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file square_rom256.mif " "Info: Parameter \"init_file\" = \"square_rom256.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "square_rom256.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/square_rom256.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6d81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6d81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6d81 " "Info: Found entity 1: altsyncram_6d81" {  } { { "db/altsyncram_6d81.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/db/altsyncram_6d81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6d81 square_rom256:square_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_6d81:auto_generated " "Info: Elaborating entity \"altsyncram_6d81\" for hierarchy \"square_rom256:square_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_6d81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds_controller dds_controller:ctrl " "Info: Elaborating entity \"dds_controller\" for hierarchy \"dds_controller:ctrl\"" {  } { { "top.v" "ctrl" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dds_controller.v(22) " "Warning (10230): Verilog HDL assignment warning at dds_controller.v(22): truncated value with size 32 to match size of target (8)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dds_controller.v(49) " "Warning (10230): Verilog HDL assignment warning at dds_controller.v(49): truncated value with size 32 to match size of target (8)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "dds_controller.v(61) " "Warning (10270): Verilog HDL Case Statement warning at dds_controller.v(61): incomplete case statement has no default case item" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_wave dds_controller.v(61) " "Warning (10240): Verilog HDL Always Construct warning at dds_controller.v(61): inferring latch(es) for variable \"o_wave\", which holds its previous value in one or more paths through the always construct" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dds_controller.v(83) " "Warning (10230): Verilog HDL assignment warning at dds_controller.v(83): truncated value with size 32 to match size of target (8)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "dds_controller.v(95) " "Warning (10270): Verilog HDL Case Statement warning at dds_controller.v(95): incomplete case statement has no default case item" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "freq dds_controller.v(95) " "Warning (10240): Verilog HDL Always Construct warning at dds_controller.v(95): inferring latch(es) for variable \"freq\", which holds its previous value in one or more paths through the always construct" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[0\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[0\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[1\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[1\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[2\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[2\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[3\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[3\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[4\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[4\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[5\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[5\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[6\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[6\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[7\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[7\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[8\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[8\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[9\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[9\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[10\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[10\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[11\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[11\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[12\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[12\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[13\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[13\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[14\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[14\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[15\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[15\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[16\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[16\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[17\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[17\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[18\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[18\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[19\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[19\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[20\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[20\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[21\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[21\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[22\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[22\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[23\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[23\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[24\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[24\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[25\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[25\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[26\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[26\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[27\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[27\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[28\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[28\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[29\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[29\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[30\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[30\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "freq\[31\] dds_controller.v(95) " "Info (10041): Inferred latch for \"freq\[31\]\" at dds_controller.v(95)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_wave\[0\] dds_controller.v(61) " "Info (10041): Inferred latch for \"o_wave\[0\]\" at dds_controller.v(61)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_wave\[1\] dds_controller.v(61) " "Info (10041): Inferred latch for \"o_wave\[1\]\" at dds_controller.v(61)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_wave\[2\] dds_controller.v(61) " "Info (10041): Inferred latch for \"o_wave\[2\]\" at dds_controller.v(61)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_wave\[3\] dds_controller.v(61) " "Info (10041): Inferred latch for \"o_wave\[3\]\" at dds_controller.v(61)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_wave\[4\] dds_controller.v(61) " "Info (10041): Inferred latch for \"o_wave\[4\]\" at dds_controller.v(61)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_wave\[5\] dds_controller.v(61) " "Info (10041): Inferred latch for \"o_wave\[5\]\" at dds_controller.v(61)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_wave\[6\] dds_controller.v(61) " "Info (10041): Inferred latch for \"o_wave\[6\]\" at dds_controller.v(61)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_wave\[7\] dds_controller.v(61) " "Info (10041): Inferred latch for \"o_wave\[7\]\" at dds_controller.v(61)" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_dds vga_dds:vga_dds " "Info: Elaborating entity \"vga_dds\" for hierarchy \"vga_dds:vga_dds\"" {  } { { "top.v" "vga_dds" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_dds.v(32) " "Warning (10230): Verilog HDL assignment warning at vga_dds.v(32): truncated value with size 32 to match size of target (10)" {  } { { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram800_wave vga_dds:vga_dds\|ram800_wave:ram800_wave " "Info: Elaborating entity \"ram800_wave\" for hierarchy \"vga_dds:vga_dds\|ram800_wave:ram800_wave\"" {  } { { "vga_dds.v" "ram800_wave" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_dds:vga_dds\|ram800_wave:ram800_wave\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"vga_dds:vga_dds\|ram800_wave:ram800_wave\|altsyncram:altsyncram_component\"" {  } { { "ram800_wave.v" "altsyncram_component" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/ram800_wave.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_dds:vga_dds\|ram800_wave:ram800_wave\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"vga_dds:vga_dds\|ram800_wave:ram800_wave\|altsyncram:altsyncram_component\"" {  } { { "ram800_wave.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/ram800_wave.v" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_dds:vga_dds\|ram800_wave:ram800_wave\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"vga_dds:vga_dds\|ram800_wave:ram800_wave\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 800 " "Info: Parameter \"numwords_a\" = \"800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram800_wave.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/ram800_wave.v" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ksa1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ksa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ksa1 " "Info: Found entity 1: altsyncram_ksa1" {  } { { "db/altsyncram_ksa1.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/db/altsyncram_ksa1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ksa1 vga_dds:vga_dds\|ram800_wave:ram800_wave\|altsyncram:altsyncram_component\|altsyncram_ksa1:auto_generated " "Info: Elaborating entity \"altsyncram_ksa1\" for hierarchy \"vga_dds:vga_dds\|ram800_wave:ram800_wave\|altsyncram:altsyncram_component\|altsyncram_ksa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb rgb:rgb " "Info: Elaborating entity \"rgb\" for hierarchy \"rgb:rgb\"" {  } { { "top.v" "rgb" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_dds:vga_dds\|ram800_wave:ram800_wave\|altsyncram:altsyncram_component\|altsyncram_ksa1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"vga_dds:vga_dds\|ram800_wave:ram800_wave\|altsyncram:altsyncram_component\|altsyncram_ksa1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ksa1.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/db/altsyncram_ksa1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "ram800_wave.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/ram800_wave.v" 78 0 0 } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 30 0 0 } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "square_rom256:square_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_6d81:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"square_rom256:square_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_6d81:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_6d81.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/db/altsyncram_6d81.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "square_rom256.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/square_rom256.v" 74 0 0 } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sine_rom256:sine_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_4681:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"sine_rom256:sine_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_4681:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_4681.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/db/altsyncram_4681.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "sine_rom256.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/sine_rom256.v" 74 0 0 } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "dds_controller:ctrl\|freq\[11\] dds_controller:ctrl\|freq\[22\] " "Info: Duplicate LATCH primitive \"dds_controller:ctrl\|freq\[11\]\" merged with LATCH primitive \"dds_controller:ctrl\|freq\[22\]\"" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "dds_controller:ctrl\|freq\[8\] dds_controller:ctrl\|freq\[22\] " "Info: Duplicate LATCH primitive \"dds_controller:ctrl\|freq\[8\]\" merged with LATCH primitive \"dds_controller:ctrl\|freq\[22\]\"" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "dds_controller:ctrl\|freq\[12\] dds_controller:ctrl\|freq\[21\] " "Info: Duplicate LATCH primitive \"dds_controller:ctrl\|freq\[12\]\" merged with LATCH primitive \"dds_controller:ctrl\|freq\[21\]\"" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "dds_controller:ctrl\|freq\[7\] dds_controller:ctrl\|freq\[17\] " "Info: Duplicate LATCH primitive \"dds_controller:ctrl\|freq\[7\]\" merged with LATCH primitive \"dds_controller:ctrl\|freq\[17\]\"" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "dds_controller:ctrl\|freq\[5\] dds_controller:ctrl\|freq\[15\] " "Info: Duplicate LATCH primitive \"dds_controller:ctrl\|freq\[5\]\" merged with LATCH primitive \"dds_controller:ctrl\|freq\[15\]\"" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "dds_controller:ctrl\|freq\[3\] dds_controller:ctrl\|freq\[9\] " "Info: Duplicate LATCH primitive \"dds_controller:ctrl\|freq\[3\]\" merged with LATCH primitive \"dds_controller:ctrl\|freq\[9\]\"" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|o_wave\[1\] " "Warning: Latch dds_controller:ctrl\|o_wave\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|wave_cnt\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|wave_cnt\[0\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|o_wave\[2\] " "Warning: Latch dds_controller:ctrl\|o_wave\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|wave_cnt\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|wave_cnt\[0\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|o_wave\[3\] " "Warning: Latch dds_controller:ctrl\|o_wave\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|wave_cnt\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|wave_cnt\[0\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|o_wave\[4\] " "Warning: Latch dds_controller:ctrl\|o_wave\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|wave_cnt\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|wave_cnt\[0\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|o_wave\[5\] " "Warning: Latch dds_controller:ctrl\|o_wave\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|wave_cnt\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|wave_cnt\[0\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|o_wave\[6\] " "Warning: Latch dds_controller:ctrl\|o_wave\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|wave_cnt\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|wave_cnt\[0\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|o_wave\[7\] " "Warning: Latch dds_controller:ctrl\|o_wave\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|wave_cnt\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|wave_cnt\[0\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|freq\[24\] " "Warning: Latch dds_controller:ctrl\|freq\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|freq_cnt\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|freq_cnt\[2\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|freq\[23\] " "Warning: Latch dds_controller:ctrl\|freq\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|freq_cnt\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|freq_cnt\[2\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|freq\[22\] " "Warning: Latch dds_controller:ctrl\|freq\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|freq_cnt\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|freq_cnt\[2\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|freq\[21\] " "Warning: Latch dds_controller:ctrl\|freq\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|freq_cnt\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|freq_cnt\[2\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|freq\[20\] " "Warning: Latch dds_controller:ctrl\|freq\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|freq_cnt\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|freq_cnt\[4\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|freq\[18\] " "Warning: Latch dds_controller:ctrl\|freq\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|freq_cnt\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|freq_cnt\[2\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|freq\[17\] " "Warning: Latch dds_controller:ctrl\|freq\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|freq_cnt\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|freq_cnt\[2\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|freq\[15\] " "Warning: Latch dds_controller:ctrl\|freq\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|freq_cnt\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|freq_cnt\[4\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|freq\[14\] " "Warning: Latch dds_controller:ctrl\|freq\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|freq_cnt\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|freq_cnt\[2\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|freq\[13\] " "Warning: Latch dds_controller:ctrl\|freq\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|freq_cnt\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|freq_cnt\[2\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|freq\[10\] " "Warning: Latch dds_controller:ctrl\|freq\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|freq_cnt\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|freq_cnt\[4\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|freq\[9\] " "Warning: Latch dds_controller:ctrl\|freq\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|freq_cnt\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|freq_cnt\[2\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|freq\[2\] " "Warning: Latch dds_controller:ctrl\|freq\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|freq_cnt\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|freq_cnt\[2\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dds_controller:ctrl\|freq\[25\] " "Warning: Latch dds_controller:ctrl\|freq\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA dds_controller:ctrl\|freq_cnt\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal dds_controller:ctrl\|freq_cnt\[4\]" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 75 -1 0 } } { "jitter_key.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/jitter_key.v" 13 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_BLANK VCC " "Warning (13410): Pin \"VGA_BLANK\" is stuck at VCC" {  } { { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_SYNC GND " "Warning (13410): Pin \"VGA_SYNC\" is stuck at GND" {  } { { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "vga " "Warning: Ignored assignments for entity \"vga\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity vga -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity vga -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity vga -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity vga -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ZXOPEN2017/DE2/class/vga_dds/vga.map.smsg " "Info: Generated suppressed messages file D:/ZXOPEN2017/DE2/class/vga_dds/vga.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "400 " "Info: Implemented 400 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Info: Implemented 35 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "339 " "Info: Implemented 339 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "21 " "Info: Implemented 21 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "254 " "Info: Peak virtual memory: 254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 08 11:28:18 2017 " "Info: Processing ended: Sat Apr 08 11:28:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 08 11:28:18 2017 " "Info: Processing started: Sat Apr 08 11:28:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vga -c vga " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"vga\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"pll:pll\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|_clk0 4 5 0 0 " "Info: Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node pll:pll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dds_controller:ctrl\|freq~3  " "Info: Automatically promoted node dds_controller:ctrl\|freq~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_controller:ctrl\|LessThan1~0 " "Info: Destination node dds_controller:ctrl\|LessThan1~0" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 81 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dds_controller:ctrl|LessThan1~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 16 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dds_controller:ctrl|freq~3 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dds_controller:ctrl\|Equal0~1  " "Info: Automatically promoted node dds_controller:ctrl\|Equal0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_controller:ctrl\|Selector22~0 " "Info: Destination node dds_controller:ctrl\|Selector22~0" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dds_controller:ctrl|Selector22~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_controller:ctrl\|Selector23~0 " "Info: Destination node dds_controller:ctrl\|Selector23~0" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dds_controller:ctrl|Selector23~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_controller:ctrl\|Selector26~0 " "Info: Destination node dds_controller:ctrl\|Selector26~0" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dds_controller:ctrl|Selector26~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_controller:ctrl\|Selector28~0 " "Info: Destination node dds_controller:ctrl\|Selector28~0" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dds_controller:ctrl|Selector28~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_controller:ctrl\|Selector25~0 " "Info: Destination node dds_controller:ctrl\|Selector25~0" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dds_controller:ctrl|Selector25~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_controller:ctrl\|Selector24~0 " "Info: Destination node dds_controller:ctrl\|Selector24~0" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dds_controller:ctrl|Selector24~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_controller:ctrl\|Selector27~0 " "Info: Destination node dds_controller:ctrl\|Selector27~0" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dds_controller:ctrl|Selector27~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_controller:ctrl\|Equal0~2 " "Info: Destination node dds_controller:ctrl\|Equal0~2" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 62 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dds_controller:ctrl|Equal0~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 62 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dds_controller:ctrl|Equal0~1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#)) " "Info: Automatically promoted node rst_n (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { rst_n } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 3 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll\|altpll:altpll_component\|pll clk\[0\] VGA_CLK " "Warning: PLL \"pll:pll\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"VGA_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "pll.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/pll.v" 97 0 0 } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 22 0 0 } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 8 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Warning: Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Warning: Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Warning: Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Warning: Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Warning: Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Warning: Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Warning: Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Warning: Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Warning: Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Warning: Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Warning: Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Warning: Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Warning: Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex0\[0\] " "Warning: Node \"hex0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex0\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex0\[1\] " "Warning: Node \"hex0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex0\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex0\[2\] " "Warning: Node \"hex0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex0\[3\] " "Warning: Node \"hex0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex0\[4\] " "Warning: Node \"hex0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex0\[5\] " "Warning: Node \"hex0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex0\[6\] " "Warning: Node \"hex0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[0\] " "Warning: Node \"hex1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[1\] " "Warning: Node \"hex1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[2\] " "Warning: Node \"hex1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[3\] " "Warning: Node \"hex1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[4\] " "Warning: Node \"hex1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[5\] " "Warning: Node \"hex1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex1\[6\] " "Warning: Node \"hex1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[0\] " "Warning: Node \"hex2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex2\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[1\] " "Warning: Node \"hex2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex2\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[2\] " "Warning: Node \"hex2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex2\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[3\] " "Warning: Node \"hex2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex2\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[4\] " "Warning: Node \"hex2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex2\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[5\] " "Warning: Node \"hex2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex2\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex2\[6\] " "Warning: Node \"hex2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex2\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3\[0\] " "Warning: Node \"hex3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex3\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3\[1\] " "Warning: Node \"hex3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex3\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3\[2\] " "Warning: Node \"hex3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex3\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3\[3\] " "Warning: Node \"hex3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex3\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3\[4\] " "Warning: Node \"hex3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex3\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3\[5\] " "Warning: Node \"hex3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex3\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex3\[6\] " "Warning: Node \"hex3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex3\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex4\[0\] " "Warning: Node \"hex4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex4\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex4\[1\] " "Warning: Node \"hex4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex4\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex4\[2\] " "Warning: Node \"hex4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex4\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex4\[3\] " "Warning: Node \"hex4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex4\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex4\[4\] " "Warning: Node \"hex4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex4\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex4\[5\] " "Warning: Node \"hex4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex4\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex4\[6\] " "Warning: Node \"hex4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex4\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5\[0\] " "Warning: Node \"hex5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex5\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5\[1\] " "Warning: Node \"hex5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex5\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5\[2\] " "Warning: Node \"hex5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex5\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5\[3\] " "Warning: Node \"hex5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex5\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5\[4\] " "Warning: Node \"hex5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex5\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5\[5\] " "Warning: Node \"hex5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex5\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex5\[6\] " "Warning: Node \"hex5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex5\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex6\[0\] " "Warning: Node \"hex6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex6\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex6\[1\] " "Warning: Node \"hex6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex6\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex6\[2\] " "Warning: Node \"hex6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex6\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex6\[3\] " "Warning: Node \"hex6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex6\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex6\[4\] " "Warning: Node \"hex6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex6\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex6\[5\] " "Warning: Node \"hex6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex6\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex6\[6\] " "Warning: Node \"hex6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex6\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex7\[0\] " "Warning: Node \"hex7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex7\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex7\[1\] " "Warning: Node \"hex7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex7\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex7\[2\] " "Warning: Node \"hex7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex7\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex7\[3\] " "Warning: Node \"hex7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex7\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex7\[4\] " "Warning: Node \"hex7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex7\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex7\[5\] " "Warning: Node \"hex7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex7\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hex7\[6\] " "Warning: Node \"hex7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex7\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register dds_controller:ctrl\|freq\[2\] register dds_controller:ctrl\|addr_cnt\[31\] 3.861 ns " "Info: Slack time is 3.861 ns between source register \"dds_controller:ctrl\|freq\[2\]\" and destination register \"dds_controller:ctrl\|addr_cnt\[31\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.435 ns + Largest register register " "Info: + Largest register to register requirement is 7.435 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 destination 2.647 ns   Shortest register " "Info:   Shortest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to destination register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.000 ns) 1.079 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB Unassigned 362 " "Info: 2: + IC(1.079 ns) + CELL(0.000 ns) = 1.079 ns; Loc. = Unassigned; Fanout = 362; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.647 ns dds_controller:ctrl\|addr_cnt\[31\] 3 REG Unassigned 15 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = Unassigned; Fanout = 15; REG Node = 'dds_controller:ctrl\|addr_cnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl dds_controller:ctrl|addr_cnt[31] } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.29 % ) " "Info: Total cell delay = 0.537 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.110 ns ( 79.71 % ) " "Info: Total interconnect delay = 2.110 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 destination 2.647 ns   Longest register " "Info:   Longest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to destination register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.000 ns) 1.079 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB Unassigned 362 " "Info: 2: + IC(1.079 ns) + CELL(0.000 ns) = 1.079 ns; Loc. = Unassigned; Fanout = 362; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.647 ns dds_controller:ctrl\|addr_cnt\[31\] 3 REG Unassigned 15 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = Unassigned; Fanout = 15; REG Node = 'dds_controller:ctrl\|addr_cnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl dds_controller:ctrl|addr_cnt[31] } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.29 % ) " "Info: Total cell delay = 0.537 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.110 ns ( 79.71 % ) " "Info: Total interconnect delay = 2.110 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 source 7.183 ns   Shortest register " "Info:   Shortest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to source register is 7.183 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.000 ns) 1.079 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB Unassigned 362 " "Info: 2: + IC(1.079 ns) + CELL(0.000 ns) = 1.079 ns; Loc. = Unassigned; Fanout = 362; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.787 ns) 2.897 ns dds_controller:ctrl\|freq_cnt\[3\] 3 REG Unassigned 5 " "Info: 3: + IC(1.031 ns) + CELL(0.787 ns) = 2.897 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'dds_controller:ctrl\|freq_cnt\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl dds_controller:ctrl|freq_cnt[3] } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.150 ns) 3.710 ns dds_controller:ctrl\|freq~3 4 COMB Unassigned 2 " "Info: 4: + IC(0.663 ns) + CELL(0.150 ns) = 3.710 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dds_controller:ctrl\|freq~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { dds_controller:ctrl|freq_cnt[3] dds_controller:ctrl|freq~3 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.756 ns) + CELL(0.000 ns) 5.466 ns dds_controller:ctrl\|freq~3clkctrl 5 COMB Unassigned 14 " "Info: 5: + IC(1.756 ns) + CELL(0.000 ns) = 5.466 ns; Loc. = Unassigned; Fanout = 14; COMB Node = 'dds_controller:ctrl\|freq~3clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.756 ns" { dds_controller:ctrl|freq~3 dds_controller:ctrl|freq~3clkctrl } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.567 ns) + CELL(0.150 ns) 7.183 ns dds_controller:ctrl\|freq\[2\] 6 REG Unassigned 2 " "Info: 6: + IC(1.567 ns) + CELL(0.150 ns) = 7.183 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'dds_controller:ctrl\|freq\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { dds_controller:ctrl|freq~3clkctrl dds_controller:ctrl|freq[2] } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.087 ns ( 15.13 % ) " "Info: Total cell delay = 1.087 ns ( 15.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.096 ns ( 84.87 % ) " "Info: Total interconnect delay = 6.096 ns ( 84.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 source 7.748 ns   Longest register " "Info:   Longest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to source register is 7.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.000 ns) 1.079 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB Unassigned 362 " "Info: 2: + IC(1.079 ns) + CELL(0.000 ns) = 1.079 ns; Loc. = Unassigned; Fanout = 362; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.787 ns) 2.897 ns dds_controller:ctrl\|freq_cnt\[7\] 3 REG Unassigned 2 " "Info: 3: + IC(1.031 ns) + CELL(0.787 ns) = 2.897 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'dds_controller:ctrl\|freq_cnt\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl dds_controller:ctrl|freq_cnt[7] } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.150 ns) 3.710 ns dds_controller:ctrl\|WideOr1~0 4 COMB Unassigned 3 " "Info: 4: + IC(0.663 ns) + CELL(0.150 ns) = 3.710 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'dds_controller:ctrl\|WideOr1~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { dds_controller:ctrl|freq_cnt[7] dds_controller:ctrl|WideOr1~0 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 4.275 ns dds_controller:ctrl\|freq~3 5 COMB Unassigned 2 " "Info: 5: + IC(0.127 ns) + CELL(0.438 ns) = 4.275 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dds_controller:ctrl\|freq~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { dds_controller:ctrl|WideOr1~0 dds_controller:ctrl|freq~3 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.756 ns) + CELL(0.000 ns) 6.031 ns dds_controller:ctrl\|freq~3clkctrl 6 COMB Unassigned 14 " "Info: 6: + IC(1.756 ns) + CELL(0.000 ns) = 6.031 ns; Loc. = Unassigned; Fanout = 14; COMB Node = 'dds_controller:ctrl\|freq~3clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.756 ns" { dds_controller:ctrl|freq~3 dds_controller:ctrl|freq~3clkctrl } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.567 ns) + CELL(0.150 ns) 7.748 ns dds_controller:ctrl\|freq\[2\] 7 REG Unassigned 2 " "Info: 7: + IC(1.567 ns) + CELL(0.150 ns) = 7.748 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'dds_controller:ctrl\|freq\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { dds_controller:ctrl|freq~3clkctrl dds_controller:ctrl|freq[2] } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.525 ns ( 19.68 % ) " "Info: Total cell delay = 1.525 ns ( 19.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.223 ns ( 80.32 % ) " "Info: Total interconnect delay = 6.223 ns ( 80.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns   " "Info:   Micro clock to output delay of source is 0.000 ns" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns   " "Info:   Micro setup delay of destination is -0.036 ns" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.574 ns - Longest register register " "Info: - Longest register to register delay is 3.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dds_controller:ctrl\|freq\[2\] 1 REG Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'dds_controller:ctrl\|freq\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dds_controller:ctrl|freq[2] } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 1.002 ns dds_controller:ctrl\|addr_cnt\[2\]~31 2 COMB Unassigned 2 " "Info: 2: + IC(0.588 ns) + CELL(0.414 ns) = 1.002 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[2\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { dds_controller:ctrl|freq[2] dds_controller:ctrl|addr_cnt[2]~31 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.073 ns dds_controller:ctrl\|addr_cnt\[3\]~33 3 COMB Unassigned 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.073 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[3\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[2]~31 dds_controller:ctrl|addr_cnt[3]~33 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.144 ns dds_controller:ctrl\|addr_cnt\[4\]~35 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.144 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[4\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[3]~33 dds_controller:ctrl|addr_cnt[4]~35 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.215 ns dds_controller:ctrl\|addr_cnt\[5\]~37 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.215 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[5\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[4]~35 dds_controller:ctrl|addr_cnt[5]~37 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.286 ns dds_controller:ctrl\|addr_cnt\[6\]~39 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.286 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[6\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[5]~37 dds_controller:ctrl|addr_cnt[6]~39 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.357 ns dds_controller:ctrl\|addr_cnt\[7\]~41 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.357 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[7\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[6]~39 dds_controller:ctrl|addr_cnt[7]~41 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.428 ns dds_controller:ctrl\|addr_cnt\[8\]~43 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.428 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[8\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[7]~41 dds_controller:ctrl|addr_cnt[8]~43 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.499 ns dds_controller:ctrl\|addr_cnt\[9\]~45 9 COMB Unassigned 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.499 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[9\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[8]~43 dds_controller:ctrl|addr_cnt[9]~45 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.570 ns dds_controller:ctrl\|addr_cnt\[10\]~47 10 COMB Unassigned 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.570 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[10\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[9]~45 dds_controller:ctrl|addr_cnt[10]~47 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.641 ns dds_controller:ctrl\|addr_cnt\[11\]~49 11 COMB Unassigned 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.641 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[11\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[10]~47 dds_controller:ctrl|addr_cnt[11]~49 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.712 ns dds_controller:ctrl\|addr_cnt\[12\]~51 12 COMB Unassigned 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.712 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[12\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[11]~49 dds_controller:ctrl|addr_cnt[12]~51 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.783 ns dds_controller:ctrl\|addr_cnt\[13\]~53 13 COMB Unassigned 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.783 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[13\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[12]~51 dds_controller:ctrl|addr_cnt[13]~53 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.854 ns dds_controller:ctrl\|addr_cnt\[14\]~55 14 COMB Unassigned 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.854 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[14\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[13]~53 dds_controller:ctrl|addr_cnt[14]~55 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.925 ns dds_controller:ctrl\|addr_cnt\[15\]~57 15 COMB Unassigned 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.925 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[15\]~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[14]~55 dds_controller:ctrl|addr_cnt[15]~57 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.996 ns dds_controller:ctrl\|addr_cnt\[16\]~59 16 COMB Unassigned 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.996 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[16\]~59'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[15]~57 dds_controller:ctrl|addr_cnt[16]~59 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 2.157 ns dds_controller:ctrl\|addr_cnt\[17\]~61 17 COMB Unassigned 2 " "Info: 17: + IC(0.090 ns) + CELL(0.071 ns) = 2.157 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[17\]~61'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { dds_controller:ctrl|addr_cnt[16]~59 dds_controller:ctrl|addr_cnt[17]~61 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.228 ns dds_controller:ctrl\|addr_cnt\[18\]~63 18 COMB Unassigned 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.228 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[18\]~63'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[17]~61 dds_controller:ctrl|addr_cnt[18]~63 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.299 ns dds_controller:ctrl\|addr_cnt\[19\]~65 19 COMB Unassigned 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.299 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[19\]~65'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[18]~63 dds_controller:ctrl|addr_cnt[19]~65 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.370 ns dds_controller:ctrl\|addr_cnt\[20\]~67 20 COMB Unassigned 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.370 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[20\]~67'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[19]~65 dds_controller:ctrl|addr_cnt[20]~67 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.441 ns dds_controller:ctrl\|addr_cnt\[21\]~69 21 COMB Unassigned 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.441 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[21\]~69'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[20]~67 dds_controller:ctrl|addr_cnt[21]~69 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.512 ns dds_controller:ctrl\|addr_cnt\[22\]~71 22 COMB Unassigned 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.512 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[22\]~71'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[21]~69 dds_controller:ctrl|addr_cnt[22]~71 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.583 ns dds_controller:ctrl\|addr_cnt\[23\]~73 23 COMB Unassigned 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.583 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[23\]~73'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[22]~71 dds_controller:ctrl|addr_cnt[23]~73 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.654 ns dds_controller:ctrl\|addr_cnt\[24\]~75 24 COMB Unassigned 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.654 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[24\]~75'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[23]~73 dds_controller:ctrl|addr_cnt[24]~75 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.725 ns dds_controller:ctrl\|addr_cnt\[25\]~77 25 COMB Unassigned 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 2.725 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[25\]~77'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[24]~75 dds_controller:ctrl|addr_cnt[25]~77 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.796 ns dds_controller:ctrl\|addr_cnt\[26\]~79 26 COMB Unassigned 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.796 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[26\]~79'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[25]~77 dds_controller:ctrl|addr_cnt[26]~79 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.867 ns dds_controller:ctrl\|addr_cnt\[27\]~81 27 COMB Unassigned 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.867 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[27\]~81'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[26]~79 dds_controller:ctrl|addr_cnt[27]~81 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.938 ns dds_controller:ctrl\|addr_cnt\[28\]~83 28 COMB Unassigned 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.938 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[28\]~83'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[27]~81 dds_controller:ctrl|addr_cnt[28]~83 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.009 ns dds_controller:ctrl\|addr_cnt\[29\]~85 29 COMB Unassigned 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 3.009 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[29\]~85'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[28]~83 dds_controller:ctrl|addr_cnt[29]~85 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.080 ns dds_controller:ctrl\|addr_cnt\[30\]~87 30 COMB Unassigned 1 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 3.080 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'dds_controller:ctrl\|addr_cnt\[30\]~87'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[29]~85 dds_controller:ctrl|addr_cnt[30]~87 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.490 ns dds_controller:ctrl\|addr_cnt\[31\]~88 31 COMB Unassigned 1 " "Info: 31: + IC(0.000 ns) + CELL(0.410 ns) = 3.490 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'dds_controller:ctrl\|addr_cnt\[31\]~88'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { dds_controller:ctrl|addr_cnt[30]~87 dds_controller:ctrl|addr_cnt[31]~88 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.574 ns dds_controller:ctrl\|addr_cnt\[31\] 32 REG Unassigned 15 " "Info: 32: + IC(0.000 ns) + CELL(0.084 ns) = 3.574 ns; Loc. = Unassigned; Fanout = 15; REG Node = 'dds_controller:ctrl\|addr_cnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { dds_controller:ctrl|addr_cnt[31]~88 dds_controller:ctrl|addr_cnt[31] } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.896 ns ( 81.03 % ) " "Info: Total cell delay = 2.896 ns ( 81.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.678 ns ( 18.97 % ) " "Info: Total interconnect delay = 0.678 ns ( 18.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.574 ns" { dds_controller:ctrl|freq[2] dds_controller:ctrl|addr_cnt[2]~31 dds_controller:ctrl|addr_cnt[3]~33 dds_controller:ctrl|addr_cnt[4]~35 dds_controller:ctrl|addr_cnt[5]~37 dds_controller:ctrl|addr_cnt[6]~39 dds_controller:ctrl|addr_cnt[7]~41 dds_controller:ctrl|addr_cnt[8]~43 dds_controller:ctrl|addr_cnt[9]~45 dds_controller:ctrl|addr_cnt[10]~47 dds_controller:ctrl|addr_cnt[11]~49 dds_controller:ctrl|addr_cnt[12]~51 dds_controller:ctrl|addr_cnt[13]~53 dds_controller:ctrl|addr_cnt[14]~55 dds_controller:ctrl|addr_cnt[15]~57 dds_controller:ctrl|addr_cnt[16]~59 dds_controller:ctrl|addr_cnt[17]~61 dds_controller:ctrl|addr_cnt[18]~63 dds_controller:ctrl|addr_cnt[19]~65 dds_controller:ctrl|addr_cnt[20]~67 dds_controller:ctrl|addr_cnt[21]~69 dds_controller:ctrl|addr_cnt[22]~71 dds_controller:ctrl|addr_cnt[23]~73 dds_controller:ctrl|addr_cnt[24]~75 dds_controller:ctrl|addr_cnt[25]~77 dds_controller:ctrl|addr_cnt[26]~79 dds_controller:ctrl|addr_cnt[27]~81 dds_controller:ctrl|addr_cnt[28]~83 dds_controller:ctrl|addr_cnt[29]~85 dds_controller:ctrl|addr_cnt[30]~87 dds_controller:ctrl|addr_cnt[31]~88 dds_controller:ctrl|addr_cnt[31] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.574 ns" { dds_controller:ctrl|freq[2] dds_controller:ctrl|addr_cnt[2]~31 dds_controller:ctrl|addr_cnt[3]~33 dds_controller:ctrl|addr_cnt[4]~35 dds_controller:ctrl|addr_cnt[5]~37 dds_controller:ctrl|addr_cnt[6]~39 dds_controller:ctrl|addr_cnt[7]~41 dds_controller:ctrl|addr_cnt[8]~43 dds_controller:ctrl|addr_cnt[9]~45 dds_controller:ctrl|addr_cnt[10]~47 dds_controller:ctrl|addr_cnt[11]~49 dds_controller:ctrl|addr_cnt[12]~51 dds_controller:ctrl|addr_cnt[13]~53 dds_controller:ctrl|addr_cnt[14]~55 dds_controller:ctrl|addr_cnt[15]~57 dds_controller:ctrl|addr_cnt[16]~59 dds_controller:ctrl|addr_cnt[17]~61 dds_controller:ctrl|addr_cnt[18]~63 dds_controller:ctrl|addr_cnt[19]~65 dds_controller:ctrl|addr_cnt[20]~67 dds_controller:ctrl|addr_cnt[21]~69 dds_controller:ctrl|addr_cnt[22]~71 dds_controller:ctrl|addr_cnt[23]~73 dds_controller:ctrl|addr_cnt[24]~75 dds_controller:ctrl|addr_cnt[25]~77 dds_controller:ctrl|addr_cnt[26]~79 dds_controller:ctrl|addr_cnt[27]~81 dds_controller:ctrl|addr_cnt[28]~83 dds_controller:ctrl|addr_cnt[29]~85 dds_controller:ctrl|addr_cnt[30]~87 dds_controller:ctrl|addr_cnt[31]~88 dds_controller:ctrl|addr_cnt[31] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.574 ns register register " "Info: Estimated most critical path is register to register delay of 3.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dds_controller:ctrl\|freq\[2\] 1 REG LAB_X30_Y16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X30_Y16; Fanout = 2; REG Node = 'dds_controller:ctrl\|freq\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dds_controller:ctrl|freq[2] } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 1.002 ns dds_controller:ctrl\|addr_cnt\[2\]~31 2 COMB LAB_X29_Y16 2 " "Info: 2: + IC(0.588 ns) + CELL(0.414 ns) = 1.002 ns; Loc. = LAB_X29_Y16; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[2\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { dds_controller:ctrl|freq[2] dds_controller:ctrl|addr_cnt[2]~31 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.073 ns dds_controller:ctrl\|addr_cnt\[3\]~33 3 COMB LAB_X29_Y16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.073 ns; Loc. = LAB_X29_Y16; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[3\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[2]~31 dds_controller:ctrl|addr_cnt[3]~33 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.144 ns dds_controller:ctrl\|addr_cnt\[4\]~35 4 COMB LAB_X29_Y16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.144 ns; Loc. = LAB_X29_Y16; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[4\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[3]~33 dds_controller:ctrl|addr_cnt[4]~35 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.215 ns dds_controller:ctrl\|addr_cnt\[5\]~37 5 COMB LAB_X29_Y16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.215 ns; Loc. = LAB_X29_Y16; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[5\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[4]~35 dds_controller:ctrl|addr_cnt[5]~37 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.286 ns dds_controller:ctrl\|addr_cnt\[6\]~39 6 COMB LAB_X29_Y16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.286 ns; Loc. = LAB_X29_Y16; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[6\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[5]~37 dds_controller:ctrl|addr_cnt[6]~39 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.357 ns dds_controller:ctrl\|addr_cnt\[7\]~41 7 COMB LAB_X29_Y16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.357 ns; Loc. = LAB_X29_Y16; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[7\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[6]~39 dds_controller:ctrl|addr_cnt[7]~41 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.428 ns dds_controller:ctrl\|addr_cnt\[8\]~43 8 COMB LAB_X29_Y16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.428 ns; Loc. = LAB_X29_Y16; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[8\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[7]~41 dds_controller:ctrl|addr_cnt[8]~43 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.499 ns dds_controller:ctrl\|addr_cnt\[9\]~45 9 COMB LAB_X29_Y16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.499 ns; Loc. = LAB_X29_Y16; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[9\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[8]~43 dds_controller:ctrl|addr_cnt[9]~45 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.570 ns dds_controller:ctrl\|addr_cnt\[10\]~47 10 COMB LAB_X29_Y16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.570 ns; Loc. = LAB_X29_Y16; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[10\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[9]~45 dds_controller:ctrl|addr_cnt[10]~47 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.641 ns dds_controller:ctrl\|addr_cnt\[11\]~49 11 COMB LAB_X29_Y16 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.641 ns; Loc. = LAB_X29_Y16; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[11\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[10]~47 dds_controller:ctrl|addr_cnt[11]~49 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.712 ns dds_controller:ctrl\|addr_cnt\[12\]~51 12 COMB LAB_X29_Y16 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.712 ns; Loc. = LAB_X29_Y16; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[12\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[11]~49 dds_controller:ctrl|addr_cnt[12]~51 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.783 ns dds_controller:ctrl\|addr_cnt\[13\]~53 13 COMB LAB_X29_Y16 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.783 ns; Loc. = LAB_X29_Y16; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[13\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[12]~51 dds_controller:ctrl|addr_cnt[13]~53 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.854 ns dds_controller:ctrl\|addr_cnt\[14\]~55 14 COMB LAB_X29_Y16 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.854 ns; Loc. = LAB_X29_Y16; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[14\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[13]~53 dds_controller:ctrl|addr_cnt[14]~55 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.925 ns dds_controller:ctrl\|addr_cnt\[15\]~57 15 COMB LAB_X29_Y16 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.925 ns; Loc. = LAB_X29_Y16; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[15\]~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[14]~55 dds_controller:ctrl|addr_cnt[15]~57 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.996 ns dds_controller:ctrl\|addr_cnt\[16\]~59 16 COMB LAB_X29_Y16 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.996 ns; Loc. = LAB_X29_Y16; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[16\]~59'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[15]~57 dds_controller:ctrl|addr_cnt[16]~59 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 2.157 ns dds_controller:ctrl\|addr_cnt\[17\]~61 17 COMB LAB_X29_Y15 2 " "Info: 17: + IC(0.090 ns) + CELL(0.071 ns) = 2.157 ns; Loc. = LAB_X29_Y15; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[17\]~61'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { dds_controller:ctrl|addr_cnt[16]~59 dds_controller:ctrl|addr_cnt[17]~61 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.228 ns dds_controller:ctrl\|addr_cnt\[18\]~63 18 COMB LAB_X29_Y15 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.228 ns; Loc. = LAB_X29_Y15; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[18\]~63'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[17]~61 dds_controller:ctrl|addr_cnt[18]~63 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.299 ns dds_controller:ctrl\|addr_cnt\[19\]~65 19 COMB LAB_X29_Y15 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.299 ns; Loc. = LAB_X29_Y15; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[19\]~65'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[18]~63 dds_controller:ctrl|addr_cnt[19]~65 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.370 ns dds_controller:ctrl\|addr_cnt\[20\]~67 20 COMB LAB_X29_Y15 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.370 ns; Loc. = LAB_X29_Y15; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[20\]~67'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[19]~65 dds_controller:ctrl|addr_cnt[20]~67 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.441 ns dds_controller:ctrl\|addr_cnt\[21\]~69 21 COMB LAB_X29_Y15 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.441 ns; Loc. = LAB_X29_Y15; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[21\]~69'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[20]~67 dds_controller:ctrl|addr_cnt[21]~69 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.512 ns dds_controller:ctrl\|addr_cnt\[22\]~71 22 COMB LAB_X29_Y15 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.512 ns; Loc. = LAB_X29_Y15; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[22\]~71'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[21]~69 dds_controller:ctrl|addr_cnt[22]~71 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.583 ns dds_controller:ctrl\|addr_cnt\[23\]~73 23 COMB LAB_X29_Y15 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.583 ns; Loc. = LAB_X29_Y15; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[23\]~73'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[22]~71 dds_controller:ctrl|addr_cnt[23]~73 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.654 ns dds_controller:ctrl\|addr_cnt\[24\]~75 24 COMB LAB_X29_Y15 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.654 ns; Loc. = LAB_X29_Y15; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[24\]~75'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[23]~73 dds_controller:ctrl|addr_cnt[24]~75 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.725 ns dds_controller:ctrl\|addr_cnt\[25\]~77 25 COMB LAB_X29_Y15 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 2.725 ns; Loc. = LAB_X29_Y15; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[25\]~77'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[24]~75 dds_controller:ctrl|addr_cnt[25]~77 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.796 ns dds_controller:ctrl\|addr_cnt\[26\]~79 26 COMB LAB_X29_Y15 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.796 ns; Loc. = LAB_X29_Y15; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[26\]~79'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[25]~77 dds_controller:ctrl|addr_cnt[26]~79 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.867 ns dds_controller:ctrl\|addr_cnt\[27\]~81 27 COMB LAB_X29_Y15 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.867 ns; Loc. = LAB_X29_Y15; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[27\]~81'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[26]~79 dds_controller:ctrl|addr_cnt[27]~81 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.938 ns dds_controller:ctrl\|addr_cnt\[28\]~83 28 COMB LAB_X29_Y15 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.938 ns; Loc. = LAB_X29_Y15; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[28\]~83'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[27]~81 dds_controller:ctrl|addr_cnt[28]~83 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.009 ns dds_controller:ctrl\|addr_cnt\[29\]~85 29 COMB LAB_X29_Y15 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 3.009 ns; Loc. = LAB_X29_Y15; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[29\]~85'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[28]~83 dds_controller:ctrl|addr_cnt[29]~85 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.080 ns dds_controller:ctrl\|addr_cnt\[30\]~87 30 COMB LAB_X29_Y15 1 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 3.080 ns; Loc. = LAB_X29_Y15; Fanout = 1; COMB Node = 'dds_controller:ctrl\|addr_cnt\[30\]~87'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[29]~85 dds_controller:ctrl|addr_cnt[30]~87 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.490 ns dds_controller:ctrl\|addr_cnt\[31\]~88 31 COMB LAB_X29_Y15 1 " "Info: 31: + IC(0.000 ns) + CELL(0.410 ns) = 3.490 ns; Loc. = LAB_X29_Y15; Fanout = 1; COMB Node = 'dds_controller:ctrl\|addr_cnt\[31\]~88'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { dds_controller:ctrl|addr_cnt[30]~87 dds_controller:ctrl|addr_cnt[31]~88 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.574 ns dds_controller:ctrl\|addr_cnt\[31\] 32 REG LAB_X29_Y15 15 " "Info: 32: + IC(0.000 ns) + CELL(0.084 ns) = 3.574 ns; Loc. = LAB_X29_Y15; Fanout = 15; REG Node = 'dds_controller:ctrl\|addr_cnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { dds_controller:ctrl|addr_cnt[31]~88 dds_controller:ctrl|addr_cnt[31] } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.896 ns ( 81.03 % ) " "Info: Total cell delay = 2.896 ns ( 81.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.678 ns ( 18.97 % ) " "Info: Total interconnect delay = 0.678 ns ( 18.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.574 ns" { dds_controller:ctrl|freq[2] dds_controller:ctrl|addr_cnt[2]~31 dds_controller:ctrl|addr_cnt[3]~33 dds_controller:ctrl|addr_cnt[4]~35 dds_controller:ctrl|addr_cnt[5]~37 dds_controller:ctrl|addr_cnt[6]~39 dds_controller:ctrl|addr_cnt[7]~41 dds_controller:ctrl|addr_cnt[8]~43 dds_controller:ctrl|addr_cnt[9]~45 dds_controller:ctrl|addr_cnt[10]~47 dds_controller:ctrl|addr_cnt[11]~49 dds_controller:ctrl|addr_cnt[12]~51 dds_controller:ctrl|addr_cnt[13]~53 dds_controller:ctrl|addr_cnt[14]~55 dds_controller:ctrl|addr_cnt[15]~57 dds_controller:ctrl|addr_cnt[16]~59 dds_controller:ctrl|addr_cnt[17]~61 dds_controller:ctrl|addr_cnt[18]~63 dds_controller:ctrl|addr_cnt[19]~65 dds_controller:ctrl|addr_cnt[20]~67 dds_controller:ctrl|addr_cnt[21]~69 dds_controller:ctrl|addr_cnt[22]~71 dds_controller:ctrl|addr_cnt[23]~73 dds_controller:ctrl|addr_cnt[24]~75 dds_controller:ctrl|addr_cnt[25]~77 dds_controller:ctrl|addr_cnt[26]~79 dds_controller:ctrl|addr_cnt[27]~81 dds_controller:ctrl|addr_cnt[28]~83 dds_controller:ctrl|addr_cnt[29]~85 dds_controller:ctrl|addr_cnt[30]~87 dds_controller:ctrl|addr_cnt[31]~88 dds_controller:ctrl|addr_cnt[31] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X44_Y12 X54_Y23 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_MAIN_TITLE" "1 " "Info: Fitter merged 1 physical RAM blocks that contain multiple logical RAM slices into a single location" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_TITLE" "" "Info: Following physical RAM blocks contain multiple logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X26_Y15 " "Info: Physical RAM block M4K_X26_Y15 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sine_rom256:sine_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_4681:auto_generated\|ram_block1a1 " "Info: RAM slice: sine_rom256:sine_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_4681:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sine_rom256:sine_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_4681:auto_generated\|ram_block1a2 " "Info: RAM slice: sine_rom256:sine_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_4681:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sine_rom256:sine_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_4681:auto_generated\|ram_block1a3 " "Info: RAM slice: sine_rom256:sine_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_4681:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sine_rom256:sine_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_4681:auto_generated\|ram_block1a4 " "Info: RAM slice: sine_rom256:sine_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_4681:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sine_rom256:sine_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_4681:auto_generated\|ram_block1a5 " "Info: RAM slice: sine_rom256:sine_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_4681:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sine_rom256:sine_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_4681:auto_generated\|ram_block1a6 " "Info: RAM slice: sine_rom256:sine_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_4681:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "sine_rom256:sine_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_4681:auto_generated\|ram_block1a7 " "Info: RAM slice: sine_rom256:sine_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_4681:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "square_rom256:square_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_6d81:auto_generated\|ram_block1a1 " "Info: RAM slice: square_rom256:square_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_6d81:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "square_rom256:square_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_6d81:auto_generated\|ram_block1a2 " "Info: RAM slice: square_rom256:square_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_6d81:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "square_rom256:square_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_6d81:auto_generated\|ram_block1a3 " "Info: RAM slice: square_rom256:square_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_6d81:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "square_rom256:square_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_6d81:auto_generated\|ram_block1a4 " "Info: RAM slice: square_rom256:square_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_6d81:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "square_rom256:square_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_6d81:auto_generated\|ram_block1a5 " "Info: RAM slice: square_rom256:square_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_6d81:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "square_rom256:square_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_6d81:auto_generated\|ram_block1a6 " "Info: RAM slice: square_rom256:square_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_6d81:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "square_rom256:square_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_6d81:auto_generated\|ram_block1a7 " "Info: RAM slice: square_rom256:square_rom256_inst\|altsyncram:altsyncram_component\|altsyncram_6d81:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 -1}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 -1}  } {  } 2 0 "Following physical RAM blocks contain multiple logical RAM slices" 0 0 "" 0 -1}  } {  } 2 0 "Fitter merged %1!llu! physical RAM blocks that contain multiple logical RAM slices into a single location" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "35 " "Warning: Found 35 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[0\] 0 " "Info: Pin \"r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[1\] 0 " "Info: Pin \"r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[2\] 0 " "Info: Pin \"r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[3\] 0 " "Info: Pin \"r\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[4\] 0 " "Info: Pin \"r\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[5\] 0 " "Info: Pin \"r\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[6\] 0 " "Info: Pin \"r\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[7\] 0 " "Info: Pin \"r\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[8\] 0 " "Info: Pin \"r\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[9\] 0 " "Info: Pin \"r\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[0\] 0 " "Info: Pin \"g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[1\] 0 " "Info: Pin \"g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[2\] 0 " "Info: Pin \"g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[3\] 0 " "Info: Pin \"g\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[4\] 0 " "Info: Pin \"g\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[5\] 0 " "Info: Pin \"g\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[6\] 0 " "Info: Pin \"g\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[7\] 0 " "Info: Pin \"g\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[8\] 0 " "Info: Pin \"g\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[9\] 0 " "Info: Pin \"g\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[0\] 0 " "Info: Pin \"b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[1\] 0 " "Info: Pin \"b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[2\] 0 " "Info: Pin \"b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[3\] 0 " "Info: Pin \"b\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[4\] 0 " "Info: Pin \"b\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[5\] 0 " "Info: Pin \"b\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[6\] 0 " "Info: Pin \"b\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[7\] 0 " "Info: Pin \"b\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[8\] 0 " "Info: Pin \"b\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[9\] 0 " "Info: Pin \"b\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hsync 0 " "Info: Pin \"hsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vsync 0 " "Info: Pin \"vsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Info: Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Info: Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Info: Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Warning: Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_BLANK VCC " "Info: Pin VGA_BLANK has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { VGA_BLANK } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_BLANK" } } } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_BLANK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_SYNC GND " "Info: Pin VGA_SYNC has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { VGA_SYNC } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ZXOPEN2017/DE2/class/vga_dds/vga.fit.smsg " "Info: Generated suppressed messages file D:/ZXOPEN2017/DE2/class/vga_dds/vga.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 74 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "334 " "Info: Peak virtual memory: 334 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 08 11:28:27 2017 " "Info: Processing ended: Sat Apr 08 11:28:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 08 11:28:28 2017 " "Info: Processing started: Sat Apr 08 11:28:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vga -c vga " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "288 " "Info: Peak virtual memory: 288 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 08 11:28:32 2017 " "Info: Processing ended: Sat Apr 08 11:28:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 08 11:28:33 2017 " "Info: Processing started: Sat Apr 08 11:28:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|o_wave\[1\] " "Warning: Node \"dds_controller:ctrl\|o_wave\[1\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|o_wave\[2\] " "Warning: Node \"dds_controller:ctrl\|o_wave\[2\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|o_wave\[5\] " "Warning: Node \"dds_controller:ctrl\|o_wave\[5\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|o_wave\[7\] " "Warning: Node \"dds_controller:ctrl\|o_wave\[7\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|freq\[24\] " "Warning: Node \"dds_controller:ctrl\|freq\[24\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|freq\[25\] " "Warning: Node \"dds_controller:ctrl\|freq\[25\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|freq\[23\] " "Warning: Node \"dds_controller:ctrl\|freq\[23\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|freq\[22\] " "Warning: Node \"dds_controller:ctrl\|freq\[22\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|freq\[21\] " "Warning: Node \"dds_controller:ctrl\|freq\[21\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|freq\[20\] " "Warning: Node \"dds_controller:ctrl\|freq\[20\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|freq\[18\] " "Warning: Node \"dds_controller:ctrl\|freq\[18\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|freq\[17\] " "Warning: Node \"dds_controller:ctrl\|freq\[17\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|freq\[15\] " "Warning: Node \"dds_controller:ctrl\|freq\[15\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|freq\[14\] " "Warning: Node \"dds_controller:ctrl\|freq\[14\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|freq\[13\] " "Warning: Node \"dds_controller:ctrl\|freq\[13\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|freq\[10\] " "Warning: Node \"dds_controller:ctrl\|freq\[10\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|freq\[9\] " "Warning: Node \"dds_controller:ctrl\|freq\[9\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|freq\[2\] " "Warning: Node \"dds_controller:ctrl\|freq\[2\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|o_wave\[3\] " "Warning: Node \"dds_controller:ctrl\|o_wave\[3\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|o_wave\[4\] " "Warning: Node \"dds_controller:ctrl\|o_wave\[4\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dds_controller:ctrl\|o_wave\[6\] " "Warning: Node \"dds_controller:ctrl\|o_wave\[6\]\" is a latch" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "17 " "Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "dds_controller:ctrl\|freq_cnt\[7\] " "Info: Detected ripple clock \"dds_controller:ctrl\|freq_cnt\[7\]\" as buffer" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dds_controller:ctrl\|freq_cnt\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dds_controller:ctrl\|freq_cnt\[6\] " "Info: Detected ripple clock \"dds_controller:ctrl\|freq_cnt\[6\]\" as buffer" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dds_controller:ctrl\|freq_cnt\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dds_controller:ctrl\|freq_cnt\[5\] " "Info: Detected ripple clock \"dds_controller:ctrl\|freq_cnt\[5\]\" as buffer" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dds_controller:ctrl\|freq_cnt\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dds_controller:ctrl\|freq_cnt\[4\] " "Info: Detected ripple clock \"dds_controller:ctrl\|freq_cnt\[4\]\" as buffer" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dds_controller:ctrl\|freq_cnt\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dds_controller:ctrl\|freq_cnt\[2\] " "Info: Detected ripple clock \"dds_controller:ctrl\|freq_cnt\[2\]\" as buffer" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dds_controller:ctrl\|freq_cnt\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dds_controller:ctrl\|freq_cnt\[3\] " "Info: Detected ripple clock \"dds_controller:ctrl\|freq_cnt\[3\]\" as buffer" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dds_controller:ctrl\|freq_cnt\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dds_controller:ctrl\|WideOr1~0 " "Info: Detected gated clock \"dds_controller:ctrl\|WideOr1~0\" as buffer" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dds_controller:ctrl\|WideOr1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dds_controller:ctrl\|freq~3 " "Info: Detected gated clock \"dds_controller:ctrl\|freq~3\" as buffer" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 16 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dds_controller:ctrl\|freq~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dds_controller:ctrl\|wave_cnt\[4\] " "Info: Detected ripple clock \"dds_controller:ctrl\|wave_cnt\[4\]\" as buffer" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 41 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dds_controller:ctrl\|wave_cnt\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dds_controller:ctrl\|wave_cnt\[1\] " "Info: Detected ripple clock \"dds_controller:ctrl\|wave_cnt\[1\]\" as buffer" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 41 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dds_controller:ctrl\|wave_cnt\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dds_controller:ctrl\|wave_cnt\[3\] " "Info: Detected ripple clock \"dds_controller:ctrl\|wave_cnt\[3\]\" as buffer" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 41 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dds_controller:ctrl\|wave_cnt\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dds_controller:ctrl\|wave_cnt\[2\] " "Info: Detected ripple clock \"dds_controller:ctrl\|wave_cnt\[2\]\" as buffer" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 41 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dds_controller:ctrl\|wave_cnt\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dds_controller:ctrl\|Equal0~0 " "Info: Detected gated clock \"dds_controller:ctrl\|Equal0~0\" as buffer" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 62 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dds_controller:ctrl\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dds_controller:ctrl\|wave_cnt\[7\] " "Info: Detected ripple clock \"dds_controller:ctrl\|wave_cnt\[7\]\" as buffer" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 41 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dds_controller:ctrl\|wave_cnt\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dds_controller:ctrl\|wave_cnt\[6\] " "Info: Detected ripple clock \"dds_controller:ctrl\|wave_cnt\[6\]\" as buffer" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 41 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dds_controller:ctrl\|wave_cnt\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dds_controller:ctrl\|wave_cnt\[5\] " "Info: Detected ripple clock \"dds_controller:ctrl\|wave_cnt\[5\]\" as buffer" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 41 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dds_controller:ctrl\|wave_cnt\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dds_controller:ctrl\|Equal0~1 " "Info: Detected gated clock \"dds_controller:ctrl\|Equal0~1\" as buffer" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 62 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "dds_controller:ctrl\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 register dds_controller:ctrl\|freq\[2\] register dds_controller:ctrl\|addr_cnt\[31\] 3.676 ns " "Info: Slack time is 3.676 ns for clock \"pll:pll\|altpll:altpll_component\|_clk0\" between source register \"dds_controller:ctrl\|freq\[2\]\" and destination register \"dds_controller:ctrl\|addr_cnt\[31\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "56.66 MHz 17.648 ns " "Info: Fmax is 56.66 MHz (period= 17.648 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.290 ns + Largest register register " "Info: + Largest register to register requirement is 7.290 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "12.500 ns + " "Info: + Setup relationship between source and destination is 12.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 22.642 ns " "Info: + Latch edge is 22.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll\|altpll:altpll_component\|_clk0 25.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"pll:pll\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 10.142 ns " "Info: - Launch edge is 10.142 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll\|altpll:altpll_component\|_clk0 25.000 ns 10.142 ns inverted 50 " "Info: Clock period of Source clock \"pll:pll\|altpll:altpll_component\|_clk0\" is 25.000 ns with inverted offset of 10.142 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.246 ns + Largest " "Info: + Largest clock skew is -5.246 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 destination 2.664 ns + Shortest register " "Info: + Shortest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to destination register is 2.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 203 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 203; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 2.664 ns dds_controller:ctrl\|addr_cnt\[31\] 3 REG LCFF_X29_Y15_N29 2 " "Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X29_Y15_N29; Fanout = 2; REG Node = 'dds_controller:ctrl\|addr_cnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl dds_controller:ctrl|addr_cnt[31] } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.16 % ) " "Info: Total cell delay = 0.537 ns ( 20.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.127 ns ( 79.84 % ) " "Info: Total interconnect delay = 2.127 ns ( 79.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl dds_controller:ctrl|addr_cnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} dds_controller:ctrl|addr_cnt[31] {} } { 0.000ns 1.091ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 source 7.910 ns - Longest register " "Info: - Longest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to source register is 7.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 203 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 203; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.787 ns) 2.916 ns dds_controller:ctrl\|freq_cnt\[4\] 3 REG LCFF_X27_Y16_N23 3 " "Info: 3: + IC(1.038 ns) + CELL(0.787 ns) = 2.916 ns; Loc. = LCFF_X27_Y16_N23; Fanout = 3; REG Node = 'dds_controller:ctrl\|freq_cnt\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.825 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl dds_controller:ctrl|freq_cnt[4] } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.398 ns) 4.054 ns dds_controller:ctrl\|WideOr1~0 4 COMB LCCOMB_X28_Y16_N14 3 " "Info: 4: + IC(0.740 ns) + CELL(0.398 ns) = 4.054 ns; Loc. = LCCOMB_X28_Y16_N14; Fanout = 3; COMB Node = 'dds_controller:ctrl\|WideOr1~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.138 ns" { dds_controller:ctrl|freq_cnt[4] dds_controller:ctrl|WideOr1~0 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.275 ns) 4.598 ns dds_controller:ctrl\|freq~3 5 COMB LCCOMB_X28_Y16_N10 2 " "Info: 5: + IC(0.269 ns) + CELL(0.275 ns) = 4.598 ns; Loc. = LCCOMB_X28_Y16_N10; Fanout = 2; COMB Node = 'dds_controller:ctrl\|freq~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { dds_controller:ctrl|WideOr1~0 dds_controller:ctrl|freq~3 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.805 ns) + CELL(0.000 ns) 6.403 ns dds_controller:ctrl\|freq~3clkctrl 6 COMB CLKCTRL_G1 14 " "Info: 6: + IC(1.805 ns) + CELL(0.000 ns) = 6.403 ns; Loc. = CLKCTRL_G1; Fanout = 14; COMB Node = 'dds_controller:ctrl\|freq~3clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.805 ns" { dds_controller:ctrl|freq~3 dds_controller:ctrl|freq~3clkctrl } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.357 ns) + CELL(0.150 ns) 7.910 ns dds_controller:ctrl\|freq\[2\] 7 REG LCCOMB_X30_Y16_N16 2 " "Info: 7: + IC(1.357 ns) + CELL(0.150 ns) = 7.910 ns; Loc. = LCCOMB_X30_Y16_N16; Fanout = 2; REG Node = 'dds_controller:ctrl\|freq\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { dds_controller:ctrl|freq~3clkctrl dds_controller:ctrl|freq[2] } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 20.35 % ) " "Info: Total cell delay = 1.610 ns ( 20.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.300 ns ( 79.65 % ) " "Info: Total interconnect delay = 6.300 ns ( 79.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.910 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl dds_controller:ctrl|freq_cnt[4] dds_controller:ctrl|WideOr1~0 dds_controller:ctrl|freq~3 dds_controller:ctrl|freq~3clkctrl dds_controller:ctrl|freq[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.910 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} dds_controller:ctrl|freq_cnt[4] {} dds_controller:ctrl|WideOr1~0 {} dds_controller:ctrl|freq~3 {} dds_controller:ctrl|freq~3clkctrl {} dds_controller:ctrl|freq[2] {} } { 0.000ns 1.091ns 1.038ns 0.740ns 0.269ns 1.805ns 1.357ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl dds_controller:ctrl|addr_cnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} dds_controller:ctrl|addr_cnt[31] {} } { 0.000ns 1.091ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.910 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl dds_controller:ctrl|freq_cnt[4] dds_controller:ctrl|WideOr1~0 dds_controller:ctrl|freq~3 dds_controller:ctrl|freq~3clkctrl dds_controller:ctrl|freq[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.910 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} dds_controller:ctrl|freq_cnt[4] {} dds_controller:ctrl|WideOr1~0 {} dds_controller:ctrl|freq~3 {} dds_controller:ctrl|freq~3clkctrl {} dds_controller:ctrl|freq[2] {} } { 0.000ns 1.091ns 1.038ns 0.740ns 0.269ns 1.805ns 1.357ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl dds_controller:ctrl|addr_cnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} dds_controller:ctrl|addr_cnt[31] {} } { 0.000ns 1.091ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.910 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl dds_controller:ctrl|freq_cnt[4] dds_controller:ctrl|WideOr1~0 dds_controller:ctrl|freq~3 dds_controller:ctrl|freq~3clkctrl dds_controller:ctrl|freq[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.910 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} dds_controller:ctrl|freq_cnt[4] {} dds_controller:ctrl|WideOr1~0 {} dds_controller:ctrl|freq~3 {} dds_controller:ctrl|freq~3clkctrl {} dds_controller:ctrl|freq[2] {} } { 0.000ns 1.091ns 1.038ns 0.740ns 0.269ns 1.805ns 1.357ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.614 ns - Longest register register " "Info: - Longest register to register delay is 3.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dds_controller:ctrl\|freq\[2\] 1 REG LCCOMB_X30_Y16_N16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X30_Y16_N16; Fanout = 2; REG Node = 'dds_controller:ctrl\|freq\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dds_controller:ctrl|freq[2] } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.414 ns) 0.881 ns dds_controller:ctrl\|addr_cnt\[2\]~31 2 COMB LCCOMB_X29_Y16_N2 2 " "Info: 2: + IC(0.467 ns) + CELL(0.414 ns) = 0.881 ns; Loc. = LCCOMB_X29_Y16_N2; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[2\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { dds_controller:ctrl|freq[2] dds_controller:ctrl|addr_cnt[2]~31 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.952 ns dds_controller:ctrl\|addr_cnt\[3\]~33 3 COMB LCCOMB_X29_Y16_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.952 ns; Loc. = LCCOMB_X29_Y16_N4; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[3\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[2]~31 dds_controller:ctrl|addr_cnt[3]~33 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.023 ns dds_controller:ctrl\|addr_cnt\[4\]~35 4 COMB LCCOMB_X29_Y16_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.023 ns; Loc. = LCCOMB_X29_Y16_N6; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[4\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[3]~33 dds_controller:ctrl|addr_cnt[4]~35 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.094 ns dds_controller:ctrl\|addr_cnt\[5\]~37 5 COMB LCCOMB_X29_Y16_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.094 ns; Loc. = LCCOMB_X29_Y16_N8; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[5\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[4]~35 dds_controller:ctrl|addr_cnt[5]~37 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.165 ns dds_controller:ctrl\|addr_cnt\[6\]~39 6 COMB LCCOMB_X29_Y16_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.165 ns; Loc. = LCCOMB_X29_Y16_N10; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[6\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[5]~37 dds_controller:ctrl|addr_cnt[6]~39 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.236 ns dds_controller:ctrl\|addr_cnt\[7\]~41 7 COMB LCCOMB_X29_Y16_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.236 ns; Loc. = LCCOMB_X29_Y16_N12; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[7\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[6]~39 dds_controller:ctrl|addr_cnt[7]~41 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.395 ns dds_controller:ctrl\|addr_cnt\[8\]~43 8 COMB LCCOMB_X29_Y16_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.395 ns; Loc. = LCCOMB_X29_Y16_N14; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[8\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { dds_controller:ctrl|addr_cnt[7]~41 dds_controller:ctrl|addr_cnt[8]~43 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.466 ns dds_controller:ctrl\|addr_cnt\[9\]~45 9 COMB LCCOMB_X29_Y16_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.466 ns; Loc. = LCCOMB_X29_Y16_N16; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[9\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[8]~43 dds_controller:ctrl|addr_cnt[9]~45 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.537 ns dds_controller:ctrl\|addr_cnt\[10\]~47 10 COMB LCCOMB_X29_Y16_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.537 ns; Loc. = LCCOMB_X29_Y16_N18; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[10\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[9]~45 dds_controller:ctrl|addr_cnt[10]~47 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.608 ns dds_controller:ctrl\|addr_cnt\[11\]~49 11 COMB LCCOMB_X29_Y16_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.608 ns; Loc. = LCCOMB_X29_Y16_N20; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[11\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[10]~47 dds_controller:ctrl|addr_cnt[11]~49 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.679 ns dds_controller:ctrl\|addr_cnt\[12\]~51 12 COMB LCCOMB_X29_Y16_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.679 ns; Loc. = LCCOMB_X29_Y16_N22; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[12\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[11]~49 dds_controller:ctrl|addr_cnt[12]~51 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.750 ns dds_controller:ctrl\|addr_cnt\[13\]~53 13 COMB LCCOMB_X29_Y16_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.750 ns; Loc. = LCCOMB_X29_Y16_N24; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[13\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[12]~51 dds_controller:ctrl|addr_cnt[13]~53 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.821 ns dds_controller:ctrl\|addr_cnt\[14\]~55 14 COMB LCCOMB_X29_Y16_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.821 ns; Loc. = LCCOMB_X29_Y16_N26; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[14\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[13]~53 dds_controller:ctrl|addr_cnt[14]~55 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.892 ns dds_controller:ctrl\|addr_cnt\[15\]~57 15 COMB LCCOMB_X29_Y16_N28 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.892 ns; Loc. = LCCOMB_X29_Y16_N28; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[15\]~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[14]~55 dds_controller:ctrl|addr_cnt[15]~57 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.038 ns dds_controller:ctrl\|addr_cnt\[16\]~59 16 COMB LCCOMB_X29_Y16_N30 2 " "Info: 16: + IC(0.000 ns) + CELL(0.146 ns) = 2.038 ns; Loc. = LCCOMB_X29_Y16_N30; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[16\]~59'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { dds_controller:ctrl|addr_cnt[15]~57 dds_controller:ctrl|addr_cnt[16]~59 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.109 ns dds_controller:ctrl\|addr_cnt\[17\]~61 17 COMB LCCOMB_X29_Y15_N0 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.109 ns; Loc. = LCCOMB_X29_Y15_N0; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[17\]~61'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[16]~59 dds_controller:ctrl|addr_cnt[17]~61 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.180 ns dds_controller:ctrl\|addr_cnt\[18\]~63 18 COMB LCCOMB_X29_Y15_N2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.180 ns; Loc. = LCCOMB_X29_Y15_N2; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[18\]~63'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[17]~61 dds_controller:ctrl|addr_cnt[18]~63 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.251 ns dds_controller:ctrl\|addr_cnt\[19\]~65 19 COMB LCCOMB_X29_Y15_N4 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.251 ns; Loc. = LCCOMB_X29_Y15_N4; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[19\]~65'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[18]~63 dds_controller:ctrl|addr_cnt[19]~65 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.322 ns dds_controller:ctrl\|addr_cnt\[20\]~67 20 COMB LCCOMB_X29_Y15_N6 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.322 ns; Loc. = LCCOMB_X29_Y15_N6; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[20\]~67'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[19]~65 dds_controller:ctrl|addr_cnt[20]~67 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.393 ns dds_controller:ctrl\|addr_cnt\[21\]~69 21 COMB LCCOMB_X29_Y15_N8 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.393 ns; Loc. = LCCOMB_X29_Y15_N8; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[21\]~69'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[20]~67 dds_controller:ctrl|addr_cnt[21]~69 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.464 ns dds_controller:ctrl\|addr_cnt\[22\]~71 22 COMB LCCOMB_X29_Y15_N10 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.464 ns; Loc. = LCCOMB_X29_Y15_N10; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[22\]~71'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[21]~69 dds_controller:ctrl|addr_cnt[22]~71 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.535 ns dds_controller:ctrl\|addr_cnt\[23\]~73 23 COMB LCCOMB_X29_Y15_N12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.535 ns; Loc. = LCCOMB_X29_Y15_N12; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[23\]~73'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[22]~71 dds_controller:ctrl|addr_cnt[23]~73 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.694 ns dds_controller:ctrl\|addr_cnt\[24\]~75 24 COMB LCCOMB_X29_Y15_N14 2 " "Info: 24: + IC(0.000 ns) + CELL(0.159 ns) = 2.694 ns; Loc. = LCCOMB_X29_Y15_N14; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[24\]~75'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { dds_controller:ctrl|addr_cnt[23]~73 dds_controller:ctrl|addr_cnt[24]~75 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.765 ns dds_controller:ctrl\|addr_cnt\[25\]~77 25 COMB LCCOMB_X29_Y15_N16 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 2.765 ns; Loc. = LCCOMB_X29_Y15_N16; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[25\]~77'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[24]~75 dds_controller:ctrl|addr_cnt[25]~77 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.836 ns dds_controller:ctrl\|addr_cnt\[26\]~79 26 COMB LCCOMB_X29_Y15_N18 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.836 ns; Loc. = LCCOMB_X29_Y15_N18; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[26\]~79'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[25]~77 dds_controller:ctrl|addr_cnt[26]~79 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.907 ns dds_controller:ctrl\|addr_cnt\[27\]~81 27 COMB LCCOMB_X29_Y15_N20 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.907 ns; Loc. = LCCOMB_X29_Y15_N20; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[27\]~81'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[26]~79 dds_controller:ctrl|addr_cnt[27]~81 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.978 ns dds_controller:ctrl\|addr_cnt\[28\]~83 28 COMB LCCOMB_X29_Y15_N22 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.978 ns; Loc. = LCCOMB_X29_Y15_N22; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[28\]~83'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[27]~81 dds_controller:ctrl|addr_cnt[28]~83 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.049 ns dds_controller:ctrl\|addr_cnt\[29\]~85 29 COMB LCCOMB_X29_Y15_N24 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 3.049 ns; Loc. = LCCOMB_X29_Y15_N24; Fanout = 2; COMB Node = 'dds_controller:ctrl\|addr_cnt\[29\]~85'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[28]~83 dds_controller:ctrl|addr_cnt[29]~85 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.120 ns dds_controller:ctrl\|addr_cnt\[30\]~87 30 COMB LCCOMB_X29_Y15_N26 1 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 3.120 ns; Loc. = LCCOMB_X29_Y15_N26; Fanout = 1; COMB Node = 'dds_controller:ctrl\|addr_cnt\[30\]~87'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { dds_controller:ctrl|addr_cnt[29]~85 dds_controller:ctrl|addr_cnt[30]~87 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.530 ns dds_controller:ctrl\|addr_cnt\[31\]~88 31 COMB LCCOMB_X29_Y15_N28 1 " "Info: 31: + IC(0.000 ns) + CELL(0.410 ns) = 3.530 ns; Loc. = LCCOMB_X29_Y15_N28; Fanout = 1; COMB Node = 'dds_controller:ctrl\|addr_cnt\[31\]~88'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { dds_controller:ctrl|addr_cnt[30]~87 dds_controller:ctrl|addr_cnt[31]~88 } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.614 ns dds_controller:ctrl\|addr_cnt\[31\] 32 REG LCFF_X29_Y15_N29 2 " "Info: 32: + IC(0.000 ns) + CELL(0.084 ns) = 3.614 ns; Loc. = LCFF_X29_Y15_N29; Fanout = 2; REG Node = 'dds_controller:ctrl\|addr_cnt\[31\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { dds_controller:ctrl|addr_cnt[31]~88 dds_controller:ctrl|addr_cnt[31] } "NODE_NAME" } } { "dds_controller.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/dds_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.147 ns ( 87.08 % ) " "Info: Total cell delay = 3.147 ns ( 87.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.467 ns ( 12.92 % ) " "Info: Total interconnect delay = 0.467 ns ( 12.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.614 ns" { dds_controller:ctrl|freq[2] dds_controller:ctrl|addr_cnt[2]~31 dds_controller:ctrl|addr_cnt[3]~33 dds_controller:ctrl|addr_cnt[4]~35 dds_controller:ctrl|addr_cnt[5]~37 dds_controller:ctrl|addr_cnt[6]~39 dds_controller:ctrl|addr_cnt[7]~41 dds_controller:ctrl|addr_cnt[8]~43 dds_controller:ctrl|addr_cnt[9]~45 dds_controller:ctrl|addr_cnt[10]~47 dds_controller:ctrl|addr_cnt[11]~49 dds_controller:ctrl|addr_cnt[12]~51 dds_controller:ctrl|addr_cnt[13]~53 dds_controller:ctrl|addr_cnt[14]~55 dds_controller:ctrl|addr_cnt[15]~57 dds_controller:ctrl|addr_cnt[16]~59 dds_controller:ctrl|addr_cnt[17]~61 dds_controller:ctrl|addr_cnt[18]~63 dds_controller:ctrl|addr_cnt[19]~65 dds_controller:ctrl|addr_cnt[20]~67 dds_controller:ctrl|addr_cnt[21]~69 dds_controller:ctrl|addr_cnt[22]~71 dds_controller:ctrl|addr_cnt[23]~73 dds_controller:ctrl|addr_cnt[24]~75 dds_controller:ctrl|addr_cnt[25]~77 dds_controller:ctrl|addr_cnt[26]~79 dds_controller:ctrl|addr_cnt[27]~81 dds_controller:ctrl|addr_cnt[28]~83 dds_controller:ctrl|addr_cnt[29]~85 dds_controller:ctrl|addr_cnt[30]~87 dds_controller:ctrl|addr_cnt[31]~88 dds_controller:ctrl|addr_cnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.614 ns" { dds_controller:ctrl|freq[2] {} dds_controller:ctrl|addr_cnt[2]~31 {} dds_controller:ctrl|addr_cnt[3]~33 {} dds_controller:ctrl|addr_cnt[4]~35 {} dds_controller:ctrl|addr_cnt[5]~37 {} dds_controller:ctrl|addr_cnt[6]~39 {} dds_controller:ctrl|addr_cnt[7]~41 {} dds_controller:ctrl|addr_cnt[8]~43 {} dds_controller:ctrl|addr_cnt[9]~45 {} dds_controller:ctrl|addr_cnt[10]~47 {} dds_controller:ctrl|addr_cnt[11]~49 {} dds_controller:ctrl|addr_cnt[12]~51 {} dds_controller:ctrl|addr_cnt[13]~53 {} dds_controller:ctrl|addr_cnt[14]~55 {} dds_controller:ctrl|addr_cnt[15]~57 {} dds_controller:ctrl|addr_cnt[16]~59 {} dds_controller:ctrl|addr_cnt[17]~61 {} dds_controller:ctrl|addr_cnt[18]~63 {} dds_controller:ctrl|addr_cnt[19]~65 {} dds_controller:ctrl|addr_cnt[20]~67 {} dds_controller:ctrl|addr_cnt[21]~69 {} dds_controller:ctrl|addr_cnt[22]~71 {} dds_controller:ctrl|addr_cnt[23]~73 {} dds_controller:ctrl|addr_cnt[24]~75 {} dds_controller:ctrl|addr_cnt[25]~77 {} dds_controller:ctrl|addr_cnt[26]~79 {} dds_controller:ctrl|addr_cnt[27]~81 {} dds_controller:ctrl|addr_cnt[28]~83 {} dds_controller:ctrl|addr_cnt[29]~85 {} dds_controller:ctrl|addr_cnt[30]~87 {} dds_controller:ctrl|addr_cnt[31]~88 {} dds_controller:ctrl|addr_cnt[31] {} } { 0.000ns 0.467ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl dds_controller:ctrl|addr_cnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} dds_controller:ctrl|addr_cnt[31] {} } { 0.000ns 1.091ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.910 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl dds_controller:ctrl|freq_cnt[4] dds_controller:ctrl|WideOr1~0 dds_controller:ctrl|freq~3 dds_controller:ctrl|freq~3clkctrl dds_controller:ctrl|freq[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.910 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} dds_controller:ctrl|freq_cnt[4] {} dds_controller:ctrl|WideOr1~0 {} dds_controller:ctrl|freq~3 {} dds_controller:ctrl|freq~3clkctrl {} dds_controller:ctrl|freq[2] {} } { 0.000ns 1.091ns 1.038ns 0.740ns 0.269ns 1.805ns 1.357ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.275ns 0.000ns 0.150ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.614 ns" { dds_controller:ctrl|freq[2] dds_controller:ctrl|addr_cnt[2]~31 dds_controller:ctrl|addr_cnt[3]~33 dds_controller:ctrl|addr_cnt[4]~35 dds_controller:ctrl|addr_cnt[5]~37 dds_controller:ctrl|addr_cnt[6]~39 dds_controller:ctrl|addr_cnt[7]~41 dds_controller:ctrl|addr_cnt[8]~43 dds_controller:ctrl|addr_cnt[9]~45 dds_controller:ctrl|addr_cnt[10]~47 dds_controller:ctrl|addr_cnt[11]~49 dds_controller:ctrl|addr_cnt[12]~51 dds_controller:ctrl|addr_cnt[13]~53 dds_controller:ctrl|addr_cnt[14]~55 dds_controller:ctrl|addr_cnt[15]~57 dds_controller:ctrl|addr_cnt[16]~59 dds_controller:ctrl|addr_cnt[17]~61 dds_controller:ctrl|addr_cnt[18]~63 dds_controller:ctrl|addr_cnt[19]~65 dds_controller:ctrl|addr_cnt[20]~67 dds_controller:ctrl|addr_cnt[21]~69 dds_controller:ctrl|addr_cnt[22]~71 dds_controller:ctrl|addr_cnt[23]~73 dds_controller:ctrl|addr_cnt[24]~75 dds_controller:ctrl|addr_cnt[25]~77 dds_controller:ctrl|addr_cnt[26]~79 dds_controller:ctrl|addr_cnt[27]~81 dds_controller:ctrl|addr_cnt[28]~83 dds_controller:ctrl|addr_cnt[29]~85 dds_controller:ctrl|addr_cnt[30]~87 dds_controller:ctrl|addr_cnt[31]~88 dds_controller:ctrl|addr_cnt[31] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.614 ns" { dds_controller:ctrl|freq[2] {} dds_controller:ctrl|addr_cnt[2]~31 {} dds_controller:ctrl|addr_cnt[3]~33 {} dds_controller:ctrl|addr_cnt[4]~35 {} dds_controller:ctrl|addr_cnt[5]~37 {} dds_controller:ctrl|addr_cnt[6]~39 {} dds_controller:ctrl|addr_cnt[7]~41 {} dds_controller:ctrl|addr_cnt[8]~43 {} dds_controller:ctrl|addr_cnt[9]~45 {} dds_controller:ctrl|addr_cnt[10]~47 {} dds_controller:ctrl|addr_cnt[11]~49 {} dds_controller:ctrl|addr_cnt[12]~51 {} dds_controller:ctrl|addr_cnt[13]~53 {} dds_controller:ctrl|addr_cnt[14]~55 {} dds_controller:ctrl|addr_cnt[15]~57 {} dds_controller:ctrl|addr_cnt[16]~59 {} dds_controller:ctrl|addr_cnt[17]~61 {} dds_controller:ctrl|addr_cnt[18]~63 {} dds_controller:ctrl|addr_cnt[19]~65 {} dds_controller:ctrl|addr_cnt[20]~67 {} dds_controller:ctrl|addr_cnt[21]~69 {} dds_controller:ctrl|addr_cnt[22]~71 {} dds_controller:ctrl|addr_cnt[23]~73 {} dds_controller:ctrl|addr_cnt[24]~75 {} dds_controller:ctrl|addr_cnt[25]~77 {} dds_controller:ctrl|addr_cnt[26]~79 {} dds_controller:ctrl|addr_cnt[27]~81 {} dds_controller:ctrl|addr_cnt[28]~83 {} dds_controller:ctrl|addr_cnt[29]~85 {} dds_controller:ctrl|addr_cnt[30]~87 {} dds_controller:ctrl|addr_cnt[31]~88 {} dds_controller:ctrl|addr_cnt[31] {} } { 0.000ns 0.467ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 register jitter_key:k2\|state register jitter_key:k2\|state 391 ps " "Info: Minimum slack time is 391 ps for clock \"pll:pll\|altpll:altpll_component\|_clk0\" between source register \"jitter_key:k2\|state\" and destination register \"jitter_key:k2\|state\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jitter_key:k2\|state 1 REG LCFF_X37_Y18_N19 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y18_N19; Fanout = 21; REG Node = 'jitter_key:k2\|state'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { jitter_key:k2|state } "NODE_NAME" } } { "jitter_key.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/jitter_key.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns jitter_key:k2\|state~4 2 COMB LCCOMB_X37_Y18_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X37_Y18_N18; Fanout = 1; COMB Node = 'jitter_key:k2\|state~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { jitter_key:k2|state jitter_key:k2|state~4 } "NODE_NAME" } } { "jitter_key.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/jitter_key.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns jitter_key:k2\|state 3 REG LCFF_X37_Y18_N19 21 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X37_Y18_N19; Fanout = 21; REG Node = 'jitter_key:k2\|state'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { jitter_key:k2|state~4 jitter_key:k2|state } "NODE_NAME" } } { "jitter_key.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/jitter_key.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { jitter_key:k2|state jitter_key:k2|state~4 jitter_key:k2|state } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { jitter_key:k2|state {} jitter_key:k2|state~4 {} jitter_key:k2|state {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll\|altpll:altpll_component\|_clk0 25.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"pll:pll\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll\|altpll:altpll_component\|_clk0 25.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"pll:pll\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 destination 2.649 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to destination register is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 203 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 203; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.649 ns jitter_key:k2\|state 3 REG LCFF_X37_Y18_N19 21 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X37_Y18_N19; Fanout = 21; REG Node = 'jitter_key:k2\|state'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl jitter_key:k2|state } "NODE_NAME" } } { "jitter_key.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/jitter_key.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.27 % ) " "Info: Total cell delay = 0.537 ns ( 20.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.112 ns ( 79.73 % ) " "Info: Total interconnect delay = 2.112 ns ( 79.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl jitter_key:k2|state } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} jitter_key:k2|state {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 source 2.649 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to source register is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 203 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 203; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.649 ns jitter_key:k2\|state 3 REG LCFF_X37_Y18_N19 21 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X37_Y18_N19; Fanout = 21; REG Node = 'jitter_key:k2\|state'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl jitter_key:k2|state } "NODE_NAME" } } { "jitter_key.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/jitter_key.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.27 % ) " "Info: Total cell delay = 0.537 ns ( 20.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.112 ns ( 79.73 % ) " "Info: Total interconnect delay = 2.112 ns ( 79.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl jitter_key:k2|state } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} jitter_key:k2|state {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl jitter_key:k2|state } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} jitter_key:k2|state {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "jitter_key.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/jitter_key.v" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "jitter_key.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/jitter_key.v" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl jitter_key:k2|state } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} jitter_key:k2|state {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { jitter_key:k2|state jitter_key:k2|state~4 jitter_key:k2|state } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { jitter_key:k2|state {} jitter_key:k2|state~4 {} jitter_key:k2|state {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl jitter_key:k2|state } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} jitter_key:k2|state {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "jitter_key:k2\|count\[2\] key\[1\] clk 7.791 ns register " "Info: tsu for register \"jitter_key:k2\|count\[2\]\" (data pin = \"key\[1\]\", clock pin = \"clk\") is 7.791 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.119 ns + Longest pin register " "Info: + Longest pin to register delay is 8.119 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns key\[1\] 1 PIN PIN_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 3; PIN Node = 'key\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.585 ns) + CELL(0.438 ns) 6.865 ns jitter_key:k2\|count\[16\]~62 2 COMB LCCOMB_X38_Y18_N30 20 " "Info: 2: + IC(5.585 ns) + CELL(0.438 ns) = 6.865 ns; Loc. = LCCOMB_X38_Y18_N30; Fanout = 20; COMB Node = 'jitter_key:k2\|count\[16\]~62'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.023 ns" { key[1] jitter_key:k2|count[16]~62 } "NODE_NAME" } } { "jitter_key.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/jitter_key.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.510 ns) 8.119 ns jitter_key:k2\|count\[2\] 3 REG LCFF_X38_Y19_N17 3 " "Info: 3: + IC(0.744 ns) + CELL(0.510 ns) = 8.119 ns; Loc. = LCFF_X38_Y19_N17; Fanout = 3; REG Node = 'jitter_key:k2\|count\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { jitter_key:k2|count[16]~62 jitter_key:k2|count[2] } "NODE_NAME" } } { "jitter_key.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/jitter_key.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.790 ns ( 22.05 % ) " "Info: Total cell delay = 1.790 ns ( 22.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.329 ns ( 77.95 % ) " "Info: Total interconnect delay = 6.329 ns ( 77.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.119 ns" { key[1] jitter_key:k2|count[16]~62 jitter_key:k2|count[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.119 ns" { key[1] {} key[1]~combout {} jitter_key:k2|count[16]~62 {} jitter_key:k2|count[2] {} } { 0.000ns 0.000ns 5.585ns 0.744ns } { 0.000ns 0.842ns 0.438ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "jitter_key.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/jitter_key.v" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll:pll\|altpll:altpll_component\|_clk0 -2.358 ns - " "Info: - Offset between input clock \"clk\" and output clock \"pll:pll\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 3 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 destination 2.650 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to destination register is 2.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 203 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 203; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.650 ns jitter_key:k2\|count\[2\] 3 REG LCFF_X38_Y19_N17 3 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.650 ns; Loc. = LCFF_X38_Y19_N17; Fanout = 3; REG Node = 'jitter_key:k2\|count\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl jitter_key:k2|count[2] } "NODE_NAME" } } { "jitter_key.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/jitter_key.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.26 % ) " "Info: Total cell delay = 0.537 ns ( 20.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.113 ns ( 79.74 % ) " "Info: Total interconnect delay = 2.113 ns ( 79.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl jitter_key:k2|count[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} jitter_key:k2|count[2] {} } { 0.000ns 1.091ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.119 ns" { key[1] jitter_key:k2|count[16]~62 jitter_key:k2|count[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.119 ns" { key[1] {} key[1]~combout {} jitter_key:k2|count[16]~62 {} jitter_key:k2|count[2] {} } { 0.000ns 0.000ns 5.585ns 0.744ns } { 0.000ns 0.842ns 0.438ns 0.510ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl jitter_key:k2|count[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} jitter_key:k2|count[2] {} } { 0.000ns 1.091ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk b\[7\] vga_dds:vga_dds\|hcnt\[21\] 12.924 ns register " "Info: tco from clock \"clk\" to destination pin \"b\[7\]\" through register \"vga_dds:vga_dds\|hcnt\[21\]\" is 12.924 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll:pll\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"clk\" and output clock \"pll:pll\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 3 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 source 2.657 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to source register is 2.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 203 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 203; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.657 ns vga_dds:vga_dds\|hcnt\[21\] 3 REG LCFF_X45_Y18_N11 3 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X45_Y18_N11; Fanout = 3; REG Node = 'vga_dds:vga_dds\|hcnt\[21\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl vga_dds:vga_dds|hcnt[21] } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.21 % ) " "Info: Total cell delay = 0.537 ns ( 20.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.120 ns ( 79.79 % ) " "Info: Total interconnect delay = 2.120 ns ( 79.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_dds:vga_dds|hcnt[21] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_dds:vga_dds|hcnt[21] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 43 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.375 ns + Longest register pin " "Info: + Longest register to pin delay is 12.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_dds:vga_dds\|hcnt\[21\] 1 REG LCFF_X45_Y18_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y18_N11; Fanout = 3; REG Node = 'vga_dds:vga_dds\|hcnt\[21\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_dds:vga_dds|hcnt[21] } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.371 ns) 1.082 ns vga_dds:vga_dds\|Equal1~3 2 COMB LCCOMB_X46_Y18_N16 1 " "Info: 2: + IC(0.711 ns) + CELL(0.371 ns) = 1.082 ns; Loc. = LCCOMB_X46_Y18_N16; Fanout = 1; COMB Node = 'vga_dds:vga_dds\|Equal1~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { vga_dds:vga_dds|hcnt[21] vga_dds:vga_dds|Equal1~3 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.408 ns) 2.471 ns vga_dds:vga_dds\|Equal1~4 3 COMB LCCOMB_X44_Y19_N24 2 " "Info: 3: + IC(0.981 ns) + CELL(0.408 ns) = 2.471 ns; Loc. = LCCOMB_X44_Y19_N24; Fanout = 2; COMB Node = 'vga_dds:vga_dds\|Equal1~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.389 ns" { vga_dds:vga_dds|Equal1~3 vga_dds:vga_dds|Equal1~4 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.406 ns) 3.147 ns vga_dds:vga_dds\|Equal1~7 4 COMB LCCOMB_X44_Y19_N28 3 " "Info: 4: + IC(0.270 ns) + CELL(0.406 ns) = 3.147 ns; Loc. = LCCOMB_X44_Y19_N28; Fanout = 3; COMB Node = 'vga_dds:vga_dds\|Equal1~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { vga_dds:vga_dds|Equal1~4 vga_dds:vga_dds|Equal1~7 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 3.553 ns vga_dds:vga_dds\|LessThan3~2 5 COMB LCCOMB_X44_Y19_N26 2 " "Info: 5: + IC(0.256 ns) + CELL(0.150 ns) = 3.553 ns; Loc. = LCCOMB_X44_Y19_N26; Fanout = 2; COMB Node = 'vga_dds:vga_dds\|LessThan3~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { vga_dds:vga_dds|Equal1~7 vga_dds:vga_dds|LessThan3~2 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.479 ns) + CELL(0.438 ns) 4.470 ns vga_dds:vga_dds\|rgb30\[9\]~30 6 COMB LCCOMB_X43_Y19_N6 1 " "Info: 6: + IC(0.479 ns) + CELL(0.438 ns) = 4.470 ns; Loc. = LCCOMB_X43_Y19_N6; Fanout = 1; COMB Node = 'vga_dds:vga_dds\|rgb30\[9\]~30'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { vga_dds:vga_dds|LessThan3~2 vga_dds:vga_dds|rgb30[9]~30 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.436 ns) 5.876 ns vga_dds:vga_dds\|rgb30\[9\]~31 7 COMB LCCOMB_X41_Y17_N26 2 " "Info: 7: + IC(0.970 ns) + CELL(0.436 ns) = 5.876 ns; Loc. = LCCOMB_X41_Y17_N26; Fanout = 2; COMB Node = 'vga_dds:vga_dds\|rgb30\[9\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { vga_dds:vga_dds|rgb30[9]~30 vga_dds:vga_dds|rgb30[9]~31 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.393 ns) 6.941 ns vga_dds:vga_dds\|rgb30\[20\]~44 8 COMB LCCOMB_X44_Y17_N26 29 " "Info: 8: + IC(0.672 ns) + CELL(0.393 ns) = 6.941 ns; Loc. = LCCOMB_X44_Y17_N26; Fanout = 29; COMB Node = 'vga_dds:vga_dds\|rgb30\[20\]~44'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { vga_dds:vga_dds|rgb30[9]~31 vga_dds:vga_dds|rgb30[20]~44 } "NODE_NAME" } } { "vga_dds.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/vga_dds.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.636 ns) + CELL(2.798 ns) 12.375 ns b\[7\] 9 PIN PIN_B11 0 " "Info: 9: + IC(2.636 ns) + CELL(2.798 ns) = 12.375 ns; Loc. = PIN_B11; Fanout = 0; PIN Node = 'b\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.434 ns" { vga_dds:vga_dds|rgb30[20]~44 b[7] } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.400 ns ( 43.64 % ) " "Info: Total cell delay = 5.400 ns ( 43.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.975 ns ( 56.36 % ) " "Info: Total interconnect delay = 6.975 ns ( 56.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.375 ns" { vga_dds:vga_dds|hcnt[21] vga_dds:vga_dds|Equal1~3 vga_dds:vga_dds|Equal1~4 vga_dds:vga_dds|Equal1~7 vga_dds:vga_dds|LessThan3~2 vga_dds:vga_dds|rgb30[9]~30 vga_dds:vga_dds|rgb30[9]~31 vga_dds:vga_dds|rgb30[20]~44 b[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.375 ns" { vga_dds:vga_dds|hcnt[21] {} vga_dds:vga_dds|Equal1~3 {} vga_dds:vga_dds|Equal1~4 {} vga_dds:vga_dds|Equal1~7 {} vga_dds:vga_dds|LessThan3~2 {} vga_dds:vga_dds|rgb30[9]~30 {} vga_dds:vga_dds|rgb30[9]~31 {} vga_dds:vga_dds|rgb30[20]~44 {} b[7] {} } { 0.000ns 0.711ns 0.981ns 0.270ns 0.256ns 0.479ns 0.970ns 0.672ns 2.636ns } { 0.000ns 0.371ns 0.408ns 0.406ns 0.150ns 0.438ns 0.436ns 0.393ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl vga_dds:vga_dds|hcnt[21] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} vga_dds:vga_dds|hcnt[21] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.375 ns" { vga_dds:vga_dds|hcnt[21] vga_dds:vga_dds|Equal1~3 vga_dds:vga_dds|Equal1~4 vga_dds:vga_dds|Equal1~7 vga_dds:vga_dds|LessThan3~2 vga_dds:vga_dds|rgb30[9]~30 vga_dds:vga_dds|rgb30[9]~31 vga_dds:vga_dds|rgb30[20]~44 b[7] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.375 ns" { vga_dds:vga_dds|hcnt[21] {} vga_dds:vga_dds|Equal1~3 {} vga_dds:vga_dds|Equal1~4 {} vga_dds:vga_dds|Equal1~7 {} vga_dds:vga_dds|LessThan3~2 {} vga_dds:vga_dds|rgb30[9]~30 {} vga_dds:vga_dds|rgb30[9]~31 {} vga_dds:vga_dds|rgb30[20]~44 {} b[7] {} } { 0.000ns 0.711ns 0.981ns 0.270ns 0.256ns 0.479ns 0.970ns 0.672ns 2.636ns } { 0.000ns 0.371ns 0.408ns 0.406ns 0.150ns 0.438ns 0.436ns 0.393ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "jitter_key:k1\|state key\[0\] clk -5.688 ns register " "Info: th for register \"jitter_key:k1\|state\" (data pin = \"key\[0\]\", clock pin = \"clk\") is -5.688 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll:pll\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"clk\" and output clock \"pll:pll\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 3 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll\|altpll:altpll_component\|_clk0 destination 2.647 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll\|altpll:altpll_component\|_clk0\" to destination register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 203 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 203; COMB Node = 'pll:pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.647 ns jitter_key:k1\|state 3 REG LCFF_X54_Y23_N3 21 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = LCFF_X54_Y23_N3; Fanout = 21; REG Node = 'jitter_key:k1\|state'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { pll:pll|altpll:altpll_component|_clk0~clkctrl jitter_key:k1|state } "NODE_NAME" } } { "jitter_key.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/jitter_key.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.29 % ) " "Info: Total cell delay = 0.537 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.110 ns ( 79.71 % ) " "Info: Total interconnect delay = 2.110 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl jitter_key:k1|state } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} jitter_key:k1|state {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "jitter_key.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/jitter_key.v" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.243 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.243 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns key\[0\] 1 PIN PIN_G26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 3; PIN Node = 'key\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[0] } "NODE_NAME" } } { "top.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/top.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.147 ns) + CELL(0.150 ns) 6.159 ns jitter_key:k1\|state~4 2 COMB LCCOMB_X54_Y23_N2 1 " "Info: 2: + IC(5.147 ns) + CELL(0.150 ns) = 6.159 ns; Loc. = LCCOMB_X54_Y23_N2; Fanout = 1; COMB Node = 'jitter_key:k1\|state~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.297 ns" { key[0] jitter_key:k1|state~4 } "NODE_NAME" } } { "jitter_key.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/jitter_key.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.243 ns jitter_key:k1\|state 3 REG LCFF_X54_Y23_N3 21 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.243 ns; Loc. = LCFF_X54_Y23_N3; Fanout = 21; REG Node = 'jitter_key:k1\|state'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { jitter_key:k1|state~4 jitter_key:k1|state } "NODE_NAME" } } { "jitter_key.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga_dds/jitter_key.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.096 ns ( 17.56 % ) " "Info: Total cell delay = 1.096 ns ( 17.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.147 ns ( 82.44 % ) " "Info: Total interconnect delay = 5.147 ns ( 82.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.243 ns" { key[0] jitter_key:k1|state~4 jitter_key:k1|state } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.243 ns" { key[0] {} key[0]~combout {} jitter_key:k1|state~4 {} jitter_key:k1|state {} } { 0.000ns 0.000ns 5.147ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { pll:pll|altpll:altpll_component|_clk0 pll:pll|altpll:altpll_component|_clk0~clkctrl jitter_key:k1|state } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { pll:pll|altpll:altpll_component|_clk0 {} pll:pll|altpll:altpll_component|_clk0~clkctrl {} jitter_key:k1|state {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.243 ns" { key[0] jitter_key:k1|state~4 jitter_key:k1|state } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.243 ns" { key[0] {} key[0]~combout {} jitter_key:k1|state~4 {} jitter_key:k1|state {} } { 0.000ns 0.000ns 5.147ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 24 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 08 11:28:33 2017 " "Info: Processing ended: Sat Apr 08 11:28:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 08 11:28:34 2017 " "Info: Processing started: Sat Apr 08 11:28:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off vga -c vga " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "vga.vo vga_v.sdo D:/ZXOPEN2017/DE2/class/vga_dds/simulation/modelsim/ simulation " "Info: Generated files \"vga.vo\" and \"vga_v.sdo\" in directory \"D:/ZXOPEN2017/DE2/class/vga_dds/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 08 11:28:35 2017 " "Info: Processing ended: Sat Apr 08 11:28:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 161 s " "Info: Quartus II Full Compilation was successful. 0 errors, 161 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
