
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104671                       # Number of seconds simulated
sim_ticks                                104670728397                       # Number of ticks simulated
final_tick                               631664625675                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 126914                       # Simulator instruction rate (inst/s)
host_op_rate                                   160126                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6054151                       # Simulator tick rate (ticks/s)
host_mem_usage                               16885396                       # Number of bytes of host memory used
host_seconds                                 17289.09                       # Real time elapsed on the host
sim_insts                                  2194234469                       # Number of instructions simulated
sim_ops                                    2768438363                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      9314176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      6389376                       # Number of bytes read from this memory
system.physmem.bytes_read::total             15706880                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2680320                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2680320                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        72767                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        49917                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                122710                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           20940                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                20940                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15897                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     88985489                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15897                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     61042625                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               150059909                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15897                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15897                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              31795                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          25607159                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               25607159                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          25607159                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15897                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     88985489                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15897                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     61042625                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              175667068                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               251008942                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21942509                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17780401                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2016835                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8964263                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8285278                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2466068                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91278                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185627544                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121950917                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21942509                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10751346                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26718470                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6172574                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5103893                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11618584                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2015528                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    221562311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.676418                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.047746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       194843841     87.94%     87.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2483623      1.12%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1960156      0.88%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4591495      2.07%     92.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          999502      0.45%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1556415      0.70%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1183146      0.53%     93.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          741640      0.33%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13202493      5.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    221562311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.087417                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.485843                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183524975                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7266702                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26609986                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        89672                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4070970                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3779694                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42048                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149574401                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        75326                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4070970                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184032715                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2337294                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3447337                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26160106                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1513883                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149442026                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        40521                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        278761                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       539083                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       251700                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210242284                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697338468                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697338468                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39546766                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35479                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18935                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4776129                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14546339                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7199692                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       132515                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1601766                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148377105                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35466                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139390929                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       142455                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24762673                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51504985                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2398                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    221562311                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.629127                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.300469                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    161448104     72.87%     72.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25778707     11.63%     84.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12495326      5.64%     90.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8338108      3.76%     93.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7725370      3.49%     97.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2591859      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2676731      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       378763      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129343      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    221562311                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400160     59.25%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        137670     20.38%     79.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137582     20.37%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117088693     84.00%     84.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2113991      1.52%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13027389      9.35%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7144322      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139390929                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.555323                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             675412                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004845                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    501162034                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173175726                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135810588                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140066341                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       350993                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3312402                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1040                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          482                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       173966                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4070970                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1511893                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        97989                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148412571                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10240                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14546339                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7199692                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18932                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         82833                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          482                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1099755                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1139866                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2239621                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136846909                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12578048                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2544018                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19721138                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19404117                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7143090                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.545187                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135811303                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135810588                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80455338                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        222072803                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.541059                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362293                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25604339                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2018410                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    217491341                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.564663                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.369357                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    165922726     76.29%     76.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24270661     11.16%     87.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10598278      4.87%     92.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6017286      2.77%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4359018      2.00%     97.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1708781      0.79%     97.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1325744      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954909      0.44%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2333938      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    217491341                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2333938                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           363571125                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300898488                       # The number of ROB writes
system.switch_cpus0.timesIdled                3022698                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               29446631                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.510089                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.510089                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.398392                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.398392                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616419988                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189167892                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138111472                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               251008942                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19859512                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16235699                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1933731                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8130134                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7792664                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2035408                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87213                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    191253954                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             111593612                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19859512                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9828072                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23244618                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5370741                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6927279                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11716317                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1935255                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    224830500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.608620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.949958                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       201585882     89.66%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1115808      0.50%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1701878      0.76%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2325753      1.03%     91.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2386536      1.06%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1996050      0.89%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1132914      0.50%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1669796      0.74%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10915883      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    224830500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.079119                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.444580                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       189045829                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      9154360                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23181064                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        44836                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3404409                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3278379                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     136716852                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1324                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3404409                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       189583161                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1710865                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6084977                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22698890                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1348196                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     136633489                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2074                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        311673                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       533975                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         2041                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    189876055                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    635905333                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    635905333                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    164070070                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25805985                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37624                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21607                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3911860                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12971506                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7114914                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       126002                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1580979                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         136448084                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37611                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        129401555                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25567                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15556793                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36957611                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5575                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    224830500                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.575552                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.265336                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    170080819     75.65%     75.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22346837      9.94%     85.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11548906      5.14%     90.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8682433      3.86%     94.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6748655      3.00%     97.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2714876      1.21%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1725347      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       872491      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       110136      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    224830500                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          23212     10.14%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         84367     36.84%     46.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       121412     53.02%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    108408959     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2007529      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16017      0.01%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11908285      9.20%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7060765      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     129401555                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.515526                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             228991                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001770                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    483888168                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    152042821                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    127458928                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     129630546                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       302544                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2144391                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          333                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       175067                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           78                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3404409                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1421822                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       128565                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    136485695                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        62615                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12971506                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7114914                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21593                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         91910                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          333                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1125838                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1101123                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2226961                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    127642058                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11227714                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1759497                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18286860                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18041281                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7059146                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.508516                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             127459104                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            127458928                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         73368615                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        196520382                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.507786                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373338                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     96088351                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    118096512                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18390291                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32036                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1965489                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    221426091                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533345                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.382143                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    173120141     78.18%     78.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23829795     10.76%     88.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9045498      4.09%     93.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4365605      1.97%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3628236      1.64%     96.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2159956      0.98%     97.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1819673      0.82%     98.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       809352      0.37%     98.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2647835      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    221426091                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     96088351                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     118096512                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17766962                       # Number of memory references committed
system.switch_cpus1.commit.loads             10827115                       # Number of loads committed
system.switch_cpus1.commit.membars              16018                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16937659                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106448135                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2409655                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2647835                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           355265059                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          276378237                       # The number of ROB writes
system.switch_cpus1.timesIdled                2985533                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               26178442                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           96088351                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            118096512                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     96088351                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.612272                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.612272                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.382808                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.382808                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       575292015                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      176854004                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      127251101                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32036                       # number of misc regfile writes
system.l2.replacements                         144471                       # number of replacements
system.l2.tagsinuse                        255.999243                       # Cycle average of tags in use
system.l2.total_refs                             1828                       # Total number of references to valid blocks.
system.l2.sampled_refs                         144727                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.012631                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            43.148323                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.017121                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    117.836873                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.020140                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     94.789806                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data              0.096606                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data              0.090374                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.168548                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000067                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.460300                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000079                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.370273                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.000377                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.000353                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999997                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data          581                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          780                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    1361                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            22227                       # number of Writeback hits
system.l2.Writeback_hits::total                 22227                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data          581                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          780                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1361                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data          581                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          780                       # number of overall hits
system.l2.overall_hits::total                    1361                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        72767                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        49913                       # number of ReadReq misses
system.l2.ReadReq_misses::total                122706                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        72767                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        49917                       # number of demand (read+write) misses
system.l2.demand_misses::total                 122710                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        72767                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        49917                       # number of overall misses
system.l2.overall_misses::total                122710                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2015690                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data  12055060175                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2051989                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   8237460959                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     20296588813                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       674378                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        674378                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2015690                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  12055060175                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2051989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   8238135337                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20297263191                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2015690                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  12055060175                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2051989                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   8238135337                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20297263191                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73348                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        50693                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              124067                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        22227                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             22227                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 4                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73348                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        50697                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               124071                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73348                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        50697                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              124071                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.992079                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.984613                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.989030                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.992079                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.984614                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.989030                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.992079                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.984614                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.989030                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 155053.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165666.582036                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 157845.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 165036.382486                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 165408.283319                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 168594.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 168594.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 155053.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165666.582036                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 157845.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 165036.667608                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 165408.387181                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 155053.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165666.582036                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 157845.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 165036.667608                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 165408.387181                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                20940                       # number of writebacks
system.l2.writebacks::total                     20940                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        72767                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        49913                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           122706                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        72767                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        49917                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            122710                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        72767                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        49917                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           122710                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1258622                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   7815225370                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1294709                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   5329022285                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  13146800986                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       440693                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       440693                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1258622                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   7815225370                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1294709                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   5329462978                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13147241679                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1258622                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   7815225370                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1294709                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   5329462978                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13147241679                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.992079                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.984613                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.989030                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.992079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.984614                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.989030                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.992079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.984614                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.989030                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 96817.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107400.681215                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        99593                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106766.218921                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 107140.653155                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 110173.250000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 110173.250000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 96817.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107400.681215                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        99593                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106766.491937                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107140.752009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 96817.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107400.681215                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        99593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106766.491937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107140.752009                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996659                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011626193                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060338.478615                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996659                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11618569                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11618569                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11618569                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11618569                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11618569                       # number of overall hits
system.cpu0.icache.overall_hits::total       11618569                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2514919                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2514919                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2514919                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2514919                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2514919                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2514919                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11618584                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11618584                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11618584                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11618584                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11618584                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11618584                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 167661.266667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 167661.266667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 167661.266667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 167661.266667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 167661.266667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 167661.266667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2123590                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2123590                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2123590                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2123590                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2123590                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2123590                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 163353.076923                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 163353.076923                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 163353.076923                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 163353.076923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 163353.076923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 163353.076923                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73348                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179484998                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73604                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2438.522336                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.005913                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.994087                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902367                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097633                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9421717                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9421717                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18688                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18688                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16414375                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16414375                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16414375                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16414375                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       180681                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       180681                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       180681                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        180681                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       180681                       # number of overall misses
system.cpu0.dcache.overall_misses::total       180681                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  33580797781                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  33580797781                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  33580797781                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  33580797781                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  33580797781                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  33580797781                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9602398                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9602398                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18688                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18688                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16595056                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16595056                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16595056                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16595056                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018816                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018816                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010888                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010888                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010888                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010888                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 185856.829335                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 185856.829335                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 185856.829335                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 185856.829335                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 185856.829335                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 185856.829335                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7256                       # number of writebacks
system.cpu0.dcache.writebacks::total             7256                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107333                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107333                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107333                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107333                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107333                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107333                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73348                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73348                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73348                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73348                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73348                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73348                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  12715513011                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  12715513011                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  12715513011                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  12715513011                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  12715513011                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  12715513011                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007639                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007639                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004420                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004420                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004420                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004420                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 173358.687503                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 173358.687503                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 173358.687503                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 173358.687503                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 173358.687503                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 173358.687503                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.996741                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009870033                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2048417.916836                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996741                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790059                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11716299                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11716299                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11716299                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11716299                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11716299                       # number of overall hits
system.cpu1.icache.overall_hits::total       11716299                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2962415                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2962415                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2962415                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2962415                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2962415                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2962415                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11716317                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11716317                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11716317                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11716317                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11716317                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11716317                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 164578.611111                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 164578.611111                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 164578.611111                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 164578.611111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 164578.611111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 164578.611111                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2160548                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2160548                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2160548                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2160548                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2160548                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2160548                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       166196                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       166196                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       166196                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       166196                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       166196                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       166196                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50697                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170939414                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50953                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3354.844936                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.202831                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.797169                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910949                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089051                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8239824                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8239824                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6904026                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6904026                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16841                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16841                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16018                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16018                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15143850                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15143850                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15143850                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15143850                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       143518                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       143518                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2810                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2810                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       146328                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        146328                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       146328                       # number of overall misses
system.cpu1.dcache.overall_misses::total       146328                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  26945879212                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  26945879212                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    412486994                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    412486994                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  27358366206                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  27358366206                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  27358366206                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  27358366206                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8383342                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8383342                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6906836                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6906836                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16841                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16841                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16018                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16018                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15290178                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15290178                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15290178                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15290178                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017119                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017119                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000407                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000407                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009570                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009570                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009570                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009570                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 187752.610906                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 187752.610906                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 146792.524555                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 146792.524555                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 186966.036616                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 186966.036616                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 186966.036616                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 186966.036616                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       828526                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 103565.750000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        14971                       # number of writebacks
system.cpu1.dcache.writebacks::total            14971                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        92825                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        92825                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2806                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2806                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        95631                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        95631                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        95631                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        95631                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        50693                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        50693                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50697                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50697                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50697                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50697                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8728656733                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8728656733                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       707578                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       707578                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8729364311                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8729364311                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8729364311                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8729364311                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006047                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006047                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003316                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003316                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003316                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003316                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 172186.627996                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 172186.627996                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 176894.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 176894.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 172186.999448                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 172186.999448                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 172186.999448                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 172186.999448                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
