#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x555e7ee9d0d0 .scope module, "SRAM" "SRAM" 2 13;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 1 "data_rden"
    .port_info 3 /INPUT 1 "data_wren"
    .port_info 4 /INPUT 16 "data_in"
    .port_info 5 /OUTPUT 16 "data_out"
    .port_info 6 /INPUT 5 "addr_in"
    .port_info 7 /INPUT 5 "addr_out"
    .port_info 8 /OUTPUT 1 "sram_full"
P_0x555e7ee9d250 .param/l "DATA_SIZE" 0 2 14, +C4<00000000000000000000000000010000>;
P_0x555e7ee9d290 .param/l "SRAM_DEPTH" 0 2 16, +C4<00000000000000000000000000100000>;
P_0x555e7ee9d2d0 .param/l "SRAM_DEPTH_LOG2" 0 2 15, +C4<00000000000000000000000000000101>;
o0x7f3875a23018 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x555e7eec2f10_0 .net "addr_in", 4 0, o0x7f3875a23018;  0 drivers
o0x7f3875a23048 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x555e7eee9370_0 .net "addr_out", 4 0, o0x7f3875a23048;  0 drivers
o0x7f3875a23078 .functor BUFZ 1, C4<z>; HiZ drive
v0x555e7eee9450_0 .net "clock", 0 0, o0x7f3875a23078;  0 drivers
o0x7f3875a230a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x555e7eee9520_0 .net "data_in", 15 0, o0x7f3875a230a8;  0 drivers
v0x555e7eee9600_0 .var "data_out", 15 0;
o0x7f3875a23108 .functor BUFZ 1, C4<z>; HiZ drive
v0x555e7eee9730_0 .net "data_rden", 0 0, o0x7f3875a23108;  0 drivers
o0x7f3875a23138 .functor BUFZ 1, C4<z>; HiZ drive
v0x555e7eee97f0_0 .net "data_wren", 0 0, o0x7f3875a23138;  0 drivers
v0x555e7eee98b0_0 .var/i "i", 31 0;
v0x555e7eee9990_0 .var/i "idx", 31 0;
v0x555e7eee9a70 .array "memory", 0 31, 15 0;
o0x7f3875a231c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555e7eee9b30_0 .net "reset_n", 0 0, o0x7f3875a231c8;  0 drivers
v0x555e7eee9bf0_0 .net "sram_full", 0 0, L_0x555e7eee9dd0;  1 drivers
E_0x555e7eeae6e0/0 .event negedge, v0x555e7eee9b30_0;
E_0x555e7eeae6e0/1 .event posedge, v0x555e7eee9450_0;
E_0x555e7eeae6e0 .event/or E_0x555e7eeae6e0/0, E_0x555e7eeae6e0/1;
L_0x555e7eee9dd0 .reduce/and o0x7f3875a23018;
    .scope S_0x555e7ee9d0d0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555e7eee98b0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x555e7ee9d0d0;
T_1 ;
    %delay 150, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555e7eee9990_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x555e7eee9990_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %vpi_call 2 50 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x555e7eee9a70, v0x555e7eee9990_0 > {0 0 0};
    %load/vec4 v0x555e7eee9990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555e7eee9990_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x555e7ee9d0d0;
T_2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555e7eee9600_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555e7eee98b0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x555e7eee98b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x555e7eee98b0_0;
    %store/vec4a v0x555e7eee9a70, 4, 0;
    %load/vec4 v0x555e7eee98b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555e7eee98b0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x555e7ee9d0d0;
T_3 ;
    %wait E_0x555e7eeae6e0;
    %load/vec4 v0x555e7eee9b30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555e7eee9600_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555e7eee98b0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x555e7eee98b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x555e7eee98b0_0;
    %store/vec4a v0x555e7eee9a70, 4, 0;
    %load/vec4 v0x555e7eee98b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555e7eee98b0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x555e7eee97f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x555e7eee9520_0;
    %load/vec4 v0x555e7eec2f10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e7eee9a70, 0, 4;
T_3.4 ;
    %load/vec4 v0x555e7eee9730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x555e7eee9370_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555e7eee9a70, 4;
    %assign/vec4 v0x555e7eee9600_0, 0;
T_3.6 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "SRAM.v";
