#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Dec  4 20:59:52 2017
# Process ID: 16069
# Current directory: /home/yamaguchi/CPU-Adelie/koara/koara.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/yamaguchi/CPU-Adelie/koara/koara.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/yamaguchi/CPU-Adelie/koara/koara.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 107 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_1/design_1_axi_uartlite_0_1_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_1/design_1_axi_uartlite_0_1_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_1/design_1_axi_uartlite_0_1.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_1/design_1_axi_uartlite_0_1.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1863.750 ; gain = 346.500 ; free physical = 8790 ; free virtual = 27919
Finished Parsing XDC File [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/ip/design_1_system_ila1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila1/inst/ila_lib/inst'
Finished Parsing XDC File [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/ip/design_1_system_ila1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila1/inst/ila_lib/inst'
Parsing XDC File [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:1]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:2]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/core_top_0/inst/write_status__0[0]'. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/core_top_0/inst/write_status__0[1]'. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/core_top_0/inst/write_status__0[2]'. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/core_top_0/inst/write_status__0[3]'. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/core_top_0/inst/write_status__0[4]'. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/core_top_0/inst/write_status__0[5]'. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/core_top_0/inst/write_status__0[6]'. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:4]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/core_top_0/inst/read_status__0[0]'. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/core_top_0/inst/read_status__0[1]'. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/core_top_0/inst/read_status__0[2]'. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/core_top_0/inst/read_status__0[3]'. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/core_top_0/inst/read_status__0[4]'. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/core_top_0/inst/read_status__0[5]'. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/core_top_0/inst/read_status__0[6]'. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:5]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_clk_out1'. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:640]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:640]
Finished Parsing XDC File [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 107 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 100 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 2 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 2 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances

link_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1869.754 ; gain = 866.875 ; free physical = 8789 ; free virtual = 27910
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1223] The version limit for your license is '2017.03' and will expire in -248 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1909.773 ; gain = 32.020 ; free physical = 8783 ; free virtual = 27904
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:2.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:2.0", from Vivado IP cache entry "5884a648305e2d65".
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "116b334242c55c5b".
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2159.270 ; gain = 0.000 ; free physical = 8401 ; free virtual = 27586
Phase 1 Generate And Synthesize Debug Cores | Checksum: 15beb2d78

Time (s): cpu = 00:01:17 ; elapsed = 00:01:05 . Memory (MB): peak = 2159.270 ; gain = 240.500 ; free physical = 8401 ; free virtual = 27586
Implement Debug Cores | Checksum: 19a780629
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 11 inverter(s) to 2588 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 240a9172c

Time (s): cpu = 00:01:42 ; elapsed = 00:01:18 . Memory (MB): peak = 2268.270 ; gain = 349.500 ; free physical = 8343 ; free virtual = 27528

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 115 cells.
Phase 3 Constant propagation | Checksum: 1b52b8ec6

Time (s): cpu = 00:01:46 ; elapsed = 00:01:21 . Memory (MB): peak = 2268.270 ; gain = 349.500 ; free physical = 8339 ; free virtual = 27524

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 2395 unconnected nets.
INFO: [Opt 31-11] Eliminated 211 unconnected cells.
Phase 4 Sweep | Checksum: 251b22848

Time (s): cpu = 00:01:49 ; elapsed = 00:01:24 . Memory (MB): peak = 2268.270 ; gain = 349.500 ; free physical = 8339 ; free virtual = 27524

Phase 5 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 5 BUFG optimization | Checksum: 184ff3177

Time (s): cpu = 00:01:54 ; elapsed = 00:01:30 . Memory (MB): peak = 2268.270 ; gain = 349.500 ; free physical = 8337 ; free virtual = 27522

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2268.270 ; gain = 0.000 ; free physical = 8337 ; free virtual = 27522
Ending Logic Optimization Task | Checksum: 184ff3177

Time (s): cpu = 00:01:55 ; elapsed = 00:01:30 . Memory (MB): peak = 2268.270 ; gain = 349.500 ; free physical = 8337 ; free virtual = 27522

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 500 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 10 newly gated: 385 Total Ports: 1000
Ending PowerOpt Patch Enables Task | Checksum: 1f7a672ca

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3046.281 ; gain = 0.000 ; free physical = 7584 ; free virtual = 26769
Ending Power Optimization Task | Checksum: 1f7a672ca

Time (s): cpu = 00:01:10 ; elapsed = 00:00:40 . Memory (MB): peak = 3046.281 ; gain = 778.012 ; free physical = 7584 ; free virtual = 26769
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 15 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:22 ; elapsed = 00:02:15 . Memory (MB): peak = 3046.281 ; gain = 1176.523 ; free physical = 7584 ; free virtual = 26769
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3046.281 ; gain = 0.000 ; free physical = 7581 ; free virtual = 26770
INFO: [Common 17-1381] The checkpoint '/home/yamaguchi/CPU-Adelie/koara/koara.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3046.281 ; gain = 0.000 ; free physical = 7569 ; free virtual = 26769
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yamaguchi/CPU-Adelie/koara/koara.runs/impl_1/design_1_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1223] The version limit for your license is '2017.03' and will expire in -248 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3046.281 ; gain = 0.000 ; free physical = 7565 ; free virtual = 26764
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3046.281 ; gain = 0.000 ; free physical = 7560 ; free virtual = 26760

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bd9a6083

Time (s): cpu = 00:01:11 ; elapsed = 00:00:49 . Memory (MB): peak = 3210.332 ; gain = 164.051 ; free physical = 7429 ; free virtual = 26628

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: e20feaa6

Time (s): cpu = 00:01:35 ; elapsed = 00:01:01 . Memory (MB): peak = 3210.332 ; gain = 164.051 ; free physical = 7427 ; free virtual = 26626

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: e20feaa6

Time (s): cpu = 00:01:35 ; elapsed = 00:01:01 . Memory (MB): peak = 3210.332 ; gain = 164.051 ; free physical = 7424 ; free virtual = 26624
Phase 1 Placer Initialization | Checksum: e20feaa6

Time (s): cpu = 00:01:35 ; elapsed = 00:01:02 . Memory (MB): peak = 3210.332 ; gain = 164.051 ; free physical = 7424 ; free virtual = 26624

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: d87f3189

Time (s): cpu = 00:02:28 ; elapsed = 00:01:32 . Memory (MB): peak = 3234.340 ; gain = 188.059 ; free physical = 7413 ; free virtual = 26612

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d87f3189

Time (s): cpu = 00:02:29 ; elapsed = 00:01:32 . Memory (MB): peak = 3234.340 ; gain = 188.059 ; free physical = 7413 ; free virtual = 26612

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13002319b

Time (s): cpu = 00:02:38 ; elapsed = 00:01:38 . Memory (MB): peak = 3234.340 ; gain = 188.059 ; free physical = 7413 ; free virtual = 26612

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f4d854eb

Time (s): cpu = 00:02:39 ; elapsed = 00:01:38 . Memory (MB): peak = 3234.340 ; gain = 188.059 ; free physical = 7413 ; free virtual = 26612

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14ab44bd5

Time (s): cpu = 00:02:39 ; elapsed = 00:01:38 . Memory (MB): peak = 3234.340 ; gain = 188.059 ; free physical = 7413 ; free virtual = 26612

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: c39d7efb

Time (s): cpu = 00:02:41 ; elapsed = 00:01:40 . Memory (MB): peak = 3234.340 ; gain = 188.059 ; free physical = 7412 ; free virtual = 26612

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: c39d7efb

Time (s): cpu = 00:02:41 ; elapsed = 00:01:40 . Memory (MB): peak = 3234.340 ; gain = 188.059 ; free physical = 7412 ; free virtual = 26612

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 669aa6f4

Time (s): cpu = 00:03:04 ; elapsed = 00:01:50 . Memory (MB): peak = 3234.340 ; gain = 188.059 ; free physical = 7410 ; free virtual = 26610

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: f1eb8b55

Time (s): cpu = 00:03:06 ; elapsed = 00:01:51 . Memory (MB): peak = 3234.340 ; gain = 188.059 ; free physical = 7410 ; free virtual = 26610

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: f1eb8b55

Time (s): cpu = 00:03:06 ; elapsed = 00:01:52 . Memory (MB): peak = 3234.340 ; gain = 188.059 ; free physical = 7407 ; free virtual = 26606
Phase 3 Detail Placement | Checksum: f1eb8b55

Time (s): cpu = 00:03:07 ; elapsed = 00:01:52 . Memory (MB): peak = 3234.340 ; gain = 188.059 ; free physical = 7407 ; free virtual = 26606

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.163. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f352483b

Time (s): cpu = 00:03:51 ; elapsed = 00:02:09 . Memory (MB): peak = 3234.340 ; gain = 188.059 ; free physical = 7387 ; free virtual = 26587
Phase 4.1 Post Commit Optimization | Checksum: 1f352483b

Time (s): cpu = 00:03:52 ; elapsed = 00:02:10 . Memory (MB): peak = 3234.340 ; gain = 188.059 ; free physical = 7387 ; free virtual = 26587

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f352483b

Time (s): cpu = 00:03:53 ; elapsed = 00:02:10 . Memory (MB): peak = 3234.340 ; gain = 188.059 ; free physical = 7387 ; free virtual = 26587

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2739f238b

Time (s): cpu = 00:03:56 ; elapsed = 00:02:13 . Memory (MB): peak = 3234.340 ; gain = 188.059 ; free physical = 7384 ; free virtual = 26584

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2d2ba3ed8

Time (s): cpu = 00:03:56 ; elapsed = 00:02:13 . Memory (MB): peak = 3234.340 ; gain = 188.059 ; free physical = 7384 ; free virtual = 26584
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2d2ba3ed8

Time (s): cpu = 00:03:57 ; elapsed = 00:02:14 . Memory (MB): peak = 3234.340 ; gain = 188.059 ; free physical = 7384 ; free virtual = 26584
Ending Placer Task | Checksum: 204c93f63

Time (s): cpu = 00:03:57 ; elapsed = 00:02:14 . Memory (MB): peak = 3234.340 ; gain = 188.059 ; free physical = 7384 ; free virtual = 26584
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 15 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:06 ; elapsed = 00:02:17 . Memory (MB): peak = 3234.340 ; gain = 188.059 ; free physical = 7384 ; free virtual = 26584
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3234.340 ; gain = 0.000 ; free physical = 7327 ; free virtual = 26584
INFO: [Common 17-1381] The checkpoint '/home/yamaguchi/CPU-Adelie/koara/koara.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 3234.340 ; gain = 0.000 ; free physical = 7362 ; free virtual = 26582
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3234.340 ; gain = 0.000 ; free physical = 7362 ; free virtual = 26582
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3234.340 ; gain = 0.000 ; free physical = 7361 ; free virtual = 26581
report_control_sets: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3234.340 ; gain = 0.000 ; free physical = 7361 ; free virtual = 26581
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1223] The version limit for your license is '2017.03' and will expire in -248 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: bd9476c5 ConstDB: 0 ShapeSum: c6e7ed4e RouteDB: 804cdb50

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8ce221f8

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 3234.340 ; gain = 0.000 ; free physical = 7307 ; free virtual = 26527

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1b1c45bea

Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 3234.340 ; gain = 0.000 ; free physical = 7307 ; free virtual = 26527

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1b1c45bea

Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 3234.340 ; gain = 0.000 ; free physical = 7306 ; free virtual = 26526

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1b1c45bea

Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 3234.340 ; gain = 0.000 ; free physical = 7306 ; free virtual = 26526

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1b98c60e3

Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 3234.340 ; gain = 0.000 ; free physical = 7224 ; free virtual = 26444

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1ea7377db

Time (s): cpu = 00:02:00 ; elapsed = 00:00:54 . Memory (MB): peak = 3255.230 ; gain = 20.891 ; free physical = 7173 ; free virtual = 26393
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.270  | TNS=0.000  | WHS=-0.150 | THS=-12.023|

Phase 2 Router Initialization | Checksum: 1ff303df9

Time (s): cpu = 00:02:15 ; elapsed = 00:01:00 . Memory (MB): peak = 3255.230 ; gain = 20.891 ; free physical = 7170 ; free virtual = 26390

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d8fbfc52

Time (s): cpu = 00:02:43 ; elapsed = 00:01:08 . Memory (MB): peak = 3347.113 ; gain = 112.773 ; free physical = 7096 ; free virtual = 26316

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9042
 Number of Nodes with overlaps = 661
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 24f7de374

Time (s): cpu = 00:04:14 ; elapsed = 00:01:41 . Memory (MB): peak = 3347.117 ; gain = 112.777 ; free physical = 7084 ; free virtual = 26304
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.235  | TNS=0.000  | WHS=-0.013 | THS=-0.026 |

Phase 4.1 Global Iteration 0 | Checksum: 1c11fa940

Time (s): cpu = 00:04:16 ; elapsed = 00:01:43 . Memory (MB): peak = 3347.117 ; gain = 112.777 ; free physical = 7084 ; free virtual = 26305
Phase 4 Rip-up And Reroute | Checksum: 1c11fa940

Time (s): cpu = 00:04:16 ; elapsed = 00:01:43 . Memory (MB): peak = 3347.117 ; gain = 112.777 ; free physical = 7084 ; free virtual = 26305

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 270b7d816

Time (s): cpu = 00:04:28 ; elapsed = 00:01:49 . Memory (MB): peak = 3347.117 ; gain = 112.777 ; free physical = 7084 ; free virtual = 26305
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.235  | TNS=0.000  | WHS=0.004  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 270b7d816

Time (s): cpu = 00:04:29 ; elapsed = 00:01:49 . Memory (MB): peak = 3347.117 ; gain = 112.777 ; free physical = 7084 ; free virtual = 26305

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 270b7d816

Time (s): cpu = 00:04:29 ; elapsed = 00:01:50 . Memory (MB): peak = 3347.117 ; gain = 112.777 ; free physical = 7084 ; free virtual = 26305
Phase 5 Delay and Skew Optimization | Checksum: 270b7d816

Time (s): cpu = 00:04:29 ; elapsed = 00:01:50 . Memory (MB): peak = 3347.117 ; gain = 112.777 ; free physical = 7084 ; free virtual = 26305

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 198e125a8

Time (s): cpu = 00:04:41 ; elapsed = 00:01:56 . Memory (MB): peak = 3347.117 ; gain = 112.777 ; free physical = 7084 ; free virtual = 26305
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.235  | TNS=0.000  | WHS=0.004  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1aa734f0f

Time (s): cpu = 00:04:41 ; elapsed = 00:01:56 . Memory (MB): peak = 3347.117 ; gain = 112.777 ; free physical = 7084 ; free virtual = 26305
Phase 6 Post Hold Fix | Checksum: 1aa734f0f

Time (s): cpu = 00:04:42 ; elapsed = 00:01:56 . Memory (MB): peak = 3347.117 ; gain = 112.777 ; free physical = 7084 ; free virtual = 26305

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.66829 %
  Global Horizontal Routing Utilization  = 3.31049 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 21a94e6d5

Time (s): cpu = 00:04:46 ; elapsed = 00:01:58 . Memory (MB): peak = 3347.117 ; gain = 112.777 ; free physical = 7084 ; free virtual = 26304

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 21a94e6d5

Time (s): cpu = 00:04:46 ; elapsed = 00:01:59 . Memory (MB): peak = 3347.117 ; gain = 112.777 ; free physical = 7084 ; free virtual = 26304

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21a94e6d5

Time (s): cpu = 00:04:49 ; elapsed = 00:02:01 . Memory (MB): peak = 3347.117 ; gain = 112.777 ; free physical = 7081 ; free virtual = 26301

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 23552dad2

Time (s): cpu = 00:05:01 ; elapsed = 00:02:07 . Memory (MB): peak = 3347.117 ; gain = 112.777 ; free physical = 7080 ; free virtual = 26300
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.235  | TNS=0.000  | WHS=0.004  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 23552dad2

Time (s): cpu = 00:05:01 ; elapsed = 00:02:07 . Memory (MB): peak = 3347.117 ; gain = 112.777 ; free physical = 7080 ; free virtual = 26300
WARNING: [Route 35-426] Router was unable to fix hold violation on unroutable pins. The router cannot add routing detours to improve hold time because the pins are part of one or more of the following unroutable types: partition pins, fixed routes and intra-site connections.
Resolution: Run report_timing_summary to analyze the hold violations.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:10 ; elapsed = 00:02:12 . Memory (MB): peak = 3347.117 ; gain = 112.777 ; free physical = 7074 ; free virtual = 26295

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 16 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:18 ; elapsed = 00:02:16 . Memory (MB): peak = 3347.117 ; gain = 112.777 ; free physical = 7074 ; free virtual = 26295
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3355.121 ; gain = 0.004 ; free physical = 6994 ; free virtual = 26296
INFO: [Common 17-1381] The checkpoint '/home/yamaguchi/CPU-Adelie/koara/koara.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3355.121 ; gain = 8.004 ; free physical = 7046 ; free virtual = 26292
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yamaguchi/CPU-Adelie/koara/koara.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3363.125 ; gain = 8.004 ; free physical = 7045 ; free virtual = 26291
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/yamaguchi/CPU-Adelie/koara/koara.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:45 ; elapsed = 00:00:17 . Memory (MB): peak = 3414.121 ; gain = 50.996 ; free physical = 6980 ; free virtual = 26226
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
report_timing_summary: Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 3467.527 ; gain = 53.406 ; free physical = 6931 ; free virtual = 26178
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
87 Infos, 16 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3527.570 ; gain = 60.043 ; free physical = 6819 ; free virtual = 26079
Command: write_bitstream -force -no_partial_bitfile design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1223] The version limit for your license is '2017.03' and will expire in -248 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC 23-20] Rule violation (RTSTAT-10) No routable loads - 35 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/RUNTEST, dbg_hub/inst/TCK, dbg_hub/inst/TMS, dbg_hub/inst/UPDATE_temp_i, dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags[7:0], dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0] (the first 15 of 26 listed).
INFO: [DRC 23-20] Rule violation (AVAL-155) enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/yamaguchi/CPU-Adelie/koara/koara.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Dec  4 21:09:28 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 18 Warnings, 6 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:01 ; elapsed = 00:00:56 . Memory (MB): peak = 3925.547 ; gain = 397.977 ; free physical = 6445 ; free virtual = 25722
INFO: [Common 17-206] Exiting Vivado at Mon Dec  4 21:09:30 2017...
