<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/home/alex/test/450/cpu_tb_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="cpu_tb" />
            <top_module name="numeric_std" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="6" />
   <wvobject fp_name="/cpu_tb/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/rst" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/int" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">int</obj_property>
      <obj_property name="ObjectShortName">int</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/in_port" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">in_port[7:0]</obj_property>
      <obj_property name="ObjectShortName">in_port[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/out_port" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">out_port[7:0]</obj_property>
      <obj_property name="ObjectShortName">out_port[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/clk_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">clk_period</obj_property>
      <obj_property name="ObjectShortName">clk_period</obj_property>
   </wvobject>
</wave_config>
