$date
	Sat Oct 22 20:43:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#713187
b11001 !
1"
#713190
b11001 &
b11001 %
1$
#713191
0"
#713194
b1001100 &
b1001100 %
#713198
b100110 &
b100110 %
#713202
b10011 &
b10011 %
#713206
b111010 &
b111010 %
#713210
b11101 &
b11101 %
#713214
b1011000 &
b1011000 %
#713218
b101100 &
b101100 %
#713222
b10110 &
b10110 %
#713226
b1011 &
b1011 %
#713230
b100010 &
b100010 %
#713234
b10001 &
b10001 %
#713238
b110100 &
b110100 %
#713242
b11010 &
b11010 %
#713246
b1101 &
b1101 %
#713250
b101000 &
b101000 %
#713254
b10100 &
b10100 %
#713258
b1010 &
b1010 %
#713262
b101 &
b101 %
#713266
b10000 &
b10000 %
#713270
b1000 &
b1000 %
#713274
b100 &
b100 %
#713278
b10 &
b10 %
#713282
b1 &
b1 %
1#
#713286
b0 &
0#
b0 %
0$
#1726768
b100 !
1"
#1726770
b100 &
b100 %
1$
#1726771
0"
#1726774
b10 &
b10 %
#1726778
b1 &
b1 %
1#
#1726782
b0 &
0#
b0 %
0$
#2722311
b1100 !
1"
#2722314
b1100 &
b1100 %
1$
#2722315
0"
#2722318
b110 &
b110 %
#2722322
b11 &
b11 %
#2722326
b1010 &
b1010 %
#2722330
b101 &
b101 %
#2722334
b10000 &
b10000 %
#2722338
b1000 &
b1000 %
#2722342
b100 &
b100 %
#2722346
b10 &
b10 %
#2722350
b1 &
1#
b1 %
#2722354
b0 &
b0 %
0#
0$
#4500012
