Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.61 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.61 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.61 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : tri_level_timer.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : tri_level_timer
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : tri_level_timer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file F:/PT-Trilevel/Xilinx/TriLevelSync-original/State_timer.vhd in Library work.
Entity <state_timer> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/TriLevelSync-original/Tilstandsmaskine.vhd in Library work.
WARNING:HDLParsers:533 - F:/PT-Trilevel/Xilinx/TriLevelSync-original/Tilstandsmaskine.vhd Line 29. Default values are ignored in synthesis.
WARNING:HDLParsers:533 - F:/PT-Trilevel/Xilinx/TriLevelSync-original/Tilstandsmaskine.vhd Line 32. Default values are ignored in synthesis.
Entity <tilstandsmaskine> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT-Trilevel/Xilinx/TriLevelSync-original/Tri_level_timer.vhd in Library work.
WARNING:HDLParsers:533 - F:/PT-Trilevel/Xilinx/TriLevelSync-original/Tri_level_timer.vhd Line 53. Default values are ignored in synthesis.
WARNING:HDLParsers:533 - F:/PT-Trilevel/Xilinx/TriLevelSync-original/Tri_level_timer.vhd Line 54. Default values are ignored in synthesis.
WARNING:HDLParsers:533 - F:/PT-Trilevel/Xilinx/TriLevelSync-original/Tri_level_timer.vhd Line 55. Default values are ignored in synthesis.
Entity <tri_level_timer> (Architecture <behavioral>) compiled.

Analyzing Entity <tri_level_timer> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT-Trilevel/Xilinx/TriLevelSync-original/Tri_level_timer.vhd (Line 241). The following signals are missing in the process sensitivity list:
   f, l.
Entity <tri_level_timer> analyzed. Unit <tri_level_timer> generated.

Analyzing Entity <tilstandsmaskine> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT-Trilevel/Xilinx/TriLevelSync-original/Tilstandsmaskine.vhd (Line 44). The following signals are missing in the process sensitivity list:
   cnt_setup.
Entity <tilstandsmaskine> analyzed. Unit <tilstandsmaskine> generated.

Analyzing Entity <state_timer> (Architecture <behavioral>).
Entity <state_timer> analyzed. Unit <state_timer> generated.


Synthesizing Unit <state_timer>.
    Related source file is F:/PT-Trilevel/Xilinx/TriLevelSync-original/State_timer.vhd.
    Found 10-bit down counter for signal <cnt_value>.
    Summary:
	inferred   1 Counter(s).
Unit <state_timer> synthesized.


Synthesizing Unit <tilstandsmaskine>.
    Related source file is F:/PT-Trilevel/Xilinx/TriLevelSync-original/Tilstandsmaskine.vhd.
    Found finite state machine <FSM_0> for signal <state_cond>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 17                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 10-bit latch for signal <cnt_load_value>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_t>.
    Found 2-bit register for signal <command_started>.
    Found 1-bit register for signal <counter_load>.
WARNING:Xst:647 - Input <cnt_setup<9>> is never used.
WARNING:Xst:647 - Input <cnt_setup<8>> is never used.
WARNING:Xst:647 - Input <cnt_setup<7>> is never used.
WARNING:Xst:647 - Input <cnt_setup<6>> is never used.
WARNING:Xst:647 - Input <cnt_setup<5>> is never used.
WARNING:Xst:647 - Input <cnt_setup<4>> is never used.
WARNING:Xst:647 - Input <cnt_setup<3>> is never used.
WARNING:Xst:647 - Input <cnt_setup<2>> is never used.
WARNING:Xst:647 - Input <cnt_setup<1>> is never used.
WARNING:Xst:647 - Input <cnt_setup<0>> is never used.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   5 D-type flip-flop(s).
	inferred  10 Latch(s).
Unit <tilstandsmaskine> synthesized.


Synthesizing Unit <tri_level_timer>.
    Related source file is F:/PT-Trilevel/Xilinx/TriLevelSync-original/Tri_level_timer.vhd.
WARNING:Xst:646 - Signal <cnt_setup> is assigned but never used.
    Found 13-bit adder for signal <$n0034> created at line 86.
    Found 13-bit comparator greatequal for signal <$n0035> created at line 87.
    Found 13-bit comparator lessequal for signal <$n0036> created at line 87.
    Found 12-bit adder for signal <$n0037> created at line 105.
    Found 12-bit comparator greatequal for signal <$n0038> created at line 106.
    Found 12-bit comparator lessequal for signal <$n0039> created at line 106.
    Found 4-bit adder for signal <$n0040> created at line 135.
    Found 13-bit comparator greatequal for signal <$n0053> created at line 194.
    Found 13-bit comparator lessequal for signal <$n0054> created at line 194.
    Found 2-bit register for signal <command>.
    Found 4-bit register for signal <div>.
    Found 1-bit register for signal <div_11>.
    Found 1-bit register for signal <f>.
    Found 1-bit register for signal <l>.
    Found 12-bit register for signal <line>.
    Found 1-bit register for signal <line_begin_pulse>.
    Found 1-bit register for signal <line_mid_pulse>.
    Found 1-bit register for signal <no_of_pulses>.
    Found 13-bit register for signal <pixel>.
    Found 1-bit register for signal <pixel_4399>.
    Found 2-bit register for signal <pulse_type>.
    Found 5 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   6 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <tri_level_timer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 16
  13-bit register                  : 1
  12-bit register                  : 1
  4-bit register                   : 1
  1-bit register                   : 10
  2-bit register                   : 3
# Latches                          : 1
  10-bit latch                     : 1
# Counters                         : 1
  10-bit down counter              : 1
# Multiplexers                     : 4
  2-to-1 multiplexer               : 4
# Adders/Subtractors               : 3
  13-bit adder                     : 1
  12-bit adder                     : 1
  4-bit adder                      : 1
# Comparators                      : 6
  12-bit comparator greatequal     : 1
  12-bit comparator lessequal      : 1
  13-bit comparator greatequal     : 2
  13-bit comparator lessequal      : 2

=========================================================================

Selecting encoding for FSM_0 ...
	Encoding for FSM_0 is Gray, flip-flop = D

Starting low level synthesis...

Optimizing unit <state_timer> ...

Optimizing unit <tilstandsmaskine> ...

Optimizing unit <tri_level_timer> ...

Merging netlists...

=========================================================================
Final Results
Output File Name                   : tri_level_timer
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xv
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Macro Statistics
# FSMs                             : 1
# Adders/Subtractors               : 4
  13-bit adder                     : 1
  12-bit adder                     : 1
  4-bit adder                      : 1
  10-bit subtractor                : 1
# Comparators                      : 6
  12-bit comparator greatequal     : 1
  12-bit comparator lessequal      : 1
  13-bit comparator greatequal     : 2
  13-bit comparator lessequal      : 2

Design Statistics
# Edif Instances                   : 641
# I/Os                             : 16

=========================================================================
CPU : 35.81 / 36.42 s | Elapsed : 36.00 / 36.00 s
 
--> 
