[2025-09-17 17:38:07] START suite=cs trace=cassandra_phase4_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase4_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 5418997 heartbeat IPC: 1.845 cumulative IPC: 1.845 (Simulation time: 00 hr 00 min 55 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 9506805 heartbeat IPC: 2.446 cumulative IPC: 2.104 (Simulation time: 00 hr 01 min 43 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 9506805 cumulative IPC: 2.104 (Simulation time: 00 hr 01 min 43 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 9506805 cumulative IPC: 2.104 (Simulation time: 00 hr 01 min 43 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 23742723 heartbeat IPC: 0.7024 cumulative IPC: 0.7024 (Simulation time: 00 hr 03 min 17 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 38929316 heartbeat IPC: 0.6585 cumulative IPC: 0.6798 (Simulation time: 00 hr 04 min 44 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 54011541 heartbeat IPC: 0.663 cumulative IPC: 0.6741 (Simulation time: 00 hr 06 min 19 sec)
Heartbeat CPU 0 instructions: 60000017 cycles: 66492564 heartbeat IPC: 0.8012 cumulative IPC: 0.7019 (Simulation time: 00 hr 07 min 45 sec)
Heartbeat CPU 0 instructions: 70000020 cycles: 78445767 heartbeat IPC: 0.8366 cumulative IPC: 0.7253 (Simulation time: 00 hr 09 min 06 sec)
Heartbeat CPU 0 instructions: 80000020 cycles: 96011907 heartbeat IPC: 0.5693 cumulative IPC: 0.6936 (Simulation time: 00 hr 10 min 43 sec)
Heartbeat CPU 0 instructions: 90000022 cycles: 111772838 heartbeat IPC: 0.6345 cumulative IPC: 0.6845 (Simulation time: 00 hr 12 min 09 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase4_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000022 cycles: 126662830 heartbeat IPC: 0.6716 cumulative IPC: 0.6829 (Simulation time: 00 hr 13 min 28 sec)
Heartbeat CPU 0 instructions: 110000024 cycles: 141197113 heartbeat IPC: 0.688 cumulative IPC: 0.6834 (Simulation time: 00 hr 14 min 58 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 146112519 cumulative IPC: 0.6844 (Simulation time: 00 hr 16 min 17 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 146112519 cumulative IPC: 0.6844 (Simulation time: 00 hr 16 min 17 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase4_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6844 instructions: 100000002 cycles: 146112519
CPU 0 Branch Prediction Accuracy: 99.11% MPKI: 0.04693 Average ROB Occupancy at Mispredict: 7.445e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01476
BRANCH_INDIRECT: 0.0287
BRANCH_CONDITIONAL: 0.00347
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 4356357
LQ_STALL: 152169
SQ_STALL: 283476


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 178.54172
REPLAY_LOAD: 81.3425
NON_REPLAY_LOAD: 37.66477

== Total ==
ADDR_TRANS: 1427084
REPLAY_LOAD: 1547541
NON_REPLAY_LOAD: 1381732

== Counts ==
ADDR_TRANS: 7993
REPLAY_LOAD: 19025
NON_REPLAY_LOAD: 36685

cpu0->cpu0_STLB TOTAL        ACCESS:     530312 HIT:     344851 MISS:     185461 MSHR_MERGE:          6
cpu0->cpu0_STLB LOAD         ACCESS:     530312 HIT:     344851 MISS:     185461 MSHR_MERGE:          6
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 246.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2054857 HIT:     827801 MISS:    1227056 MSHR_MERGE:     107380
cpu0->cpu0_L2C LOAD         ACCESS:     839459 HIT:     290377 MISS:     549082 MSHR_MERGE:      19328
cpu0->cpu0_L2C RFO          ACCESS:      99371 HIT:      30873 MISS:      68498 MSHR_MERGE:          1
cpu0->cpu0_L2C PREFETCH     ACCESS:     482360 HIT:     190698 MISS:     291662 MSHR_MERGE:      88051
cpu0->cpu0_L2C WRITE        ACCESS:     268076 HIT:     267791 MISS:        285 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     365591 HIT:      48062 MISS:     317529 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     324615 ISSUED:     324615 USEFUL:     111252 USELESS:      10535
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 99.95 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3814463 HIT:    3444997 MISS:     369466 MSHR_MERGE:     115680
cpu0->cpu0_L1I LOAD         ACCESS:    3814463 HIT:    3444997 MISS:     369466 MSHR_MERGE:     115680
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 50.45 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   15842398 HIT:   14016724 MISS:    1825674 MSHR_MERGE:     617205
cpu0->cpu0_L1D LOAD         ACCESS:   10617347 HIT:    9811648 MISS:     805699 MSHR_MERGE:     220025
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     836658 HIT:     605940 MISS:     230718 MSHR_MERGE:      72892
cpu0->cpu0_L1D WRITE        ACCESS:    3961750 HIT:    3546156 MISS:     415594 MSHR_MERGE:     316216
cpu0->cpu0_L1D TRANSLATION  ACCESS:     426643 HIT:      52980 MISS:     373663 MSHR_MERGE:       8072
cpu0->cpu0_L1D PREFETCH REQUESTED:     911252 ISSUED:     836658 USEFUL:     128771 USELESS:       9437
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 87.26 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3044948 HIT:    2941734 MISS:     103214 MSHR_MERGE:      54942
cpu0->cpu0_ITLB LOAD         ACCESS:    3044948 HIT:    2941734 MISS:     103214 MSHR_MERGE:      54942
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 58.27 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   14370348 HIT:   13773087 MISS:     597261 MSHR_MERGE:     115221
cpu0->cpu0_DTLB LOAD         ACCESS:   14370348 HIT:   13773087 MISS:     597261 MSHR_MERGE:     115221
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 93.36 cycles
cpu0->LLC TOTAL        ACCESS:    1344806 HIT:     385919 MISS:     958887 MSHR_MERGE:       4947
cpu0->LLC LOAD         ACCESS:     529754 HIT:      94563 MISS:     435191 MSHR_MERGE:        103
cpu0->LLC RFO          ACCESS:      68494 HIT:      13769 MISS:      54725 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     203611 HIT:       4900 MISS:     198711 MSHR_MERGE:       4844
cpu0->LLC WRITE        ACCESS:     225418 HIT:     224963 MISS:        455 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     317529 HIT:      47724 MISS:     269805 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.71 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      24643
  ROW_BUFFER_MISS:     928829
  AVG DBUS CONGESTED CYCLE: 7.263
Channel 0 WQ ROW_BUFFER_HIT:      56671
  ROW_BUFFER_MISS:     149201
  FULL:          0
Channel 0 REFRESHES ISSUED:      12176

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       182089        50339        20753        67792
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          898         8181         6377        92929
  STLB miss resolved @ L2C                0         1114         6417         9689        66966
  STLB miss resolved @ LLC                0          777         9141        14770        36290
  STLB miss resolved @ MEM                0         1660        19102        20869       244787

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              22408         1531        31979         7350         8098
---------------------------------------------------------------
  STLB miss resolved @ L1D              147           70          499         1808         2473
  STLB miss resolved @ L2C              283           75          689         1351         1187
  STLB miss resolved @ LLC              442           93          943         5553         2209
  STLB miss resolved @ MEM              244          107          813         5158        11772
[2025-09-17 17:54:25] END   suite=cs trace=cassandra_phase4_core2 (rc=0)
