{
	"route__net": 1022,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 504,
	"route__wirelength__iter:1": 21266,
	"route__drc_errors__iter:2": 48,
	"route__wirelength__iter:2": 21140,
	"route__drc_errors__iter:3": 34,
	"route__wirelength__iter:3": 21162,
	"route__drc_errors__iter:4": 0,
	"route__wirelength__iter:4": 21178,
	"route__drc_errors": 0,
	"route__wirelength": 21178,
	"route__vias": 7196,
	"route__vias__singlecut": 7196,
	"route__vias__multicut": 0,
	"design__io": 15,
	"design__die__area": 38544.2,
	"design__core__area": 32288.5,
	"design__instance__count": 1494,
	"design__instance__area": 16694.8,
	"design__instance__count__stdcell": 1494,
	"design__instance__area__stdcell": 16694.8,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.51705,
	"design__instance__utilization__stdcell": 0.51705,
	"design__instance__count__class:fill_cell": 132,
	"design__instance__count__class:tap_cell": 442,
	"design__instance__count__class:antenna_cell": 9,
	"design__instance__count__class:buffer": 1,
	"design__instance__count__class:clock_buffer": 46,
	"design__instance__count__class:timing_repair_buffer": 95,
	"design__instance__count__class:inverter": 18,
	"design__instance__count__class:clock_inverter": 24,
	"design__instance__count__class:sequential_cell": 347,
	"design__instance__count__class:multi_input_combinational_cell": 512,
	"flow__warnings__count": 12,
	"flow__errors__count": 0
}