From abdaeafe57c9dcc562fcf47588bb9f5dd77129a8 Mon Sep 17 00:00:00 2001
From: GP Orcullo <kinsamanka@gmail.com>
Date: Tue, 26 Sep 2023 09:42:01 +0800
Subject: [PATCH 1/1] fix for RISC-V ISA updates introduced from 12.x

---
 arch/riscv/Makefile | 4 +++-
 1 file changed, 3 insertions(+), 1 deletion(-)

diff --git a/arch/riscv/Makefile b/arch/riscv/Makefile
index 0b80eb8d8645..49d94661c0c2 100644
--- a/arch/riscv/Makefile
+++ b/arch/riscv/Makefile
@@ -6,10 +6,12 @@
 ifeq ($(CONFIG_ARCH_RV64I),y)
 	ARCH_BASE = rv64im
 	ABI = lp64
+	ARCH_I = _zicsr_zifencei
 endif
 ifeq ($(CONFIG_ARCH_RV32I),y)
 	ARCH_BASE = rv32im
 	ABI = ilp32
+	ARCH_I = _zicsr_zifencei
 endif
 ifeq ($(CONFIG_RISCV_ISA_A),y)
 	ARCH_A = a
@@ -24,7 +26,7 @@ ifeq ($(CONFIG_CMODEL_MEDANY),y)
 	CMODEL = medany
 endif
 
-ARCH_FLAGS = -march=$(ARCH_BASE)$(ARCH_A)$(ARCH_C) -mabi=$(ABI) \
+ARCH_FLAGS = -march=$(ARCH_BASE)$(ARCH_A)$(ARCH_C)$(ARCH_I) -mabi=$(ABI) \
 	     -mcmodel=$(CMODEL)
 
 PLATFORM_CPPFLAGS	+= $(ARCH_FLAGS)
-- 
2.41.0

