<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sctag_vd_dp.v.html" target="file-frame">third_party/tests/utd-sv/sctag_vd_dp.v</a>
defines: 
time_elapsed: 0.194s
ram usage: 13184 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/sctag_vd_dp.v.html" target="file-frame">third_party/tests/utd-sv/sctag_vd_dp.v</a>
module sctag_vd_dp (
	so,
	vuad_array_wr_data_c4,
	dirty_evict_c3,
	vuad_dp_valid_c2,
	valid_rd_parity_c2,
	dirty_rd_parity_c2,
	diag_rd_vd_out,
	rclk,
	si,
	se,
	lru_way_c3,
	fill_way_c3,
	hit_wayvld_c3,
	bistordiag_vd_data,
	vuad_evict_c3,
	wr64_inst_c3,
	st_to_data_array_c3,
	vuad_sel_c2,
	vuad_sel_c2orc3,
	vuad_sel_c4,
	vuad_sel_rd,
	vuad_sel_c2_d1,
	bistordiag_wr_vd_c4,
	sel_vd_wr_data_byp,
	vuad_array_rd_data_c1
);
	input rclk;
	input si;
	input se;
	output so;
	input [11:0] lru_way_c3;
	input [11:0] fill_way_c3;
	input [11:0] hit_wayvld_c3;
	input [25:0] bistordiag_vd_data;
	input vuad_evict_c3;
	input wr64_inst_c3;
	input st_to_data_array_c3;
	input vuad_sel_c2;
	input vuad_sel_c2orc3;
	input vuad_sel_c4;
	input vuad_sel_rd;
	input vuad_sel_c2_d1;
	input bistordiag_wr_vd_c4;
	input sel_vd_wr_data_byp;
	input [25:0] vuad_array_rd_data_c1;
	output [25:0] vuad_array_wr_data_c4;
	output dirty_evict_c3;
	output [11:0] vuad_dp_valid_c2;
	output valid_rd_parity_c2;
	output dirty_rd_parity_c2;
	output [25:0] diag_rd_vd_out;
	wire [11:0] valid_rd_byp_c2;
	wire [11:0] valid_rd_c2;
	wire [11:0] valid_byp_c1;
	wire [11:0] valid_byp_c3_in;
	wire [11:0] valid_c1;
	wire [11:0] valid_c2;
	wire [11:0] valid_c3;
	wire [11:0] valid_c4;
	wire [11:0] valid_wr_data_c5;
	wire [11:0] valid_wr_data_c6;
	wire [11:0] dirty_byp_c2_in;
	wire [11:0] dirty_rd_byp_c2;
	wire [11:0] dirty_rd_c2;
	wire [11:0] dirty_byp_c1;
	wire [11:0] dirty_byp_c3_in;
	wire [11:0] dirty_c1;
	wire [11:0] dirty_c2;
	wire [11:0] dirty_c3;
	wire [11:0] dirty_c4;
	wire [11:0] dirty_wr_data_c5;
	wire [11:0] dirty_wr_data_c6;
	wire [3:2] parity_rd_byp_c2;
	wire [3:2] parity_rd_c2;
	wire [3:2] parity_wr_c3;
	wire [3:2] parity_wr_data_c4;
	wire [3:2] parity_wr_data_c5;
	wire [3:2] parity_wr_data_c6;
	wire [11:0] valid_byp_c2c3;
	wire [11:0] valid_byp_c4c5;
	wire [11:0] dirty_byp_c2c3;
	wire [11:0] dirty_byp_c4c5;
	mux2ds #(12) mux_valid_c1(
		.dout(valid_c1[11:0]),
		.in0(vuad_array_rd_data_c1[24:13]),
		.sel0(vuad_sel_rd),
		.in1(valid_byp_c1[11:0]),
		.sel1(~vuad_sel_rd)
	);
	dff_s #(12) ff_valid_c2(
		.q(valid_c2[11:0]),
		.din(valid_c1[11:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(13) ff_valid_rd_c2(
		.q({parity_rd_byp_c2[3], valid_rd_byp_c2[11:0]}),
		.din({vuad_array_rd_data_c1[25], vuad_array_rd_data_c1[24:13]}),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign vuad_dp_valid_c2 = valid_c2;
	mux2ds #(13) mux_valid_rd_c2(
		.dout({parity_rd_c2[3], valid_rd_c2[11:0]}),
		.in0({parity_wr_data_c6[3], valid_wr_data_c6[11:0]}),
		.sel0(sel_vd_wr_data_byp),
		.in1({parity_rd_byp_c2[3], valid_rd_byp_c2[11:0]}),
		.sel1(~sel_vd_wr_data_byp)
	);
	assign diag_rd_vd_out[25] = parity_rd_c2[3];
	assign diag_rd_vd_out[23:12] = valid_rd_c2[11:0];
	mux2ds #(12) mux_valid_byp_c2c3(
		.dout(valid_byp_c2c3[11:0]),
		.in0(valid_c2[11:0]),
		.sel0(vuad_sel_c2),
		.in1(valid_byp_c3_in[11:0]),
		.sel1(~vuad_sel_c2)
	);
	mux2ds #(12) mux_valid_byp_c1(
		.dout(valid_byp_c1[11:0]),
		.in0(valid_byp_c2c3[11:0]),
		.sel0(vuad_sel_c2orc3),
		.in1(valid_byp_c4c5[11:0]),
		.sel1(~vuad_sel_c2orc3)
	);
	zzpar16 parity_vld_rd(
		.z(valid_rd_parity_c2),
		.d({3&#39;b000, parity_rd_c2[3], valid_rd_c2[11:0]})
	);
	dff_s #(12) ff_valid_c3(
		.q(valid_c3[11:0]),
		.din(valid_c2[11:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign valid_byp_c3_in = (valid_c3 | fill_way_c3) &amp; ~(({12 {vuad_evict_c3}} &amp; lru_way_c3) | ({12 {wr64_inst_c3}} &amp; hit_wayvld_c3));
	zzpar16 parity_vld_wr(
		.z(parity_wr_c3[3]),
		.d({4&#39;b0000, valid_byp_c3_in[11:0]})
	);
	dff_s #(13) ff_valid_c4(
		.q({parity_wr_data_c4[3], valid_c4[11:0]}),
		.din({parity_wr_c3[3], valid_byp_c3_in[11:0]}),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	mux2ds #(13) mux_wr_array_valid_c4(
		.dout(vuad_array_wr_data_c4[25:13]),
		.in0({parity_wr_data_c4[3], valid_c4[11:0]}),
		.sel0(~bistordiag_wr_vd_c4),
		.in1(bistordiag_vd_data[25:13]),
		.sel1(bistordiag_wr_vd_c4)
	);
	mux2ds #(12) mux_valid_byp_c4c5(
		.dout(valid_byp_c4c5[11:0]),
		.in0(valid_c4[11:0]),
		.sel0(vuad_sel_c4),
		.in1(valid_wr_data_c5[11:0]),
		.sel1(~vuad_sel_c4)
	);
	dff_s #(13) ff_valid_wr_c5(
		.q({parity_wr_data_c5[3], valid_wr_data_c5[11:0]}),
		.din({parity_wr_data_c4[3], valid_c4[11:0]}),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(13) ff_valid_wr_c6(
		.q({parity_wr_data_c6[3], valid_wr_data_c6[11:0]}),
		.din({parity_wr_data_c5[3], valid_wr_data_c5[11:0]}),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	mux2ds #(12) mux_dirty_c1(
		.dout(dirty_c1[11:0]),
		.in0(vuad_array_rd_data_c1[11:0]),
		.sel0(vuad_sel_rd),
		.in1(dirty_byp_c1[11:0]),
		.sel1(~vuad_sel_rd)
	);
	dff_s #(12) ff_dirty_c2(
		.q(dirty_c2[11:0]),
		.din(dirty_c1[11:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(13) ff_dirty_rd_c2(
		.q({parity_rd_byp_c2[2], dirty_rd_byp_c2[11:0]}),
		.din({vuad_array_rd_data_c1[12], vuad_array_rd_data_c1[11:0]}),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	mux2ds #(13) mux_dirty_rd_c2(
		.dout({parity_rd_c2[2], dirty_rd_c2[11:0]}),
		.in0({parity_wr_data_c6[2], dirty_wr_data_c6[11:0]}),
		.sel0(sel_vd_wr_data_byp),
		.in1({parity_rd_byp_c2[2], dirty_rd_byp_c2[11:0]}),
		.sel1(~sel_vd_wr_data_byp)
	);
	assign diag_rd_vd_out[24] = parity_rd_c2[2];
	assign diag_rd_vd_out[11:0] = dirty_rd_c2[11:0];
	mux2ds #(12) mux_dirty_byp_c2c3(
		.dout(dirty_byp_c2c3[11:0]),
		.in0(dirty_c2[11:0]),
		.sel0(vuad_sel_c2),
		.in1(dirty_byp_c3_in[11:0]),
		.sel1(~vuad_sel_c2)
	);
	mux2ds #(12) mux_dirty_byp_c1(
		.dout(dirty_byp_c1[11:0]),
		.in0(dirty_byp_c2c3[11:0]),
		.sel0(vuad_sel_c2orc3),
		.in1(dirty_byp_c4c5[11:0]),
		.sel1(~vuad_sel_c2orc3)
	);
	zzpar16 parity_dir_rd(
		.z(dirty_rd_parity_c2),
		.d({3&#39;b000, parity_rd_c2[2], dirty_rd_c2[11:0]})
	);
	mux2ds #(12) mux_dirty_byp_c2_in(
		.dout(dirty_byp_c2_in[11:0]),
		.in0(dirty_c2[11:0]),
		.sel0(~vuad_sel_c2_d1),
		.in1(dirty_byp_c3_in[11:0]),
		.sel1(vuad_sel_c2_d1)
	);
	dff_s #(12) ff_dirty_c3(
		.q(dirty_c3[11:0]),
		.din(dirty_byp_c2_in[11:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign dirty_byp_c3_in = (dirty_c3 | ({12 {st_to_data_array_c3}} &amp; hit_wayvld_c3)) &amp; ~(({12 {vuad_evict_c3}} &amp; lru_way_c3) | ({12 {wr64_inst_c3}} &amp; hit_wayvld_c3));
	assign dirty_evict_c3 = vuad_evict_c3 &amp; |(lru_way_c3 &amp; dirty_c3);
	zzpar16 parity_dir_wr(
		.z(parity_wr_c3[2]),
		.d({4&#39;b0000, dirty_byp_c3_in[11:0]})
	);
	dff_s #(13) ff_dirty_c4(
		.q({parity_wr_data_c4[2], dirty_c4[11:0]}),
		.din({parity_wr_c3[2], dirty_byp_c3_in[11:0]}),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	mux2ds #(13) mux_wr_array_dirty_c4(
		.dout(vuad_array_wr_data_c4[12:0]),
		.in0({parity_wr_data_c4[2], dirty_c4[11:0]}),
		.sel0(~bistordiag_wr_vd_c4),
		.in1(bistordiag_vd_data[12:0]),
		.sel1(bistordiag_wr_vd_c4)
	);
	mux2ds #(12) mux_dirty_byp_c4c5(
		.dout(dirty_byp_c4c5[11:0]),
		.in0(dirty_c4[11:0]),
		.sel0(vuad_sel_c4),
		.in1(dirty_wr_data_c5[11:0]),
		.sel1(~vuad_sel_c4)
	);
	dff_s #(13) ff_dirty_wr_c5(
		.q({parity_wr_data_c5[2], dirty_wr_data_c5[11:0]}),
		.din({parity_wr_data_c4[2], dirty_c4[11:0]}),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(13) ff_dirty_wr_c6(
		.q({parity_wr_data_c6[2], dirty_wr_data_c6[11:0]}),
		.din({parity_wr_data_c5[2], dirty_wr_data_c5[11:0]}),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
endmodule

</pre>
</body>