Info: Generated by version: 17.0 build 290
Info: Starting: Create simulation model
Info: qsys-generate /ipd/dhw/user/lpchua/work/qshell/17.0.2_ws/p4/platform/dcp_1.0-skx/design/afu/nlb_400/QSYS_IPs/FIFO/read_dc_fifo.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/ipd/dhw/user/lpchua/work/qshell/17.0.2_ws/p4/platform/dcp_1.0-skx/design/afu/nlb_400/QSYS_IPs/FIFO/read_dc_fifo --family="Arria 10" --part=10AX115H3F34E2SG
: read_dc_fifo.fifo_0: Targeting device family: Arria 10.
: read_dc_fifo.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: read_dc_fifo.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: read_dc_fifo.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: read_dc_fifo.fifo_0: Embedded set_false_path assignment is disabled.
Info: read_dc_fifo: "Transforming system: read_dc_fifo"
Info: read_dc_fifo: Running transform generation_view_transform
Info: read_dc_fifo: Running transform generation_view_transform took 0.001s
Info: fifo_0: Running transform generation_view_transform
Info: fifo_0: Running transform generation_view_transform took 0.000s
Info: read_dc_fifo: Running transform interconnect_transform_chooser
Info: read_dc_fifo: Running transform interconnect_transform_chooser took 0.069s
Info: read_dc_fifo: "Naming system components in system: read_dc_fifo"
Info: read_dc_fifo: "Processing generation queue"
Info: read_dc_fifo: "Generating: read_dc_fifo"
Info: read_dc_fifo: "Generating: read_dc_fifo_fifo_170_4wijrha"
Info: read_dc_fifo: Done "read_dc_fifo" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/ipd/dhw/user/lpchua/work/qshell/17.0.2_ws/p4/platform/dcp_1.0-skx/design/afu/nlb_400/QSYS_IPs/FIFO/read_dc_fifo/read_dc_fifo.spd --output-directory=/ipd/dhw/user/lpchua/work/qshell/17.0.2_ws/p4/platform/dcp_1.0-skx/design/afu/nlb_400/QSYS_IPs/FIFO/read_dc_fifo/sim/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/ipd/dhw/user/lpchua/work/qshell/17.0.2_ws/p4/platform/dcp_1.0-skx/design/afu/nlb_400/QSYS_IPs/FIFO/read_dc_fifo/read_dc_fifo.spd --output-directory=/ipd/dhw/user/lpchua/work/qshell/17.0.2_ws/p4/platform/dcp_1.0-skx/design/afu/nlb_400/QSYS_IPs/FIFO/read_dc_fifo/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /ipd/dhw/user/lpchua/work/qshell/17.0.2_ws/p4/platform/dcp_1.0-skx/design/afu/nlb_400/QSYS_IPs/FIFO/read_dc_fifo/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /ipd/dhw/user/lpchua/work/qshell/17.0.2_ws/p4/platform/dcp_1.0-skx/design/afu/nlb_400/QSYS_IPs/FIFO/read_dc_fifo/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /ipd/dhw/user/lpchua/work/qshell/17.0.2_ws/p4/platform/dcp_1.0-skx/design/afu/nlb_400/QSYS_IPs/FIFO/read_dc_fifo/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /ipd/dhw/user/lpchua/work/qshell/17.0.2_ws/p4/platform/dcp_1.0-skx/design/afu/nlb_400/QSYS_IPs/FIFO/read_dc_fifo/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	2 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /ipd/dhw/user/lpchua/work/qshell/17.0.2_ws/p4/platform/dcp_1.0-skx/design/afu/nlb_400/QSYS_IPs/FIFO/read_dc_fifo/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /ipd/dhw/user/lpchua/work/qshell/17.0.2_ws/p4/platform/dcp_1.0-skx/design/afu/nlb_400/QSYS_IPs/FIFO/read_dc_fifo/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /ipd/dhw/user/lpchua/work/qshell/17.0.2_ws/p4/platform/dcp_1.0-skx/design/afu/nlb_400/QSYS_IPs/FIFO/read_dc_fifo.ip --synthesis=VERILOG --output-directory=/ipd/dhw/user/lpchua/work/qshell/17.0.2_ws/p4/platform/dcp_1.0-skx/design/afu/nlb_400/QSYS_IPs/FIFO/read_dc_fifo --family="Arria 10" --part=10AX115H3F34E2SG
: read_dc_fifo.fifo_0: Targeting device family: Arria 10.
: read_dc_fifo.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: read_dc_fifo.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: read_dc_fifo.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: read_dc_fifo.fifo_0: Embedded set_false_path assignment is disabled.
Info: read_dc_fifo: "Transforming system: read_dc_fifo"
Info: read_dc_fifo: Running transform generation_view_transform
Info: read_dc_fifo: Running transform generation_view_transform took 0.000s
Info: fifo_0: Running transform generation_view_transform
Info: fifo_0: Running transform generation_view_transform took 0.000s
Info: read_dc_fifo: Running transform interconnect_transform_chooser
Info: read_dc_fifo: Running transform interconnect_transform_chooser took 0.009s
Info: read_dc_fifo: "Naming system components in system: read_dc_fifo"
Info: read_dc_fifo: "Processing generation queue"
Info: read_dc_fifo: "Generating: read_dc_fifo"
Info: read_dc_fifo: "Generating: read_dc_fifo_fifo_170_4wijrha"
Info: read_dc_fifo: Done "read_dc_fifo" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
