clr r15, r0 ; clear region of scalar registers -- cannot be reordered unless region = 1 register
lim r0, 128 ; made up address to branch if carry flag true in r1
ldw r8, r0
inc r0, 16 ; branch to page above if carry out flag true in r2
ldw r9, r0
inc r1, 1 ; initialise r1 for fib
inc r2, 1 ; initialise r2 for fib
mdc r1, r8 ; monitor r1 for carry out, if true branch to r8
mdc r2, r9 ; monitor r2 for carry out, if true branch to r9
add r1, r2, r1
add r2, r2, r1
jir -2 ; fib loop: add r1.. add r2.. -- jump relatve -2
