library IEEE;
use IEEE.STD_LOGIC_1164.ALL;


entity diviseur is
port( reset, clk : in std_logic;
		enlh : out std_logic );		
end diviseur;


architecture Behavioral of diviseur is
	begin
	process (clk, Reset)
		variable qt:integer range 0 to 50000000:=0;
	begin
		if reset='1' then 
		qt:=0 ;
		enlh<='0' ;
		elsif rising_edge (Clk) then 
			if qt=50000000 then 
			enlh <='1' ;
			qt := 0;
			else enlh <= '0' ;
			qt := qt+1 ;
			end if;
		end if;
	end process;
end Behavioral;