module module_0 (
    output id_1,
    output [id_1 : id_1] id_2,
    input logic id_3,
    input [id_3 : id_2] id_4,
    input logic [~  id_3 : id_1] id_5,
    output id_6,
    input id_7,
    output logic id_8,
    output logic id_9,
    input logic [id_8 : id_6] id_10,
    output id_11,
    input logic id_12,
    output id_13,
    output [id_12 : id_6] id_14,
    inout id_15,
    input logic [id_13 : id_8] id_16,
    output id_17
);
  id_18 id_19 (
      .id_4 (id_11),
      .id_13(~id_14 == id_12)
  );
endmodule
