// Seed: 2488919349
module module_0 #(
    parameter id_2 = 32'd57
) (
    id_1
);
  output wire id_1;
  wire _id_2;
  wire id_3;
  assign module_1.id_4 = 0;
  wire [id_2 : -1] id_4;
  wire id_5, id_6, id_7;
endmodule
module module_1 #(
    parameter id_6 = 32'd48
) (
    input tri1 id_0,
    input wor id_1,
    output tri id_2,
    output tri1 id_3,
    input supply0 id_4,
    input wand id_5,
    input supply1 _id_6,
    output tri1 id_7,
    output uwire id_8,
    input supply1 id_9,
    input tri1 id_10,
    output tri1 id_11,
    input tri id_12
);
  assign id_8  = -1 ? id_9 : id_6;
  assign id_11 = id_4;
  logic id_14[id_6 : -1];
  module_0 modCall_1 (id_14);
  assign id_3 = -1;
  or primCall (id_11, id_0, id_14, id_5, id_4, id_9, id_1, id_12, id_10);
endmodule
