{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1753932898401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753932898402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 30 23:34:54 2025 " "Processing started: Wed Jul 30 23:34:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753932898402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753932898402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off d_latch_nand -c d_latch_nand " "Command: quartus_map --read_settings_files=on --write_settings_files=off d_latch_nand -c d_latch_nand" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753932898403 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1753932898721 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1753932898721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adamp/documents/digital/digital/breadboard/7400-series-ic-digital-circuits/1_sr_latch/quartus/sr_latch_nand/sr_latch_nand.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/adamp/documents/digital/digital/breadboard/7400-series-ic-digital-circuits/1_sr_latch/quartus/sr_latch_nand/sr_latch_nand.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sr_latch_nand " "Found entity 1: sr_latch_nand" {  } { { "../../../1_SR_Latch/quartus/sr_latch_nand/sr_latch_nand.bdf" "" { Schematic "C:/Users/adamp/Documents/Digital/Digital/Breadboard/7400-Series-IC-Digital-Circuits/1_SR_Latch/quartus/sr_latch_nand/sr_latch_nand.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753932904978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753932904978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch_nand.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d_latch_nand.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 d_latch_nand " "Found entity 1: d_latch_nand" {  } { { "d_latch_nand.bdf" "" { Schematic "C:/Users/adamp/Documents/Digital/Digital/Breadboard/7400-Series-IC-Digital-Circuits/2_Gated_D_Latch/quartus/d_latch_nand/d_latch_nand.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753932904979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753932904979 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "d_latch_nand " "Elaborating entity \"d_latch_nand\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1753932905008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr_latch_nand sr_latch_nand:inst " "Elaborating entity \"sr_latch_nand\" for hierarchy \"sr_latch_nand:inst\"" {  } { { "d_latch_nand.bdf" "inst" { Schematic "C:/Users/adamp/Documents/Digital/Digital/Breadboard/7400-Series-IC-Digital-Circuits/2_Gated_D_Latch/quartus/d_latch_nand/d_latch_nand.bdf" { { 288 528 736 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753932905033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7400 sr_latch_nand:inst\|7400:inst " "Elaborating entity \"7400\" for hierarchy \"sr_latch_nand:inst\|7400:inst\"" {  } { { "../../../1_SR_Latch/quartus/sr_latch_nand/sr_latch_nand.bdf" "inst" { Schematic "C:/Users/adamp/Documents/Digital/Digital/Breadboard/7400-Series-IC-Digital-Circuits/1_SR_Latch/quartus/sr_latch_nand/sr_latch_nand.bdf" { { 296 808 872 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753932905048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sr_latch_nand:inst\|7400:inst " "Elaborated megafunction instantiation \"sr_latch_nand:inst\|7400:inst\"" {  } { { "../../../1_SR_Latch/quartus/sr_latch_nand/sr_latch_nand.bdf" "" { Schematic "C:/Users/adamp/Documents/Digital/Digital/Breadboard/7400-Series-IC-Digital-Circuits/1_SR_Latch/quartus/sr_latch_nand/sr_latch_nand.bdf" { { 296 808 872 336 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753932905053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7404 7404:inst3 " "Elaborating entity \"7404\" for hierarchy \"7404:inst3\"" {  } { { "d_latch_nand.bdf" "inst3" { Schematic "C:/Users/adamp/Documents/Digital/Digital/Breadboard/7400-Series-IC-Digital-Circuits/2_Gated_D_Latch/quartus/d_latch_nand/d_latch_nand.bdf" { { 392 360 408 424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753932905066 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7404:inst3 " "Elaborated megafunction instantiation \"7404:inst3\"" {  } { { "d_latch_nand.bdf" "" { Schematic "C:/Users/adamp/Documents/Digital/Digital/Breadboard/7400-Series-IC-Digital-Circuits/2_Gated_D_Latch/quartus/d_latch_nand/d_latch_nand.bdf" { { 392 360 408 424 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753932905071 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1753932905653 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1753932906006 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753932906006 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1753932906075 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1753932906075 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1753932906075 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1753932906075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753932906085 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 30 23:35:06 2025 " "Processing ended: Wed Jul 30 23:35:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753932906085 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753932906085 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753932906085 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1753932906085 ""}
