#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Nov  4 11:55:36 2022
# Process ID: 9680
# Current directory: C:/Users/kools/Lab_5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10852 C:\Users\kools\Lab_5\Lab_5.xpr
# Log file: C:/Users/kools/Lab_5/vivado.log
# Journal file: C:/Users/kools/Lab_5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kools/Lab_5/Lab_5.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/kools/Lab_5/Lab_5.srcs/sources_1/new/CLA_4bits.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Nov  4 11:58:02 2022] Launched synth_1...
Run output will be captured here: C:/Users/kools/Lab_5/Lab_5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Fri Nov  4 11:58:37 2022] Launched impl_1...
Run output will be captured here: C:/Users/kools/Lab_5/Lab_5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Nov  4 11:59:28 2022] Launched impl_1...
Run output will be captured here: C:/Users/kools/Lab_5/Lab_5.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-20:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1203.688 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183736459A
set_property PROGRAM.FILE {C:/Users/kools/Lab_5/Lab_5.runs/impl_1/CLA_4bits.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/kools/Lab_5/Lab_5.runs/impl_1/CLA_4bits.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/kools/Lab_5/Lab_5.runs/impl_1/CLA_4bits.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov  4 12:04:52 2022...
