# //  Questa Sim-64
# //  Version 2021.1_1 linux_x86_64 Feb 21 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -i -t ps -wlf ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/vsim.wlf -l ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/sim.log -L ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls -L ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/work scverify_top_opt -sc_arg "./image/people_gray.bmp" -sc_arg "out_algorithm.bmp" -sc_arg "out_hw.bmp" -do "do {./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/scverify_msim_wave.tcl}" 
# Start time: 00:27:26 on Feb 27,2024
# Loading /home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/work/_sc/linux_x86_64_gcc-7.4.0/systemc.so
# Loading /home/m111/m111061545/catapult/catapult-for-soc-course/lab2_edgedetec_fsic/01_edgedetect/catapult_work/Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# Loading work.EdgeDetect_IP_EdgeDetect_Top(fast)
# ** Note: (vsim-17423) SystemC IEEE 1666 deprecated warnings are suppressed by default. Enable the 'ScShowIeeeDeprecationWarnings' modelsim.ini variable to get more information about the suppressed warnings.
# Loading ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.ccs_pipe_v6(fast)
# Loading ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.ccs_fifo_wait_core_v5(fast)
# Loading ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.ccs_genreg_v1(fast)
# Loading ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.ccs_genreg_v1(fast__1)
# Loading ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.ccs_genreg_v1(fast__2)
# Loading work.EdgeDetect_IP_EdgeDetect_VerDer(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_VerDer_ccs_sample_mem_ccs_ram_sync_singleport_rwport_en_6_16_10_963_963_16_5_gen(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_VerDer_ccs_sample_mem_ccs_ram_sync_singleport_rwport_en_7_16_10_963_963_16_5_gen(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_VerDer_run(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_VerDer_run_dat_in_rsci(fast)
# Loading ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.ccs_in_wait_coupled_v1(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_VerDer_run_dat_in_rsci_dat_in_wait_ctrl(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_VerDer_run_dat_out_rsci(fast)
# Loading ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_VerDer_run_dat_out_rsci_dat_out_wait_ctrl(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_VerDer_run_dat_out_rsci_dat_out_wait_dp(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_VerDer_run_dy_rsci(fast)
# Loading ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1(fast__1)
# Loading work.EdgeDetect_IP_EdgeDetect_VerDer_run_dy_rsci_dy_wait_ctrl(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_VerDer_run_dy_rsci_dy_wait_dp(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_VerDer_run_wait_dp(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_VerDer_run_staller(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_VerDer_run_run_fsm(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_HorDer(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_HorDer_run(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_HorDer_run_dat_in_rsci(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_HorDer_run_dat_in_rsci_dat_in_wait_ctrl(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_HorDer_run_dx_rsci(fast)
# Loading ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1(fast__2)
# Loading work.EdgeDetect_IP_EdgeDetect_HorDer_run_dx_rsci_dx_wait_ctrl(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_HorDer_run_dx_rsci_dx_wait_dp(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_HorDer_run_staller(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_HorDer_run_run_fsm(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_MagAng(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_MagAng_run(fast)
# Loading ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.ccs_in_v1(fast)
# Loading ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.ccs_in_v1(fast__1)
# Loading ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.mgc_shift_bl_v5(fast)
# Loading ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.mgc_shift_l_v5(fast)
# Loading work.leading_sign_19_0(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_MagAng_run_dx_in_rsci(fast)
# Loading ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.ccs_in_wait_v1(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_MagAng_run_dx_in_rsci_dx_in_wait_ctrl(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_MagAng_run_dx_in_rsci_dx_in_wait_dp(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_MagAng_run_dy_in_rsci(fast)
# Loading ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.ccs_in_wait_v1(fast__1)
# Loading work.EdgeDetect_IP_EdgeDetect_MagAng_run_dy_in_rsci_dy_in_wait_ctrl(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_MagAng_run_dy_in_rsci_dy_in_wait_dp(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_MagAng_run_magn_rsci(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_MagAng_run_magn_rsci_magn_wait_ctrl(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_MagAng_run_magn_rsci_magn_wait_dp(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_MagAng_run_angle_rsci(fast)
# Loading ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1(fast__3)
# Loading work.EdgeDetect_IP_EdgeDetect_MagAng_run_angle_rsci_angle_wait_ctrl(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_MagAng_run_angle_rsci_angle_wait_dp(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_MagAng_run_widthIn_triosy_obj(fast)
# Loading ./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/mgc_hls.mgc_io_sync_v2(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_MagAng_run_widthIn_triosy_obj_widthIn_triosy_wait_ctrl(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_MagAng_run_heightIn_triosy_obj(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_MagAng_run_heightIn_triosy_obj_heightIn_triosy_wait_ctrl(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_MagAng_run_staller(fast)
# Loading work.EdgeDetect_IP_EdgeDetect_MagAng_run_run_fsm(fast)
# ** Warning: (vsim-4029) The fifo '/scverify_top/user_tb/angle_golden'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/user_tb/magn_golden'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_wait_ctrl_fifo_angle'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_fifo_angle'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_wait_ctrl_fifo_magn'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_fifo_magn'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_dat_in'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_dat_in'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Disabling STALL_FLAG toggling
# do {./Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/rtl_v_msim/scverify_msim_wave.tcl}
# Reading SCVerify waveform database './Catapult/EdgeDetect_IP_EdgeDetect_Top.v1/scverify/ccs_wave_signals.dat'
# Populating WAVE window...
# Unable to lock WLF file "./Catapult/EdgeDetect_IP_Ed# Loading Input File
# Running
# SCVerify intercepting C++ function 'EdgeDetect_IP::EdgeDetect_Top::run' for RTL block 'EdgeDetect_IP_EdgeDetect_Top'
#                       DUT instance '0x2aaab4c79d90'
# Info: HW reset: TLS_rst active @ 0 s
# Info: HW reset: TLS_arst_n active @ 0 s
# Magnitude: Manhattan norm per pixel 0.081500
# Angle: Manhattan norm per pixel 0.014971
# Writing algorithmic bitmap output to: out_algorithm.bmp
# Writing bit-accurate bitmap output to: out_hw.bmp
# Finished
# Info: Execution of user-supplied C++ testbench 'main()' has completed with exit code = 0
# 
# Info: Collecting data completed
#    captured 1119744 values of dat_in
#    captured 1 values of widthIn
#    captured 1 values of heightIn
#    captured 1119744 values of magn
#    captured 1119744 values of angle
# Info: scverify_top/user_tb: Simulation completed
# 
# Checking results
# 'magn'
#    capture count        = 1119744
#    comparison count     = 1119744
#    ignore count         = 0
#    error count          = 0
#    stuck in dut fifo    = 0
#    stuck in golden fifo = 0
# 'angle'
#    capture count        = 1119744
#    comparison count     = 1119744
#    ignore count         = 0
#    error count          = 0
#    stuck in dut fifo    = 0
#    stuck in golden fifo = 0
# 
# Info: scverify_top/user_tb: Simulation PASSED @ 11255846 ns
# ** Note: (vsim-6574) SystemC simulation stopped by user.
# 1
# 
# Info: scverify_top/Monitor: runs with constant clock period 10 ns
# End time: 00:32:41 on Feb 27,2024, Elapsed time: 0:05:18
# Errors: 0, Warnings: 8, Suppressed Warnings: 2
    Warning: output 'angle' has no golden values to compare against
# 
# Error: Nothing to compare, all output capture counts are zero.
# Info: scverify_top/user_tb: Simulation FAILED @ 0 s
# Info: scverify_top/Monitor: runs with constant clock period 0 s
# End time: 00:27:39 on Feb 27,2024, Elapsed time: 0:00:13
# Errors: 0, Warnings: 10, Suppressed Warnings: 2
