# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl" --include "../../../../10_9.srcs/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../10_9.srcs/sources_1/bd/design_3/ipshared/ec67/hdl" --include "../../../../10_9.srcs/sources_1/bd/design_3/ipshared/8713/hdl" --include "C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../10_9.ip_user_files/bd/design_3/ipshared/0b19/axi4_lite_final_output.v" \
"../../../../10_9.ip_user_files/bd/design_3/ip/design_3_axi4_lite_final_outp_0_0/sim/design_3_axi4_lite_final_outp_0_0.v" \
"../../../../10_9.ip_user_files/bd/design_3/ipshared/daef/axi4_lite_layer_connector.v" \
"../../../../10_9.ip_user_files/bd/design_3/ip/design_3_axi4_lite_layer_conn_0_0/sim/design_3_axi4_lite_layer_conn_0_0.v" \
"../../../../10_9.ip_user_files/bd/design_3/ipshared/c04c/axi4_lite_register_module.v" \
"../../../../10_9.ip_user_files/bd/design_3/ip/design_3_axi4_lite_register_m_0_0/sim/design_3_axi4_lite_register_m_0_0.v" \
"../../../../10_9.ip_user_files/bd/design_3/ip/design_3_xbar_0/sim/design_3_xbar_0.v" \
"../../../../10_9.ip_user_files/bd/design_3/ip/design_3_axis_broadcaster_0_0/hdl/tdata_design_3_axis_broadcaster_0_0.v" \
"../../../../10_9.ip_user_files/bd/design_3/ip/design_3_axis_broadcaster_0_0/hdl/tuser_design_3_axis_broadcaster_0_0.v" \
"../../../../10_9.ip_user_files/bd/design_3/ip/design_3_axis_broadcaster_0_0/hdl/top_design_3_axis_broadcaster_0_0.v" \
"../../../../10_9.ip_user_files/bd/design_3/ip/design_3_axis_broadcaster_0_0/sim/design_3_axis_broadcaster_0_0.v" \
"../../../../10_9.ip_user_files/bd/design_3/ipshared/380d/hardmax.v" \
"../../../../10_9.ip_user_files/bd/design_3/ip/design_3_hardmax_0_0/sim/design_3_hardmax_0_0.v" \
"../../../../10_9.ip_user_files/bd/design_3/perceptron/rtl/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../10_9.srcs/sources_1/bd/design_3/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v" \
"../../../../10_9.ip_user_files/bd/design_3/ipshared/5e66/image_loader_module.v" \
"../../../../10_9.ip_user_files/bd/design_3/ip/design_3_image_loader_module_0_0/sim/design_3_image_loader_module_0_0.v" \
"../../../../10_9.ip_user_files/bd/design_3/ip/design_3_perceptron_0_0/src/ila_0/sim/ila_0.v" \
"../../../../10_9.ip_user_files/bd/design_3/ipshared/df32/perceptron.v" \
"../../../../10_9.ip_user_files/bd/design_3/ip/design_3_perceptron_0_0/sim/design_3_perceptron_0_0.v" \
"../../../../10_9.ip_user_files/bd/design_3/ip/design_3_perceptron_2_0/sim/design_3_perceptron_2_0.v" \
"../../../../10_9.ip_user_files/bd/design_3/ip/design_3_perceptron_3_0/sim/design_3_perceptron_3_0.v" \
"../../../../10_9.ip_user_files/bd/design_3/ip/design_3_xlconstant_0_0/sim/design_3_xlconstant_0_0.v" \
"../../../../10_9.ip_user_files/bd/design_3/ip/design_3_xlconstant_1_0/sim/design_3_xlconstant_1_0.v" \
"../../../../10_9.ip_user_files/bd/design_3/ip/design_3_xlconstant_2_0/sim/design_3_xlconstant_2_0.v" \
"../../../../10_9.ip_user_files/bd/design_3/sim/design_3.v" \
"../../../../10_9.srcs/sim_1/new/design_3_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
