** Name: SimpleTwoStageOpAmp_SimpleOpAmp78_3

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp78_3 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias VoltageBiasXXnXX1Yinner VoltageBiasXXnXX1Yinner nmos4 L=9e-6 W=27e-6
mDiodeTransistorNmos2 outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=9e-6 W=256e-6
mDiodeTransistorNmos3 FirstStageYinnerOutputLoad2 FirstStageYinnerOutputLoad2 FirstStageYinnerTransistorStack1Load2 FirstStageYinnerTransistorStack1Load2 nmos4 L=7e-6 W=34e-6
mDiodeTransistorNmos4 FirstStageYinnerTransistorStack1Load2 FirstStageYinnerTransistorStack1Load2 sourceNmos sourceNmos nmos4 L=7e-6 W=240e-6
mDiodeTransistorPmos5 inputVoltageBiasXXpXX1 inputVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 pmos4 L=1e-6 W=10e-6
mDiodeTransistorPmos6 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=14e-6
mNormalTransistorNmos7 out outFirstStage sourceNmos sourceNmos nmos4 L=4e-6 W=222e-6
mNormalTransistorNmos8 inputVoltageBiasXXpXX1 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=9e-6 W=175e-6
mNormalTransistorNmos9 outFirstStage FirstStageYinnerOutputLoad2 FirstStageYinnerTransistorStack2Load2 FirstStageYinnerTransistorStack2Load2 nmos4 L=7e-6 W=34e-6
mNormalTransistorNmos10 FirstStageYinnerTransistorStack2Load2 FirstStageYinnerTransistorStack1Load2 sourceNmos sourceNmos nmos4 L=7e-6 W=240e-6
mNormalTransistorNmos11 FirstStageYsourceGCC1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=8e-6 W=68e-6
mNormalTransistorNmos12 FirstStageYsourceGCC2 in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=8e-6 W=68e-6
mNormalTransistorNmos13 FirstStageYsourceTransconductance ibias outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 nmos4 L=9e-6 W=256e-6
mNormalTransistorNmos14 VoltageBiasXXnXX1Yinner outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=9e-6 W=27e-6
mNormalTransistorPmos15 out inputVoltageBiasXXpXX1 SecondStageYinnerStageBias SecondStageYinnerStageBias pmos4 L=1e-6 W=564e-6
mNormalTransistorPmos16 outFirstStage inputVoltageBiasXXpXX1 FirstStageYsourceGCC2 FirstStageYsourceGCC2 pmos4 L=1e-6 W=114e-6
mNormalTransistorPmos17 FirstStageYinnerOutputLoad2 inputVoltageBiasXXpXX1 FirstStageYsourceGCC1 FirstStageYsourceGCC1 pmos4 L=1e-6 W=114e-6
mNormalTransistorPmos18 FirstStageYsourceGCC1 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=25e-6
mNormalTransistorPmos19 FirstStageYsourceGCC2 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=25e-6
mNormalTransistorPmos20 SecondStageYinnerStageBias outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=585e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 2.40001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp78_3

** Expected Performance Values: 
** Gain: 124 dB
** Power consumption: 14.5851 mW
** Area: 13932 (mu_m)^2
** Transit frequency: 23.9731 MHz
** Transit frequency with error factor: 23.9726 MHz
** Slew rate: 32.6284 V/mu_s
** Phase margin: 60.7336Â°
** CMRR: 132 dB
** VoutMax: 3.43001 V
** VoutMin: 0.75 V
** VcmMax: 4.90001 V
** VcmMin: 1.46001 V


** Expected Currents: 
** NormalTransistorNmos: 63.9371 muA
** NormalTransistorPmos: -65.4209 muA
** NormalTransistorPmos: -112.151 muA
** NormalTransistorPmos: -65.4189 muA
** NormalTransistorPmos: -112.149 muA
** DiodeTransistorNmos: 65.4201 muA
** DiodeTransistorNmos: 65.4191 muA
** NormalTransistorNmos: 65.4181 muA
** NormalTransistorNmos: 65.4191 muA
** NormalTransistorNmos: 93.4611 muA
** DiodeTransistorNmos: 93.4621 muA
** NormalTransistorNmos: 46.7301 muA
** NormalTransistorNmos: 46.7301 muA
** NormalTransistorNmos: 2618.76 muA
** NormalTransistorPmos: -2618.75 muA
** NormalTransistorPmos: -2618.75 muA
** DiodeTransistorNmos: 9.99901 muA
** NormalTransistorNmos: 9.99801 muA
** DiodeTransistorPmos: -63.9379 muA
** DiodeTransistorPmos: -63.9369 muA


** Expected Voltages: 
** ibias: 1.20501  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXpXX1: 2.76801  V
** out: 2.5  V
** outFirstStage: 1.15201  V
** outSourceVoltageBiasXXnXX1: 0.603001  V
** outSourceVoltageBiasXXpXX1: 3.93301  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerOutputLoad2: 1.35701  V
** innerTransistorStack1Load2: 0.555001  V
** innerTransistorStack2Load2: 0.552001  V
** sourceGCC1: 3.51101  V
** sourceGCC2: 3.51101  V
** sourceTransconductance: 1.83901  V
** innerStageBias: 3.84001  V
** inner: 0.601001  V


.END