
;; Function HAL_GPIO_Init (HAL_GPIO_Init, funcdef_no=329, decl_uid=7510, cgraph_uid=333, symbol_order=332)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 41 n_edges 57 count 76 (  1.9)


HAL_GPIO_Init

Dataflow summary:
def_info->table_size = 156, use_info->table_size = 422
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,40u} r13={1d,40u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={17d,16u} r102={1d,42u} r103={1d,39u} r113={1d,4u} r114={1d,7u} r115={1d,6u} r128={1d,2u,1e} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r141={1d,7u,7e} r144={1d,8u} r150={2d,3u} r151={2d,3u} r152={2d,3u} r153={2d,3u} r154={2d,9u,2e} r155={1d,5u} r156={1d,2u} r157={1d,2u} r158={1d,2u} r159={1d,2u} r160={1d,2u} r161={1d,2u} r162={1d,2u} r163={1d,2u} r164={1d,2u} r165={1d,2u} r166={1d,2u} r167={1d,2u} r168={1d,2u} r169={1d,2u} r170={1d,2u} r171={1d} r172={1d,2u} r173={7d,9u} r174={1d,4u} r175={1d,4u} r176={1d,4u} r177={1d,4u} r178={2d,10u,1e} r181={3d,2u} r182={2d,3u} r190={1d,5u} r191={1d,2u} r193={1d,15u,5e} r194={1d,5u} r195={1d,2u} r196={1d,1u} r197={1d,2u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r203={1d,1u} r204={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r213={1d,1u} r214={1d,1u} r217={1d,1u} r218={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r232={1d,1u} r235={1d,1u} r236={1d,1u} r238={1d,1u} r239={1d,1u} r241={1d,1u} r242={1d,1u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r261={3d,2u} r262={1d,3u} r263={1d,2u} r264={1d,8u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} r270={1d,1u} r271={1d,1u} 
;;    total ref usage 559{146d,397u,16e} in 271{271 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d40(102){ }d41(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 40 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 190 193 194 270 271
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 190 193 194 270 271
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 190 193 194
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 190 193 194

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(102){ }u12(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 190 193 194
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 154 178 195 262 263 264 265 266 267 268 269
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 190 193 194
;; live  gen 	 154 178 195 262 263 264 265 266 267 268 269
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 178 190 193 194 195 262 263 264 265 266 267 268 269

( 3 39 )->[4]->( 5 39 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(7){ }u15(13){ }u16(102){ }u17(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 190 195
;; lr  def 	 100 [cc] 113 155
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 100 [cc] 113 155
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269

( 4 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ }u28(13){ }u29(102){ }u30(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 194
;; lr  def 	 100 [cc] 114 115 196
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 100 [cc] 114 115 196
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269

( 5 )->[6]->( 10 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u36(7){ }u37(13){ }u38(102){ }u39(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 154 178 193 194
;; lr  def 	 156 157 158 159 160 161 181 197 198 199 200 203 204
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 156 157 158 159 160 161 181 197 198 199 200 203 204
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 181 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 181 190 193 194 195 262 263 264 265 266 267 268 269

( 5 )->[7]->( 9 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u72(7){ }u73(13){ }u74(102){ }u75(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269

( 7 )->[8]->( 13 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u78(7){ }u79(13){ }u80(102){ }u81(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 154
;; lr  def 	 181 261
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 181 261
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 178 181 190 193 194 195 261 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 178 181 190 193 194 195 261 262 263 264 265 266 267 268 269

( 7 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u85(7){ }u86(13){ }u87(102){ }u88(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; lr  def 	 181 207 208
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 181 207 208
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 181 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 181 190 193 194 195 262 263 264 265 266 267 268 269

( 9 6 )->[10]->( 12 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u93(7){ }u94(13){ }u95(102){ }u96(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 181 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 154 181 193 194
;; lr  def 	 100 [cc] 162 163 164 209 210
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 181 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 100 [cc] 162 163 164 209 210
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 181 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 181 190 193 194 195 262 263 264 265 266 267 268 269

( 10 )->[11]->( 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u112(7){ }u113(13){ }u114(102){ }u115(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 181 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 154
;; lr  def 	 261
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 181 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 261
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 178 181 190 193 194 195 261 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 178 181 190 193 194 195 261 262 263 264 265 266 267 268 269

( 10 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u118(7){ }u119(13){ }u120(102){ }u121(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 181 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 154 178 193 194 263
;; lr  def 	 128 165 166 167 191 211 213 214 217 218 261
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 181 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 128 165 166 167 191 211 213 214 217 218 261
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 178 181 190 193 194 195 261 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 178 181 190 193 194 195 261 262 263 264 265 266 267 268 269

( 12 8 11 )->[13]->( 14 39 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u147(7){ }u148(13){ }u149(102){ }u150(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 178 181 190 193 194 195 261 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 181 193 261
;; lr  def 	 100 [cc] 168 169 170
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 178 181 190 193 194 195 261 262 263 264 265 266 267 268 269
;; live  gen 	 100 [cc] 168 169 170
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269

( 13 )->[14]->( 15 26 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u164(7){ }u165(13){ }u166(102){ }u167(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 193 262 263
;; lr  def 	 100 [cc] 135 136 137 138 141 171 172 173 182 225 227 228
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 100 [cc] 135 136 137 138 141 171 172 173 182 225 227 228
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269

( 14 )->[15]->( 17 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u194(7){ }u195(13){ }u196(102){ }u197(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 265
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269

( 15 )->[16]->( 26 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u202(7){ }u203(13){ }u204(102){ }u205(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 173 195
;; lr  def 	 173 232
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 173 232
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269

( 15 )->[17]->( 19 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u211(7){ }u212(13){ }u213(102){ }u214(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 266
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269

( 17 )->[18]->( 26 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u219(7){ }u220(13){ }u221(102){ }u222(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 173
;; lr  def 	 173 235 236
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 173 235 236
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269

( 17 )->[19]->( 21 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u228(7){ }u229(13){ }u230(102){ }u231(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 267
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269

( 19 )->[20]->( 26 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u236(7){ }u237(13){ }u238(102){ }u239(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 173
;; lr  def 	 173 238 239
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 173 238 239
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269

( 19 )->[21]->( 23 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u245(7){ }u246(13){ }u247(102){ }u248(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 268
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269

( 21 )->[22]->( 26 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u253(7){ }u254(13){ }u255(102){ }u256(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 173
;; lr  def 	 173 241 242
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 173 241 242
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269

( 21 )->[23]->( 24 25 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u262(7){ }u263(13){ }u264(102){ }u265(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 269
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269

( 23 )->[24]->( 26 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u270(7){ }u271(13){ }u272(102){ }u273(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 173
;; lr  def 	 173 244 245
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 173 244 245
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269

( 23 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u279(7){ }u280(13){ }u281(102){ }u282(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 173
;; lr  def 	 173 246 247
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 173 246 247
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269

( 22 20 14 16 18 25 24 )->[26]->( 28 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u288(7){ }u289(13){ }u290(102){ }u291(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 155 173 182 264
;; lr  def 	 100 [cc] 144 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 100 [cc] 144 174
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 174 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 174 178 190 193 194 195 262 263 264 265 266 267 268 269

( 26 )->[27]->( 29 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u303(7){ }u304(13){ }u305(102){ }u306(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 174 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 174
;; lr  def 	 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 174 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 150 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 150 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269

( 26 )->[28]->( 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u309(7){ }u310(13){ }u311(102){ }u312(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 174 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 174
;; lr  def 	 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 174 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 150 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 150 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269

( 28 27 )->[29]->( 31 30 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u316(7){ }u317(13){ }u318(102){ }u319(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 150 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 150 264
;; lr  def 	 100 [cc] 175
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 150 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 100 [cc] 175
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 175 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 175 178 190 193 194 195 262 263 264 265 266 267 268 269

( 29 )->[30]->( 32 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u330(7){ }u331(13){ }u332(102){ }u333(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 175 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 175
;; lr  def 	 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 175 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 151 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 151 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269

( 29 )->[31]->( 32 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u336(7){ }u337(13){ }u338(102){ }u339(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 175 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 175
;; lr  def 	 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 175 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 151
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 151 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 151 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269

( 31 30 )->[32]->( 34 33 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u343(7){ }u344(13){ }u345(102){ }u346(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 151 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 151 264
;; lr  def 	 100 [cc] 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 151 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 100 [cc] 176
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 176 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 176 178 190 193 194 195 262 263 264 265 266 267 268 269

( 32 )->[33]->( 35 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u357(7){ }u358(13){ }u359(102){ }u360(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 176 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 176
;; lr  def 	 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 176 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 152
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 152 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 152 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269

( 32 )->[34]->( 35 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u363(7){ }u364(13){ }u365(102){ }u366(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 176 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 176
;; lr  def 	 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 176 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 152
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 152 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 152 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269

( 34 33 )->[35]->( 37 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u370(7){ }u371(13){ }u372(102){ }u373(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 152 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 152 264
;; lr  def 	 100 [cc] 177
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 152 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 100 [cc] 177
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 154 155 177 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 154 155 177 178 190 193 194 195 262 263 264 265 266 267 268 269

( 35 )->[36]->( 38 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u384(7){ }u385(13){ }u386(102){ }u387(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 154 177 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 177
;; lr  def 	 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 154 177 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 153
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 178 190 193 194 195 262 263 264 265 266 267 268 269

( 35 )->[37]->( 38 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u390(7){ }u391(13){ }u392(102){ }u393(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 155 177 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 177
;; lr  def 	 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 155 177 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 153
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 178 190 193 194 195 262 263 264 265 266 267 268 269

( 37 36 )->[38]->( 39 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u397(7){ }u398(13){ }u399(102){ }u400(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 264
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 178 190 193 194 195 262 263 264 265 266 267 268 269

( 38 4 13 )->[39]->( 4 40 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u404(7){ }u405(13){ }u406(102){ }u407(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 178 190
;; lr  def 	 100 [cc] 154 178
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 100 [cc] 154 178
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 178 190 193 194 195 262 263 264 265 266 267 268 269

( 2 39 )->[40]->( 1 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u415(7){ }u416(13){ }u417(102){ }u418(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 40 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u419(7){ }u420(13){ }u421(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 35 to worklist
  Adding insn 48 to worklist
  Adding insn 451 to worklist
  Adding insn 81 to worklist
  Adding insn 68 to worklist
  Adding insn 66 to worklist
  Adding insn 52 to worklist
  Adding insn 89 to worklist
  Adding insn 453 to worklist
  Adding insn 119 to worklist
  Adding insn 116 to worklist
  Adding insn 105 to worklist
  Adding insn 456 to worklist
  Adding insn 143 to worklist
  Adding insn 127 to worklist
  Adding insn 162 to worklist
  Adding insn 157 to worklist
  Adding insn 147 to worklist
  Adding insn 197 to worklist
  Adding insn 185 to worklist
  Adding insn 178 to worklist
  Adding insn 176 to worklist
  Adding insn 174 to worklist
  Adding insn 171 to worklist
  Adding insn 168 to worklist
  Adding insn 201 to worklist
  Adding insn 458 to worklist
  Adding insn 212 to worklist
  Adding insn 460 to worklist
  Adding insn 223 to worklist
  Adding insn 462 to worklist
  Adding insn 234 to worklist
  Adding insn 464 to worklist
  Adding insn 245 to worklist
  Adding insn 466 to worklist
  Adding insn 272 to worklist
  Adding insn 264 to worklist
  Adding insn 261 to worklist
  Adding insn 468 to worklist
  Adding insn 297 to worklist
  Adding insn 290 to worklist
  Adding insn 287 to worklist
  Adding insn 470 to worklist
  Adding insn 322 to worklist
  Adding insn 315 to worklist
  Adding insn 312 to worklist
  Adding insn 472 to worklist
  Adding insn 347 to worklist
  Adding insn 340 to worklist
  Adding insn 337 to worklist
  Adding insn 474 to worklist
  Adding insn 362 to worklist
  Adding insn 372 to worklist
Finished finding needed instructions:
processing block 40 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 39 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 178 190 193 194 195 262 263 264 265 266 267 268 269
  Adding insn 371 to worklist
  Adding insn 369 to worklist
  Adding insn 366 to worklist
processing block 38 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 178 190 193 194 195 262 263 264 265 266 267 268 269
processing block 37 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 178 190 193 194 195 262 263 264 265 266 267 268 269
  Adding insn 355 to worklist
processing block 36 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 178 190 193 194 195 262 263 264 265 266 267 268 269
  Adding insn 349 to worklist
processing block 35 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 154 155 177 178 190 193 194 195 262 263 264 265 266 267 268 269
  Adding insn 346 to worklist
processing block 34 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 152 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
  Adding insn 330 to worklist
processing block 33 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 152 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
  Adding insn 324 to worklist
processing block 32 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 176 178 190 193 194 195 262 263 264 265 266 267 268 269
  Adding insn 321 to worklist
processing block 31 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 151 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
  Adding insn 305 to worklist
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 151 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
  Adding insn 299 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 175 178 190 193 194 195 262 263 264 265 266 267 268 269
  Adding insn 296 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 150 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
  Adding insn 280 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 150 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
  Adding insn 274 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 174 178 190 193 194 195 262 263 264 265 266 267 268 269
  Adding insn 271 to worklist
  Adding insn 267 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
  Adding insn 249 to worklist
  Adding insn 248 to worklist
  Adding insn 247 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
  Adding insn 256 to worklist
  Adding insn 255 to worklist
  Adding insn 254 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
  Adding insn 244 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
  Adding insn 238 to worklist
  Adding insn 237 to worklist
  Adding insn 236 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
  Adding insn 233 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
  Adding insn 227 to worklist
  Adding insn 226 to worklist
  Adding insn 225 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
  Adding insn 222 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
  Adding insn 216 to worklist
  Adding insn 215 to worklist
  Adding insn 214 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
  Adding insn 211 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
  Adding insn 205 to worklist
  Adding insn 204 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
  Adding insn 200 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
  Adding insn 196 to worklist
  Adding insn 193 to worklist
  Adding insn 191 to worklist
  Adding insn 189 to worklist
  Adding insn 188 to worklist
  Adding insn 477 to worklist
  Adding insn 476 to worklist
  Adding insn 182 to worklist
  Adding insn 175 to worklist
  Adding insn 169 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
  Adding insn 161 to worklist
  Adding insn 154 to worklist
  Adding insn 150 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 178 181 190 193 194 195 261 262 263 264 265 266 267 268 269
  Adding insn 414 to worklist
  Adding insn 140 to worklist
  Adding insn 139 to worklist
  Adding insn 138 to worklist
  Adding insn 135 to worklist
  Adding insn 133 to worklist
  Adding insn 131 to worklist
  Adding insn 130 to worklist
  Adding insn 126 to worklist
  Adding insn 124 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 178 181 190 193 194 195 261 262 263 264 265 266 267 268 269
  Adding insn 413 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 181 190 193 194 195 262 263 264 265 266 267 268 269
  Adding insn 118 to worklist
  Adding insn 113 to worklist
  Adding insn 112 to worklist
  Adding insn 111 to worklist
  Adding insn 108 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 181 190 193 194 195 262 263 264 265 266 267 268 269
  Adding insn 78 to worklist
  Adding insn 77 to worklist
  Adding insn 76 to worklist
  Adding insn 72 to worklist
  Adding insn 63 to worklist
  Adding insn 62 to worklist
  Adding insn 61 to worklist
  Adding insn 58 to worklist
  Adding insn 57 to worklist
  Adding insn 56 to worklist
  Adding insn 55 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 181 190 193 194 195 262 263 264 265 266 267 268 269
  Adding insn 100 to worklist
  Adding insn 99 to worklist
  Adding insn 98 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 178 181 190 193 194 195 261 262 263 264 265 266 267 268 269
  Adding insn 93 to worklist
  Adding insn 92 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
  Adding insn 88 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
  Adding insn 47 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
  Adding insn 34 to worklist
  Adding insn 30 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 178 190 193 194 195 262 263 264 265 266 267 268 269
  Adding insn 243 to worklist
  Adding insn 232 to worklist
  Adding insn 221 to worklist
  Adding insn 210 to worklist
  Adding insn 199 to worklist
  Adding insn 263 to worklist
  Adding insn 190 to worklist
  Adding insn 167 to worklist
  Adding insn 29 to worklist
  Adding insn 6 to worklist
  Adding insn 5 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 190 193 194
  Adding insn 19 to worklist
  Adding insn 3 to worklist
  Adding insn 449 to worklist
  Adding insn 2 to worklist
  Adding insn 448 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 41 n_edges 57 count 42 (    1)

Pass 0 for finding pseudo/allocno costs


  r271 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:2750 VFP_LO_REGS:2750 ALL_REGS:2750 MEM:1210
  r270 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:2750 VFP_LO_REGS:2750 ALL_REGS:2750 MEM:1210
  r269 costs: LO_REGS:0 HI_REGS:194 CALLER_SAVE_REGS:194 EVEN_REG:194 GENERAL_REGS:194 VFP_D0_D7_REGS:1913 VFP_LO_REGS:1913 ALL_REGS:1913 MEM:855
  r268 costs: LO_REGS:0 HI_REGS:194 CALLER_SAVE_REGS:194 EVEN_REG:194 GENERAL_REGS:194 VFP_D0_D7_REGS:2153 VFP_LO_REGS:2153 ALL_REGS:2153 MEM:1015
  r267 costs: LO_REGS:0 HI_REGS:194 CALLER_SAVE_REGS:194 EVEN_REG:194 GENERAL_REGS:194 VFP_D0_D7_REGS:2498 VFP_LO_REGS:2498 ALL_REGS:2498 MEM:1245
  r266 costs: LO_REGS:0 HI_REGS:194 CALLER_SAVE_REGS:194 EVEN_REG:194 GENERAL_REGS:194 VFP_D0_D7_REGS:2993 VFP_LO_REGS:2993 ALL_REGS:2993 MEM:1575
  r265 costs: LO_REGS:0 HI_REGS:194 CALLER_SAVE_REGS:194 EVEN_REG:194 GENERAL_REGS:194 VFP_D0_D7_REGS:3683 VFP_LO_REGS:3683 ALL_REGS:3683 MEM:2035
  r264 costs: LO_REGS:0 HI_REGS:194 CALLER_SAVE_REGS:194 EVEN_REG:194 GENERAL_REGS:194 VFP_D0_D7_REGS:27998 VFP_LO_REGS:27998 ALL_REGS:27998 MEM:18245
  r263 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6953 VFP_LO_REGS:6953 ALL_REGS:6953 MEM:4215
  r262 costs: LO_REGS:0 HI_REGS:194 CALLER_SAVE_REGS:194 EVEN_REG:194 GENERAL_REGS:194 VFP_D0_D7_REGS:11348 VFP_LO_REGS:11348 ALL_REGS:11348 MEM:7145
  r261 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15600 VFP_LO_REGS:15600 ALL_REGS:15600 MEM:10400
  r247 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:754 VFP_LO_REGS:754 ALL_REGS:754 MEM:390
  r246 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:780 VFP_LO_REGS:780 ALL_REGS:780 MEM:520
  r245 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:319 VFP_LO_REGS:319 ALL_REGS:319 MEM:165
  r244 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r242 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:464 VFP_LO_REGS:464 ALL_REGS:464 MEM:240
  r241 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:480 VFP_LO_REGS:480 ALL_REGS:480 MEM:320
  r239 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:638 VFP_LO_REGS:638 ALL_REGS:638 MEM:330
  r238 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:660 VFP_LO_REGS:660 ALL_REGS:660 MEM:440
  r236 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:928 VFP_LO_REGS:928 ALL_REGS:928 MEM:480
  r235 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:960 VFP_LO_REGS:960 ALL_REGS:960 MEM:640
  r232 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1380 VFP_LO_REGS:1380 ALL_REGS:1380 MEM:920
  r228 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6660 VFP_LO_REGS:6660 ALL_REGS:6660 MEM:4440
  r227 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6660 VFP_LO_REGS:6660 ALL_REGS:6660 MEM:4440
  r225 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6660 VFP_LO_REGS:6660 ALL_REGS:6660 MEM:4440
  r218 costs: LO_REGS:0 HI_REGS:302 CALLER_SAVE_REGS:302 EVEN_REG:302 GENERAL_REGS:302 VFP_D0_D7_REGS:4530 VFP_LO_REGS:4530 ALL_REGS:4530 MEM:3020
  r217 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4530 VFP_LO_REGS:4530 ALL_REGS:4530 MEM:3020
  r214 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4530 VFP_LO_REGS:4530 ALL_REGS:4530 MEM:3020
  r213 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4530 VFP_LO_REGS:4530 ALL_REGS:4530 MEM:3020
  r211 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4530 VFP_LO_REGS:4530 ALL_REGS:4530 MEM:3020
  r210 costs: LO_REGS:0 HI_REGS:586 CALLER_SAVE_REGS:586 EVEN_REG:586 GENERAL_REGS:586 VFP_D0_D7_REGS:8790 VFP_LO_REGS:8790 ALL_REGS:8790 MEM:5860
  r209 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:8790 VFP_LO_REGS:8790 ALL_REGS:8790 MEM:5860
  r208 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3219 VFP_LO_REGS:3219 ALL_REGS:3219 MEM:1665
  r207 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3330 VFP_LO_REGS:3330 ALL_REGS:3330 MEM:2220
  r204 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:5460 VFP_LO_REGS:5460 ALL_REGS:5460 MEM:3640
  r203 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:5460 VFP_LO_REGS:5460 ALL_REGS:5460 MEM:3640
  r200 costs: LO_REGS:0 HI_REGS:364 CALLER_SAVE_REGS:364 EVEN_REG:364 GENERAL_REGS:364 VFP_D0_D7_REGS:5460 VFP_LO_REGS:5460 ALL_REGS:5460 MEM:3640
  r199 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:5460 VFP_LO_REGS:5460 ALL_REGS:5460 MEM:3640
  r198 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:5278 VFP_LO_REGS:5278 ALL_REGS:5278 MEM:2730
  r197 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:8190 VFP_LO_REGS:8190 ALL_REGS:8190 MEM:5460
  r196 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r195 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15398 VFP_LO_REGS:15398 ALL_REGS:15398 MEM:9845
  r194 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:18815 VFP_LO_REGS:18815 ALL_REGS:18815 MEM:11920
  r193 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:46205 VFP_LO_REGS:46205 ALL_REGS:46205 MEM:30180
  r191 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6795 VFP_LO_REGS:6795 ALL_REGS:6795 MEM:4530
  r190 costs: LO_REGS:0 HI_REGS:440 CALLER_SAVE_REGS:440 EVEN_REG:440 GENERAL_REGS:440 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r182 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:16650 VFP_LO_REGS:16650 ALL_REGS:16650 MEM:11100
  r181 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:17730 VFP_LO_REGS:17730 ALL_REGS:17730 MEM:11820
  r178 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:68290 VFP_LO_REGS:68290 ALL_REGS:68290 MEM:44977
  r177 costs: LO_REGS:0 HI_REGS:444 CALLER_SAVE_REGS:444 EVEN_REG:444 GENERAL_REGS:444 VFP_D0_D7_REGS:6660 VFP_LO_REGS:6660 ALL_REGS:6660 MEM:4440
  r176 costs: LO_REGS:0 HI_REGS:444 CALLER_SAVE_REGS:444 EVEN_REG:444 GENERAL_REGS:444 VFP_D0_D7_REGS:6660 VFP_LO_REGS:6660 ALL_REGS:6660 MEM:4440
  r175 costs: LO_REGS:0 HI_REGS:444 CALLER_SAVE_REGS:444 EVEN_REG:444 GENERAL_REGS:444 VFP_D0_D7_REGS:6660 VFP_LO_REGS:6660 ALL_REGS:6660 MEM:4440
  r174 costs: LO_REGS:0 HI_REGS:444 CALLER_SAVE_REGS:444 EVEN_REG:444 GENERAL_REGS:444 VFP_D0_D7_REGS:6660 VFP_LO_REGS:6660 ALL_REGS:6660 MEM:4440
  r173 costs: LO_REGS:0 HI_REGS:444 CALLER_SAVE_REGS:444 EVEN_REG:444 GENERAL_REGS:444 VFP_D0_D7_REGS:11250 VFP_LO_REGS:11250 ALL_REGS:11250 MEM:7500
  r172 costs: LO_REGS:0 HI_REGS:444 CALLER_SAVE_REGS:444 EVEN_REG:444 GENERAL_REGS:444 VFP_D0_D7_REGS:6660 VFP_LO_REGS:6660 ALL_REGS:6660 MEM:4440
  r171 costs: LO_REGS:0 HI_REGS:444 CALLER_SAVE_REGS:444 EVEN_REG:444 GENERAL_REGS:444 VFP_D0_D7_REGS:3330 VFP_LO_REGS:3330 ALL_REGS:3330 MEM:2220
  r170 costs: LO_REGS:0 HI_REGS:890 CALLER_SAVE_REGS:890 EVEN_REG:890 GENERAL_REGS:890 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r169 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r168 costs: LO_REGS:0 HI_REGS:890 CALLER_SAVE_REGS:890 EVEN_REG:890 GENERAL_REGS:890 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r167 costs: LO_REGS:0 HI_REGS:302 CALLER_SAVE_REGS:302 EVEN_REG:302 GENERAL_REGS:302 VFP_D0_D7_REGS:4530 VFP_LO_REGS:4530 ALL_REGS:4530 MEM:3020
  r166 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4530 VFP_LO_REGS:4530 ALL_REGS:4530 MEM:3020
  r165 costs: LO_REGS:0 HI_REGS:302 CALLER_SAVE_REGS:302 EVEN_REG:302 GENERAL_REGS:302 VFP_D0_D7_REGS:4530 VFP_LO_REGS:4530 ALL_REGS:4530 MEM:3020
  r164 costs: LO_REGS:0 HI_REGS:586 CALLER_SAVE_REGS:586 EVEN_REG:586 GENERAL_REGS:586 VFP_D0_D7_REGS:8790 VFP_LO_REGS:8790 ALL_REGS:8790 MEM:5860
  r163 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:8790 VFP_LO_REGS:8790 ALL_REGS:8790 MEM:5860
  r162 costs: LO_REGS:0 HI_REGS:586 CALLER_SAVE_REGS:586 EVEN_REG:586 GENERAL_REGS:586 VFP_D0_D7_REGS:8790 VFP_LO_REGS:8790 ALL_REGS:8790 MEM:5860
  r161 costs: LO_REGS:0 HI_REGS:364 CALLER_SAVE_REGS:364 EVEN_REG:364 GENERAL_REGS:364 VFP_D0_D7_REGS:5460 VFP_LO_REGS:5460 ALL_REGS:5460 MEM:3640
  r160 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:5460 VFP_LO_REGS:5460 ALL_REGS:5460 MEM:3640
  r159 costs: LO_REGS:0 HI_REGS:364 CALLER_SAVE_REGS:364 EVEN_REG:364 GENERAL_REGS:364 VFP_D0_D7_REGS:5460 VFP_LO_REGS:5460 ALL_REGS:5460 MEM:3640
  r158 costs: LO_REGS:0 HI_REGS:364 CALLER_SAVE_REGS:364 EVEN_REG:364 GENERAL_REGS:364 VFP_D0_D7_REGS:5460 VFP_LO_REGS:5460 ALL_REGS:5460 MEM:3640
  r157 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:5460 VFP_LO_REGS:5460 ALL_REGS:5460 MEM:3640
  r156 costs: LO_REGS:0 HI_REGS:364 CALLER_SAVE_REGS:364 EVEN_REG:364 GENERAL_REGS:364 VFP_D0_D7_REGS:5460 VFP_LO_REGS:5460 ALL_REGS:5460 MEM:3640
  r155 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:23340 VFP_LO_REGS:23340 ALL_REGS:23340 MEM:15560
  r154 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:47208 VFP_LO_REGS:47208 ALL_REGS:47208 MEM:30502
  r153 costs: LO_REGS:0 HI_REGS:444 CALLER_SAVE_REGS:444 EVEN_REG:444 GENERAL_REGS:444 VFP_D0_D7_REGS:6660 VFP_LO_REGS:6660 ALL_REGS:6660 MEM:4440
  r152 costs: LO_REGS:0 HI_REGS:444 CALLER_SAVE_REGS:444 EVEN_REG:444 GENERAL_REGS:444 VFP_D0_D7_REGS:6660 VFP_LO_REGS:6660 ALL_REGS:6660 MEM:4440
  r151 costs: LO_REGS:0 HI_REGS:444 CALLER_SAVE_REGS:444 EVEN_REG:444 GENERAL_REGS:444 VFP_D0_D7_REGS:6660 VFP_LO_REGS:6660 ALL_REGS:6660 MEM:4440
  r150 costs: LO_REGS:0 HI_REGS:444 CALLER_SAVE_REGS:444 EVEN_REG:444 GENERAL_REGS:444 VFP_D0_D7_REGS:6660 VFP_LO_REGS:6660 ALL_REGS:6660 MEM:4440
  r144 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:9990 VFP_LO_REGS:9990 ALL_REGS:9990 MEM:6660
  r141 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:8955 VFP_LO_REGS:8955 ALL_REGS:8955 MEM:5970
  r138 costs: LO_REGS:0 HI_REGS:444 CALLER_SAVE_REGS:444 EVEN_REG:444 GENERAL_REGS:444 VFP_D0_D7_REGS:6660 VFP_LO_REGS:6660 ALL_REGS:6660 MEM:4440
  r137 costs: LO_REGS:0 HI_REGS:444 CALLER_SAVE_REGS:444 EVEN_REG:444 GENERAL_REGS:444 VFP_D0_D7_REGS:6660 VFP_LO_REGS:6660 ALL_REGS:6660 MEM:4440
  r136 costs: LO_REGS:0 HI_REGS:444 CALLER_SAVE_REGS:444 EVEN_REG:444 GENERAL_REGS:444 VFP_D0_D7_REGS:6660 VFP_LO_REGS:6660 ALL_REGS:6660 MEM:4440
  r135 costs: LO_REGS:0 HI_REGS:444 CALLER_SAVE_REGS:444 EVEN_REG:444 GENERAL_REGS:444 VFP_D0_D7_REGS:6660 VFP_LO_REGS:6660 ALL_REGS:6660 MEM:4440
  r128 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6795 VFP_LO_REGS:6795 ALL_REGS:6795 MEM:4530
  r115 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:28335 VFP_LO_REGS:28335 ALL_REGS:28335 MEM:18890
  r114 costs: LO_REGS:0 HI_REGS:890 CALLER_SAVE_REGS:890 EVEN_REG:890 GENERAL_REGS:890 VFP_D0_D7_REGS:36075 VFP_LO_REGS:36075 ALL_REGS:36075 MEM:24050
  r113 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29430 VFP_LO_REGS:29430 ALL_REGS:29430 MEM:19620


Pass 1 for finding pseudo/allocno costs

    r271: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r270: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r269: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r268: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r267: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r266: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r265: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r264: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r263: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r262: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r261: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r260: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r259: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r258: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r257: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r256: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r255: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r254: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r253: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r252: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r251: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r250: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r249: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r248: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r247: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r246: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r245: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r244: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r243: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r242: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r241: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r240: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r239: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r238: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r237: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r236: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r235: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r234: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r233: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r232: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r231: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r230: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r229: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r228: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r227: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r226: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r225: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r224: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r223: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r222: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r221: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r220: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r219: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r218: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r217: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r216: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r215: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r214: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r213: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r212: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r211: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r210: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r209: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r208: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r207: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r206: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r205: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r204: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r203: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r202: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r201: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r200: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r199: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r198: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r197: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r196: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r195: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r194: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r193: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r192: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r191: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r190: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r189: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r188: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r187: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r186: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r185: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r184: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r183: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r182: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r181: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r180: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r179: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r178: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r177: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r176: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r175: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r174: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r173: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r172: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r171: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r170: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r169: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r168: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r167: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r166: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r165: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r164: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r162: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r159: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r148: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r147: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r271 costs: GENERAL_REGS:220 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3300 MEM:3300
  r270 costs: GENERAL_REGS:220 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3300 MEM:3300
  r269 costs: LO_REGS:0 HI_REGS:194 CALLER_SAVE_REGS:194 EVEN_REG:194 GENERAL_REGS:194 VFP_D0_D7_REGS:2010 VFP_LO_REGS:2010 ALL_REGS:2010 MEM:1340
  r268 costs: LO_REGS:0 HI_REGS:194 CALLER_SAVE_REGS:194 EVEN_REG:194 GENERAL_REGS:194 VFP_D0_D7_REGS:2250 VFP_LO_REGS:2250 ALL_REGS:2250 MEM:1500
  r267 costs: LO_REGS:0 HI_REGS:194 CALLER_SAVE_REGS:194 EVEN_REG:194 GENERAL_REGS:194 VFP_D0_D7_REGS:2595 VFP_LO_REGS:2595 ALL_REGS:2595 MEM:1730
  r266 costs: LO_REGS:0 HI_REGS:194 CALLER_SAVE_REGS:194 EVEN_REG:194 GENERAL_REGS:194 VFP_D0_D7_REGS:3090 VFP_LO_REGS:3090 ALL_REGS:3090 MEM:2060
  r265 costs: LO_REGS:0 HI_REGS:194 CALLER_SAVE_REGS:194 EVEN_REG:194 GENERAL_REGS:194 VFP_D0_D7_REGS:3780 VFP_LO_REGS:3780 ALL_REGS:3780 MEM:2520
  r264 costs: LO_REGS:0 HI_REGS:194 CALLER_SAVE_REGS:194 EVEN_REG:194 GENERAL_REGS:194 VFP_D0_D7_REGS:28095 VFP_LO_REGS:28095 ALL_REGS:28095 MEM:18730
  r263 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:7050 VFP_LO_REGS:7050 ALL_REGS:7050 MEM:4700
  r262 costs: LO_REGS:0 HI_REGS:194 CALLER_SAVE_REGS:194 EVEN_REG:194 GENERAL_REGS:194 VFP_D0_D7_REGS:11445 VFP_LO_REGS:11445 ALL_REGS:11445 MEM:7630
  r261 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15600 VFP_LO_REGS:15600 ALL_REGS:15600 MEM:10400
  r247 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:780 VFP_LO_REGS:780 ALL_REGS:780 MEM:520
  r246 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:780 VFP_LO_REGS:780 ALL_REGS:780 MEM:520
  r245 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r244 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:330 VFP_LO_REGS:330 ALL_REGS:330 MEM:220
  r242 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:480 VFP_LO_REGS:480 ALL_REGS:480 MEM:320
  r241 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:480 VFP_LO_REGS:480 ALL_REGS:480 MEM:320
  r239 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:660 VFP_LO_REGS:660 ALL_REGS:660 MEM:440
  r238 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:660 VFP_LO_REGS:660 ALL_REGS:660 MEM:440
  r236 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:960 VFP_LO_REGS:960 ALL_REGS:960 MEM:640
  r235 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:960 VFP_LO_REGS:960 ALL_REGS:960 MEM:640
  r232 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1380 VFP_LO_REGS:1380 ALL_REGS:1380 MEM:920
  r228 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6660 VFP_LO_REGS:6660 ALL_REGS:6660 MEM:4440
  r227 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6660 VFP_LO_REGS:6660 ALL_REGS:6660 MEM:4440
  r225 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6660 VFP_LO_REGS:6660 ALL_REGS:6660 MEM:4440
  r218 costs: LO_REGS:0 HI_REGS:302 CALLER_SAVE_REGS:302 EVEN_REG:302 GENERAL_REGS:302 VFP_D0_D7_REGS:4530 VFP_LO_REGS:4530 ALL_REGS:4530 MEM:3020
  r217 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4530 VFP_LO_REGS:4530 ALL_REGS:4530 MEM:3020
  r214 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4530 VFP_LO_REGS:4530 ALL_REGS:4530 MEM:3020
  r213 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4530 VFP_LO_REGS:4530 ALL_REGS:4530 MEM:3020
  r211 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4530 VFP_LO_REGS:4530 ALL_REGS:4530 MEM:3020
  r210 costs: LO_REGS:0 HI_REGS:586 CALLER_SAVE_REGS:586 EVEN_REG:586 GENERAL_REGS:586 VFP_D0_D7_REGS:8790 VFP_LO_REGS:8790 ALL_REGS:8790 MEM:5860
  r209 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:8790 VFP_LO_REGS:8790 ALL_REGS:8790 MEM:5860
  r208 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3330 VFP_LO_REGS:3330 ALL_REGS:3330 MEM:2220
  r207 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3330 VFP_LO_REGS:3330 ALL_REGS:3330 MEM:2220
  r204 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5460 VFP_LO_REGS:5460 ALL_REGS:5460 MEM:3640
  r203 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5460 VFP_LO_REGS:5460 ALL_REGS:5460 MEM:3640
  r200 costs: LO_REGS:0 HI_REGS:364 CALLER_SAVE_REGS:364 EVEN_REG:364 GENERAL_REGS:364 VFP_D0_D7_REGS:5460 VFP_LO_REGS:5460 ALL_REGS:5460 MEM:3640
  r199 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5460 VFP_LO_REGS:5460 ALL_REGS:5460 MEM:3640
  r198 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5460 VFP_LO_REGS:5460 ALL_REGS:5460 MEM:3640
  r197 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:8190 VFP_LO_REGS:8190 ALL_REGS:8190 MEM:5460
  r196 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r195 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15495 VFP_LO_REGS:15495 ALL_REGS:15495 MEM:10330
  r194 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:19365 VFP_LO_REGS:19365 ALL_REGS:19365 MEM:12910
  r193 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:46755 VFP_LO_REGS:46755 ALL_REGS:46755 MEM:31170
  r191 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6795 VFP_LO_REGS:6795 ALL_REGS:6795 MEM:4530
  r190 costs: LO_REGS:0 HI_REGS:440 CALLER_SAVE_REGS:440 EVEN_REG:440 GENERAL_REGS:440 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r182 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:16650 VFP_LO_REGS:16650 ALL_REGS:16650 MEM:11100
  r181 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:17730 VFP_LO_REGS:17730 ALL_REGS:17730 MEM:11820
  r178 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:68775 VFP_LO_REGS:68775 ALL_REGS:68775 MEM:45850
  r177 costs: LO_REGS:0 HI_REGS:444 CALLER_SAVE_REGS:444 EVEN_REG:444 GENERAL_REGS:444 VFP_D0_D7_REGS:6660 VFP_LO_REGS:6660 ALL_REGS:6660 MEM:4440
  r176 costs: LO_REGS:0 HI_REGS:444 CALLER_SAVE_REGS:444 EVEN_REG:444 GENERAL_REGS:444 VFP_D0_D7_REGS:6660 VFP_LO_REGS:6660 ALL_REGS:6660 MEM:4440
  r175 costs: LO_REGS:0 HI_REGS:444 CALLER_SAVE_REGS:444 EVEN_REG:444 GENERAL_REGS:444 VFP_D0_D7_REGS:6660 VFP_LO_REGS:6660 ALL_REGS:6660 MEM:4440
  r174 costs: LO_REGS:0 HI_REGS:444 CALLER_SAVE_REGS:444 EVEN_REG:444 GENERAL_REGS:444 VFP_D0_D7_REGS:6660 VFP_LO_REGS:6660 ALL_REGS:6660 MEM:4440
  r173 costs: LO_REGS:0 HI_REGS:444 CALLER_SAVE_REGS:444 EVEN_REG:444 GENERAL_REGS:444 VFP_D0_D7_REGS:11250 VFP_LO_REGS:11250 ALL_REGS:11250 MEM:7500
  r172 costs: LO_REGS:0 HI_REGS:444 CALLER_SAVE_REGS:444 EVEN_REG:444 GENERAL_REGS:444 VFP_D0_D7_REGS:6660 VFP_LO_REGS:6660 ALL_REGS:6660 MEM:4440
  r171 costs: LO_REGS:0 HI_REGS:444 CALLER_SAVE_REGS:444 EVEN_REG:444 GENERAL_REGS:444 VFP_D0_D7_REGS:3330 VFP_LO_REGS:3330 ALL_REGS:3330 MEM:2220
  r170 costs: LO_REGS:0 HI_REGS:890 CALLER_SAVE_REGS:890 EVEN_REG:890 GENERAL_REGS:890 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r169 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r168 costs: LO_REGS:0 HI_REGS:890 CALLER_SAVE_REGS:890 EVEN_REG:890 GENERAL_REGS:890 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r167 costs: LO_REGS:0 HI_REGS:302 CALLER_SAVE_REGS:302 EVEN_REG:302 GENERAL_REGS:302 VFP_D0_D7_REGS:4530 VFP_LO_REGS:4530 ALL_REGS:4530 MEM:3020
  r166 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4530 VFP_LO_REGS:4530 ALL_REGS:4530 MEM:3020
  r165 costs: LO_REGS:0 HI_REGS:302 CALLER_SAVE_REGS:302 EVEN_REG:302 GENERAL_REGS:302 VFP_D0_D7_REGS:4530 VFP_LO_REGS:4530 ALL_REGS:4530 MEM:3020
  r164 costs: LO_REGS:0 HI_REGS:586 CALLER_SAVE_REGS:586 EVEN_REG:586 GENERAL_REGS:586 VFP_D0_D7_REGS:8790 VFP_LO_REGS:8790 ALL_REGS:8790 MEM:5860
  r163 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:8790 VFP_LO_REGS:8790 ALL_REGS:8790 MEM:5860
  r162 costs: LO_REGS:0 HI_REGS:586 CALLER_SAVE_REGS:586 EVEN_REG:586 GENERAL_REGS:586 VFP_D0_D7_REGS:8790 VFP_LO_REGS:8790 ALL_REGS:8790 MEM:5860
  r161 costs: LO_REGS:0 HI_REGS:364 CALLER_SAVE_REGS:364 EVEN_REG:364 GENERAL_REGS:364 VFP_D0_D7_REGS:5460 VFP_LO_REGS:5460 ALL_REGS:5460 MEM:3640
  r160 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5460 VFP_LO_REGS:5460 ALL_REGS:5460 MEM:3640
  r159 costs: LO_REGS:0 HI_REGS:364 CALLER_SAVE_REGS:364 EVEN_REG:364 GENERAL_REGS:364 VFP_D0_D7_REGS:5460 VFP_LO_REGS:5460 ALL_REGS:5460 MEM:3640
  r158 costs: LO_REGS:0 HI_REGS:364 CALLER_SAVE_REGS:364 EVEN_REG:364 GENERAL_REGS:364 VFP_D0_D7_REGS:5460 VFP_LO_REGS:5460 ALL_REGS:5460 MEM:3640
  r157 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5460 VFP_LO_REGS:5460 ALL_REGS:5460 MEM:3640
  r156 costs: LO_REGS:0 HI_REGS:364 CALLER_SAVE_REGS:364 EVEN_REG:364 GENERAL_REGS:364 VFP_D0_D7_REGS:5460 VFP_LO_REGS:5460 ALL_REGS:5460 MEM:3640
  r155 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:23340 VFP_LO_REGS:23340 ALL_REGS:23340 MEM:15560
  r154 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:47790 VFP_LO_REGS:47790 ALL_REGS:47790 MEM:31860
  r153 costs: LO_REGS:0 HI_REGS:444 CALLER_SAVE_REGS:444 EVEN_REG:444 GENERAL_REGS:444 VFP_D0_D7_REGS:6660 VFP_LO_REGS:6660 ALL_REGS:6660 MEM:4440
  r152 costs: LO_REGS:0 HI_REGS:444 CALLER_SAVE_REGS:444 EVEN_REG:444 GENERAL_REGS:444 VFP_D0_D7_REGS:6660 VFP_LO_REGS:6660 ALL_REGS:6660 MEM:4440
  r151 costs: LO_REGS:0 HI_REGS:444 CALLER_SAVE_REGS:444 EVEN_REG:444 GENERAL_REGS:444 VFP_D0_D7_REGS:6660 VFP_LO_REGS:6660 ALL_REGS:6660 MEM:4440
  r150 costs: LO_REGS:0 HI_REGS:444 CALLER_SAVE_REGS:444 EVEN_REG:444 GENERAL_REGS:444 VFP_D0_D7_REGS:6660 VFP_LO_REGS:6660 ALL_REGS:6660 MEM:4440
  r144 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:9990 VFP_LO_REGS:9990 ALL_REGS:9990 MEM:6660
  r141 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:8955 VFP_LO_REGS:8955 ALL_REGS:8955 MEM:5970
  r138 costs: LO_REGS:0 HI_REGS:444 CALLER_SAVE_REGS:444 EVEN_REG:444 GENERAL_REGS:444 VFP_D0_D7_REGS:6660 VFP_LO_REGS:6660 ALL_REGS:6660 MEM:4440
  r137 costs: LO_REGS:0 HI_REGS:444 CALLER_SAVE_REGS:444 EVEN_REG:444 GENERAL_REGS:444 VFP_D0_D7_REGS:6660 VFP_LO_REGS:6660 ALL_REGS:6660 MEM:4440
  r136 costs: LO_REGS:0 HI_REGS:444 CALLER_SAVE_REGS:444 EVEN_REG:444 GENERAL_REGS:444 VFP_D0_D7_REGS:6660 VFP_LO_REGS:6660 ALL_REGS:6660 MEM:4440
  r135 costs: LO_REGS:0 HI_REGS:444 CALLER_SAVE_REGS:444 EVEN_REG:444 GENERAL_REGS:444 VFP_D0_D7_REGS:6660 VFP_LO_REGS:6660 ALL_REGS:6660 MEM:4440
  r128 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6795 VFP_LO_REGS:6795 ALL_REGS:6795 MEM:4530
  r115 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:28335 VFP_LO_REGS:28335 ALL_REGS:28335 MEM:18890
  r114 costs: LO_REGS:0 HI_REGS:890 CALLER_SAVE_REGS:890 EVEN_REG:890 GENERAL_REGS:890 VFP_D0_D7_REGS:36075 VFP_LO_REGS:36075 ALL_REGS:36075 MEM:24050
  r113 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:29430 VFP_LO_REGS:29430 ALL_REGS:29430 MEM:19620

;;   ======================================================
;;   -- basic block 2 from 448 to 21 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 449 r271=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   3 r194=r271                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 448 r270=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  19 r190=[r194]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   2 r193=r270                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  21 {pc={(r190==0)?L377:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 9
;;   new tail = 21

;;   ======================================================
;;   -- basic block 3 from 5 to 243 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 r154=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   6 r178=r154                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 167 r262=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 263 r264=0x40010400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 199 r265=0x48000400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 210 r266=0x48000800                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 221 r267=0x48000c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 232 r268=0x48001000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 243 r269=0x48001400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  29 r195=0x1                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i 190 r263=0xf                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 5
;;   new tail = 190

;;   ======================================================
;;   -- basic block 4 from 27 to 35 -- before reload
;;   ======================================================

;;	  0--> b  0: i  27 loc r178                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  28 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  30 r113=r195<<r178                         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 450 loc r113&r190                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  32 loc D#2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  34 {cc=cmp(r113&r190,0);r155=r113&r190;}   :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  35 pc={(cc==0)?L363:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 27
;;   new tail = 35

;;   ======================================================
;;   -- basic block 5 from 41 to 48 -- before reload
;;   ======================================================

;;	  0--> b  0: i  41 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  42 r114=[r194+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  43 r115=r114&0x3                           :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  44 r196=r115-0x1                           :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  47 cc=cmp(r196,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  48 pc={(gtu(cc,0))?L85:pc}                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 41
;;   new tail = 48

;;   ======================================================
;;   -- basic block 6 from 50 to 451 -- before reload
;;   ======================================================

;;	  0--> b  0: i  50 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  51 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  52 r156=[r193+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  53 loc r156                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  54 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  61 r200=[r194+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  62 r199=r200<<r154                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  55 r198=0x3                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  56 r197=r198<<r154                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  58 r157=~r197&r156                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  59 loc r157                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  60 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  63 r158=r199|r157                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  64 loc r158                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  65 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  66 [r193+0x8]=r158                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  67 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  57 r181=~r197                              :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i  68 r159=[r193+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  69 loc r159                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  70 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  72 r160=~r113&r159                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  73 loc r160                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  74 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  76 r203=zxt(r114,0x1,0x4)                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  77 r204=r203<<r178                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  78 r161=r204|r160                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  79 loc r161                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  80 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  81 [r193+0x4]=r161                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  82 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 451 pc=L101                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 17
;;   new head = 50
;;   new tail = 451

;;   ======================================================
;;   -- basic block 7 from 87 to 89 -- before reload
;;   ======================================================

;;	  0--> b  0: i  87 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  88 cc=cmp(r115,0x3)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  89 pc={(cc!=0)?L96:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 87
;;   new tail = 89

;;   ======================================================
;;   -- basic block 8 from 92 to 453 -- before reload
;;   ======================================================

;;	  0--> b  0: i  92 r261=r115<<r154                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  93 r181=~r261                              :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 453 pc=L144                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 92
;;   new tail = 453

;;   ======================================================
;;   -- basic block 9 from 98 to 100 -- before reload
;;   ======================================================

;;	  0--> b  0: i  98 r208=0x3                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  99 r207=r208<<r154                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 100 r181=~r207                              :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 98
;;   new tail = 100

;;   ======================================================
;;   -- basic block 10 from 103 to 119 -- before reload
;;   ======================================================

;;	  0--> b  0: i 103 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 104 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 105 r162=[r193+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 106 loc r162                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 107 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 108 r163=r162&r181                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 109 loc r163                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 110 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 111 r210=[r194+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 112 r209=r210<<r154                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 113 r164=r209|r163                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 114 loc r164                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 115 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 116 [r193+0xc]=r164                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 117 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 118 cc=cmp(r115,0x2)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 119 pc={(cc==0)?L455:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 103
;;   new tail = 119

;;   ======================================================
;;   -- basic block 11 from 413 to 456 -- before reload
;;   ======================================================

;;	  0--> b  0: i 413 r261=r115<<r154                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 456 pc=L144                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 413
;;   new tail = 456

;;   ======================================================
;;   -- basic block 12 from 121 to 414 -- before reload
;;   ======================================================

;;	  0--> b  0: i 121 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 122 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 123 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 414 r261=r115<<r154                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 124 r211=r178 0>>0x3                        :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 126 r191=r211<<0x2+r193                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 130 r213=r178&0x7                           :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 131 r128=r213<<0x2                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 127 r165=[r191+0x20]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i 128 loc r165                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 129 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 138 r218=[r194+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 139 r217=r218<<r128                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 133 r214=r263<<r128                         :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i 135 r166=~r214&r165                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 136 loc r166                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 137 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 140 r167=r217|r166                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 141 loc r167                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 142 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 143 [r191+0x20]=r167                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 12
;;   new head = 121
;;   new tail = 143

;;   ======================================================
;;   -- basic block 13 from 146 to 162 -- before reload
;;   ======================================================

;;	  0--> b  0: i 146 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 147 r168=[r193]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 148 loc r168                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 149 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 150 r169=r168&r181                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 151 loc r169                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 152 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 154 r170=r261|r169                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 155 loc r170                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 156 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 157 [r193]=r170                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 158 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 161 {cc=cmp(r114&0x30000,0);clobber scratch;}:cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 162 pc={(cc==0)?L363:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 146
;;   new tail = 162

;;   ======================================================
;;   -- basic block 14 from 164 to 197 -- before reload
;;   ======================================================

;;	  0--> b  0: i 164 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 165 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 166 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 168 r135=[r262+0x60]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 169 r136=r135|0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 171 [r262+0x60]=r136                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 172 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 174 r137=[r262+0x60]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 175 r138=r137&0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 176 [sfp-0x4]=r138                          :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 177 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 178 r171=[sfp-0x4]                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 179 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 180 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 182 r225=r178&0xfffffffffffffffc            :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 476 r182=r225+0x40000000                    :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 477 r182=r182+0x10000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 188 r227=r178&0x3                           :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 189 r141=r227<<0x2                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 185 r172=[r182+0x8]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 14--> b  0: i 186 loc r172                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 187 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 191 r228=r263<<r141                         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 193 r173=~r228&r172                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 194 loc r173                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 195 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 196 cc=cmp(r193,0x48000000)                 :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i 197 pc={(cc==0)?L257:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 18
;;   new head = 164
;;   new tail = 197

;;   ======================================================
;;   -- basic block 15 from 200 to 201 -- before reload
;;   ======================================================

;;	  0--> b  0: i 200 cc=cmp(r193,r265)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 201 pc={(cc!=0)?L208:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 200
;;   new tail = 201

;;   ======================================================
;;   -- basic block 16 from 204 to 458 -- before reload
;;   ======================================================

;;	  0--> b  0: i 204 r232=r195<<r141                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 205 r173=r173|r232                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 458 pc=L257                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 204
;;   new tail = 458

;;   ======================================================
;;   -- basic block 17 from 211 to 212 -- before reload
;;   ======================================================

;;	  0--> b  0: i 211 cc=cmp(r193,r266)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 212 pc={(cc!=0)?L219:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 211
;;   new tail = 212

;;   ======================================================
;;   -- basic block 18 from 214 to 460 -- before reload
;;   ======================================================

;;	  0--> b  0: i 214 r236=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 215 r235=r236<<r141                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 216 r173=r173|r235                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 460 pc=L257                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 214
;;   new tail = 460

;;   ======================================================
;;   -- basic block 19 from 222 to 223 -- before reload
;;   ======================================================

;;	  0--> b  0: i 222 cc=cmp(r193,r267)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 223 pc={(cc!=0)?L230:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 222
;;   new tail = 223

;;   ======================================================
;;   -- basic block 20 from 225 to 462 -- before reload
;;   ======================================================

;;	  0--> b  0: i 225 r239=0x3                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 226 r238=r239<<r141                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 227 r173=r173|r238                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 462 pc=L257                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 225
;;   new tail = 462

;;   ======================================================
;;   -- basic block 21 from 233 to 234 -- before reload
;;   ======================================================

;;	  0--> b  0: i 233 cc=cmp(r193,r268)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 234 pc={(cc!=0)?L241:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 233
;;   new tail = 234

;;   ======================================================
;;   -- basic block 22 from 236 to 464 -- before reload
;;   ======================================================

;;	  0--> b  0: i 236 r242=0x4                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 237 r241=r242<<r141                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 238 r173=r173|r241                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 464 pc=L257                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 236
;;   new tail = 464

;;   ======================================================
;;   -- basic block 23 from 244 to 245 -- before reload
;;   ======================================================

;;	  0--> b  0: i 244 cc=cmp(r193,r269)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 245 pc={(cc!=0)?L252:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 244
;;   new tail = 245

;;   ======================================================
;;   -- basic block 24 from 247 to 466 -- before reload
;;   ======================================================

;;	  0--> b  0: i 247 r245=0x5                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 248 r244=r245<<r141                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 249 r173=r173|r244                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 466 pc=L257                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 247
;;   new tail = 466

;;   ======================================================
;;   -- basic block 25 from 254 to 256 -- before reload
;;   ======================================================

;;	  0--> b  0: i 254 r247=0x6                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 255 r246=r247<<r141                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 256 r173=r173|r246                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 254
;;   new tail = 256

;;   ======================================================
;;   -- basic block 26 from 259 to 272 -- before reload
;;   ======================================================

;;	  0--> b  0: i 259 loc D#1|r173                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 260 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 261 [r182+0x8]=r173                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 262 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 264 r174=[r264+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 265 loc r174                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 266 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 267 r144=~r155                              :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 268 loc r144&r174                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 269 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 271 cc=cmp(zxt(r114,0x1,0x14),0)            :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 272 pc={(cc!=0)?L277:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 259
;;   new tail = 272

;;   ======================================================
;;   -- basic block 27 from 274 to 468 -- before reload
;;   ======================================================

;;	  0--> b  0: i 274 r150=r144&r174                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 468 pc=L282                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 274
;;   new tail = 468

;;   ======================================================
;;   -- basic block 28 from 279 to 281 -- before reload
;;   ======================================================

;;	  0--> b  0: i 279 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 280 r150=r155|r174                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 281 loc r150                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 279
;;   new tail = 281

;;   ======================================================
;;   -- basic block 29 from 284 to 297 -- before reload
;;   ======================================================

;;	  0--> b  0: i 284 loc r150                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 285 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 287 [r264+0x8]=r150                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 288 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 290 r175=[r264+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 291 loc r175                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 292 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 293 loc r144&r175                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 294 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 296 cc=cmp(zxt(r114,0x1,0x15),0)            :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 297 pc={(cc!=0)?L302:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 284
;;   new tail = 297

;;   ======================================================
;;   -- basic block 30 from 299 to 470 -- before reload
;;   ======================================================

;;	  0--> b  0: i 299 r151=r144&r175                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 470 pc=L307                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 299
;;   new tail = 470

;;   ======================================================
;;   -- basic block 31 from 304 to 306 -- before reload
;;   ======================================================

;;	  0--> b  0: i 304 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 305 r151=r155|r175                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 306 loc r151                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 304
;;   new tail = 306

;;   ======================================================
;;   -- basic block 32 from 309 to 322 -- before reload
;;   ======================================================

;;	  0--> b  0: i 309 loc r151                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 310 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 312 [r264+0xc]=r151                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 313 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 315 r176=[r264+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 316 loc r176                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 317 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 318 loc r144&r176                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 319 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 321 cc=cmp(zxt(r114,0x1,0x11),0)            :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 322 pc={(cc!=0)?L327:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 309
;;   new tail = 322

;;   ======================================================
;;   -- basic block 33 from 324 to 472 -- before reload
;;   ======================================================

;;	  0--> b  0: i 324 r152=r144&r176                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 472 pc=L332                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 324
;;   new tail = 472

;;   ======================================================
;;   -- basic block 34 from 329 to 331 -- before reload
;;   ======================================================

;;	  0--> b  0: i 329 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 330 r152=r155|r176                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 331 loc r152                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 329
;;   new tail = 331

;;   ======================================================
;;   -- basic block 35 from 334 to 347 -- before reload
;;   ======================================================

;;	  0--> b  0: i 334 loc r152                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 335 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 337 [r264+0x4]=r152                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 338 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 340 r177=[r264]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 341 loc r177                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 342 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 343 loc r144&r177                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 344 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 346 cc=cmp(zxt(r114,0x1,0x10),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 347 pc={(cc!=0)?L352:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 334
;;   new tail = 347

;;   ======================================================
;;   -- basic block 36 from 349 to 474 -- before reload
;;   ======================================================

;;	  0--> b  0: i 349 r153=r144&r177                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 474 pc=L357                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 349
;;   new tail = 474

;;   ======================================================
;;   -- basic block 37 from 354 to 356 -- before reload
;;   ======================================================

;;	  0--> b  0: i 354 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 355 r153=r155|r177                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 356 loc r153                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 354
;;   new tail = 356

;;   ======================================================
;;   -- basic block 38 from 359 to 362 -- before reload
;;   ======================================================

;;	  0--> b  0: i 359 loc r153                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 360 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 362 [r264]=r153                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 359
;;   new tail = 362

;;   ======================================================
;;   -- basic block 39 from 365 to 372 -- before reload
;;   ======================================================

;;	  0--> b  0: i 365 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 366 r178=r178+0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 367 loc r178                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 368 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 369 r154=r154+0x2                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 371 {cc=cmp(r190 0>>r178,0);clobber scratch;}:cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 372 pc={(cc!=0)?L25:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 365
;;   new tail = 372


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_GPIO_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,40u} r13={1d,40u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={17d,16u} r102={1d,42u} r103={1d,39u} r113={1d,4u} r114={1d,7u} r115={1d,6u} r128={1d,2u,1e} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r141={1d,7u,7e} r144={1d,8u} r150={2d,3u} r151={2d,3u} r152={2d,3u} r153={2d,3u} r154={2d,9u,2e} r155={1d,5u} r156={1d,2u} r157={1d,2u} r158={1d,2u} r159={1d,2u} r160={1d,2u} r161={1d,2u} r162={1d,2u} r163={1d,2u} r164={1d,2u} r165={1d,2u} r166={1d,2u} r167={1d,2u} r168={1d,2u} r169={1d,2u} r170={1d,2u} r171={1d} r172={1d,2u} r173={7d,9u} r174={1d,4u} r175={1d,4u} r176={1d,4u} r177={1d,4u} r178={2d,10u,1e} r181={3d,2u} r182={2d,3u} r190={1d,5u} r191={1d,2u} r193={1d,15u,5e} r194={1d,5u} r195={1d,2u} r196={1d,1u} r197={1d,2u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r203={1d,1u} r204={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r213={1d,1u} r214={1d,1u} r217={1d,1u} r218={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r232={1d,1u} r235={1d,1u} r236={1d,1u} r238={1d,1u} r239={1d,1u} r241={1d,1u} r242={1d,1u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r261={3d,2u} r262={1d,3u} r263={1d,2u} r264={1d,8u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} r270={1d,1u} r271={1d,1u} 
;;    total ref usage 559{146d,397u,16e} in 271{271 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 7 20 2 NOTE_INSN_FUNCTION_BEG)
(note 20 4 9 2 NOTE_INSN_DELETED)
(debug_insn 9 20 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":164:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI position (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":164:12 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":165:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":166:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":169:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":170:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":171:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:3 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI position (const_int 0 [0])) -1
     (nil))
(debug_insn 18 17 449 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:9 -1
     (nil))
(insn 449 18 3 2 (set (reg:SI 271)
        (reg:SI 1 r1 [ GPIO_Init ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":163:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIO_Init ])
        (nil)))
(insn 3 449 448 2 (set (reg/v/f:SI 194 [ GPIO_Init ])
        (reg:SI 271)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":163:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 271)
        (nil)))
(insn 448 3 19 2 (set (reg:SI 270)
        (reg:SI 0 r0 [ GPIOx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":163:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))
(insn 19 448 2 2 (set (reg:SI 190 [ _139 ])
        (mem:SI (reg/v/f:SI 194 [ GPIO_Init ]) [1 GPIO_Init_60(D)->Pin+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2 19 21 2 (set (reg/v/f:SI 193 [ GPIOx ])
        (reg:SI 270)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":163:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 270)
        (nil)))
(jump_insn 21 2 379 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 190 [ _139 ])
                        (const_int 0 [0]))
                    (label_ref:SI 377)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:9 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 377)
(note 379 21 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 5 379 6 3 (set (reg:SI 154 [ ivtmp.29 ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 5 167 3 (set (reg/v:SI 178 [ position ])
        (reg:SI 154 [ ivtmp.29 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":164:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 167 6 263 3 (set (reg/f:SI 262)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 263 167 199 3 (set (reg/f:SI 264)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":246:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 199 263 210 3 (set (reg:SI 265)
        (const_int 1207960576 [0x48000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 210 199 221 3 (set (reg:SI 266)
        (const_int 1207961600 [0x48000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 221 210 232 3 (set (reg:SI 267)
        (const_int 1207962624 [0x48000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 232 221 243 3 (set (reg:SI 268)
        (const_int 1207963648 [0x48001000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 243 232 29 3 (set (reg:SI 269)
        (const_int 1207964672 [0x48001400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 243 190 3 (set (reg:SI 195)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":177:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 190 29 25 3 (set (reg:SI 263)
        (const_int 15 [0xf])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":241:26 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 25 190 26 4 2 (nil) [1 uses])
(note 26 25 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 31 26 27 4 NOTE_INSN_DELETED)
(debug_insn 27 31 28 4 (var_location:SI position (reg/v:SI 178 [ position ])) -1
     (nil))
(debug_insn 28 27 30 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":177:5 -1
     (nil))
(insn 30 28 450 4 (set (reg:SI 113 [ _1 ])
        (ashift:SI (reg:SI 195)
            (reg/v:SI 178 [ position ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":177:41 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
            (reg/v:SI 178 [ position ]))
        (nil)))
(debug_insn 450 30 32 4 (var_location:SI D#2 (and:SI (reg:SI 113 [ _1 ])
        (reg:SI 190 [ _139 ]))) -1
     (nil))
(debug_insn 32 450 33 4 (var_location:SI iocurrent (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":177:15 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":179:5 -1
     (nil))
(insn 34 33 35 4 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 113 [ _1 ])
                        (reg:SI 190 [ _139 ]))
                    (const_int 0 [0])))
            (set (reg/v:SI 155 [ iocurrent ])
                (and:SI (reg:SI 113 [ _1 ])
                    (reg:SI 190 [ _139 ])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":179:8 91 {*andsi3_compare0}
     (nil))
(jump_insn 35 34 40 4 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 363)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":179:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 363)
(note 40 35 41 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 41 40 42 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":183:7 -1
     (nil))
(insn 42 41 43 5 (set (reg:SI 114 [ _2 ])
        (mem:SI (plus:SI (reg/v/f:SI 194 [ GPIO_Init ])
                (const_int 4 [0x4])) [1 GPIO_Init_60(D)->Mode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":183:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 42 44 5 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":183:28 90 {*arm_andsi3_insn}
     (nil))
(insn 44 43 47 5 (set (reg:SI 196)
        (plus:SI (reg:SI 115 [ _3 ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":183:57 7 {*arm_addsi3}
     (nil))
(insn 47 44 48 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 196)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":183:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 196)
        (nil)))
(jump_insn 48 47 49 5 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 85)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":183:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 633507684 (nil)))
 -> 85)
(note 49 48 71 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 71 49 75 6 NOTE_INSN_DELETED)
(note 75 71 50 6 NOTE_INSN_DELETED)
(debug_insn 50 75 51 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":187:9 -1
     (nil))
(debug_insn 51 50 52 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":189:9 -1
     (nil))
(insn 52 51 53 6 (set (reg/v:SI 156 [ temp ])
        (mem/v:SI (plus:SI (reg/v/f:SI 193 [ GPIOx ])
                (const_int 8 [0x8])) [1 GPIOx_62(D)->OSPEEDR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":189:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 53 52 54 6 (var_location:SI temp (reg/v:SI 156 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":189:14 -1
     (nil))
(debug_insn 54 53 61 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:9 -1
     (nil))
(insn 61 54 62 6 (set (reg:SI 200 [ GPIO_Init_60(D)->Speed ])
        (mem:SI (plus:SI (reg/v/f:SI 194 [ GPIO_Init ])
                (const_int 12 [0xc])) [1 GPIO_Init_60(D)->Speed+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":191:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 55 6 (set (reg:SI 199)
        (ashift:SI (reg:SI 200 [ GPIO_Init_60(D)->Speed ])
            (reg:SI 154 [ ivtmp.29 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":191:35 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 200 [ GPIO_Init_60(D)->Speed ])
        (nil)))
(insn 55 62 56 6 (set (reg:SI 198)
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 56 55 58 6 (set (reg:SI 197)
        (ashift:SI (reg:SI 198)
            (reg:SI 154 [ ivtmp.29 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:40 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 198)
        (expr_list:REG_EQUAL (ashift:SI (const_int 3 [0x3])
                (reg:SI 154 [ ivtmp.29 ]))
            (nil))))
(insn 58 56 59 6 (set (reg/v:SI 157 [ temp ])
        (and:SI (not:SI (reg:SI 197))
            (reg/v:SI 156 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 197)
        (expr_list:REG_DEAD (reg/v:SI 156 [ temp ])
            (nil))))
(debug_insn 59 58 60 6 (var_location:SI temp (reg/v:SI 157 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:14 -1
     (nil))
(debug_insn 60 59 63 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":191:9 -1
     (nil))
(insn 63 60 64 6 (set (reg/v:SI 158 [ temp ])
        (ior:SI (reg:SI 199)
            (reg/v:SI 157 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":191:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 199)
        (expr_list:REG_DEAD (reg/v:SI 157 [ temp ])
            (nil))))
(debug_insn 64 63 65 6 (var_location:SI temp (reg/v:SI 158 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":191:14 -1
     (nil))
(debug_insn 65 64 66 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":192:9 -1
     (nil))
(insn 66 65 67 6 (set (mem/v:SI (plus:SI (reg/v/f:SI 193 [ GPIOx ])
                (const_int 8 [0x8])) [1 GPIOx_62(D)->OSPEEDR+0 S4 A32])
        (reg/v:SI 158 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":192:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 158 [ temp ])
        (nil)))
(debug_insn 67 66 57 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":195:9 -1
     (nil))
(insn 57 67 68 6 (set (reg:SI 181 [ prephitmp_112 ])
        (not:SI (reg:SI 197))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:17 169 {*arm_one_cmplsi2}
     (nil))
(insn 68 57 69 6 (set (reg/v:SI 159 [ temp ])
        (mem/v:SI (plus:SI (reg/v/f:SI 193 [ GPIOx ])
                (const_int 4 [0x4])) [1 GPIOx_62(D)->OTYPER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":195:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 69 68 70 6 (var_location:SI temp (reg/v:SI 159 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":195:14 -1
     (nil))
(debug_insn 70 69 72 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":196:9 -1
     (nil))
(insn 72 70 73 6 (set (reg/v:SI 160 [ temp ])
        (and:SI (not:SI (reg:SI 113 [ _1 ]))
            (reg/v:SI 159 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":196:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 159 [ temp ])
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(debug_insn 73 72 74 6 (var_location:SI temp (reg/v:SI 160 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":196:14 -1
     (nil))
(debug_insn 74 73 76 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":197:9 -1
     (nil))
(insn 76 74 77 6 (set (reg:SI 203)
        (zero_extract:SI (reg:SI 114 [ _2 ])
            (const_int 1 [0x1])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":197:51 161 {extzv_t2}
     (nil))
(insn 77 76 78 6 (set (reg:SI 204)
        (ashift:SI (reg:SI 203)
            (reg/v:SI 178 [ position ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":197:71 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 203)
        (nil)))
(insn 78 77 79 6 (set (reg/v:SI 161 [ temp ])
        (ior:SI (reg:SI 204)
            (reg/v:SI 160 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":197:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 204)
        (expr_list:REG_DEAD (reg/v:SI 160 [ temp ])
            (nil))))
(debug_insn 79 78 80 6 (var_location:SI temp (reg/v:SI 161 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":197:14 -1
     (nil))
(debug_insn 80 79 81 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":198:9 -1
     (nil))
(insn 81 80 82 6 (set (mem/v:SI (plus:SI (reg/v/f:SI 193 [ GPIOx ])
                (const_int 4 [0x4])) [1 GPIOx_62(D)->OTYPER+0 S4 A32])
        (reg/v:SI 161 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":198:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 161 [ temp ])
        (nil)))
(debug_insn 82 81 451 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":201:7 -1
     (nil))
(jump_insn 451 82 452 6 (set (pc)
        (label_ref 101)) 284 {*arm_jump}
     (nil)
 -> 101)
(barrier 452 451 85)
(code_label 85 452 86 7 5 (nil) [1 uses])
(note 86 85 87 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 87 86 88 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":201:7 -1
     (nil))
(insn 88 87 89 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _3 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":201:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 89 88 90 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 96)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":201:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 454975348 (nil)))
 -> 96)
(note 90 89 92 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 92 90 93 8 (set (reg:SI 261)
        (ashift:SI (reg:SI 115 [ _3 ])
            (reg:SI 154 [ ivtmp.29 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:40 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 93 92 453 8 (set (reg:SI 181 [ prephitmp_112 ])
        (not:SI (reg:SI 261))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:17 169 {*arm_one_cmplsi2}
     (nil))
(jump_insn 453 93 454 8 (set (pc)
        (label_ref 144)) 284 {*arm_jump}
     (nil)
 -> 144)
(barrier 454 453 96)
(code_label 96 454 97 9 7 (nil) [1 uses])
(note 97 96 98 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 98 97 99 9 (set (reg:SI 208)
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 99 98 100 9 (set (reg:SI 207)
        (ashift:SI (reg:SI 208)
            (reg:SI 154 [ ivtmp.29 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:40 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 208)
        (expr_list:REG_EQUAL (ashift:SI (const_int 3 [0x3])
                (reg:SI 154 [ ivtmp.29 ]))
            (nil))))
(insn 100 99 101 9 (set (reg:SI 181 [ prephitmp_112 ])
        (not:SI (reg:SI 207))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:17 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 207)
        (nil)))
(code_label 101 100 102 10 6 (nil) [1 uses])
(note 102 101 103 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 103 102 104 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":204:9 -1
     (nil))
(debug_insn 104 103 105 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":207:9 -1
     (nil))
(insn 105 104 106 10 (set (reg/v:SI 162 [ temp ])
        (mem/v:SI (plus:SI (reg/v/f:SI 193 [ GPIOx ])
                (const_int 12 [0xc])) [1 GPIOx_62(D)->PUPDR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":207:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 106 105 107 10 (var_location:SI temp (reg/v:SI 162 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":207:14 -1
     (nil))
(debug_insn 107 106 108 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":208:9 -1
     (nil))
(insn 108 107 109 10 (set (reg/v:SI 163 [ temp ])
        (and:SI (reg/v:SI 162 [ temp ])
            (reg:SI 181 [ prephitmp_112 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":208:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 162 [ temp ])
        (nil)))
(debug_insn 109 108 110 10 (var_location:SI temp (reg/v:SI 163 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":208:14 -1
     (nil))
(debug_insn 110 109 111 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":209:9 -1
     (nil))
(insn 111 110 112 10 (set (reg:SI 210 [ GPIO_Init_60(D)->Pull ])
        (mem:SI (plus:SI (reg/v/f:SI 194 [ GPIO_Init ])
                (const_int 8 [0x8])) [1 GPIO_Init_60(D)->Pull+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":209:36 728 {*thumb2_movsi_vfp}
     (nil))
(insn 112 111 113 10 (set (reg:SI 209)
        (ashift:SI (reg:SI 210 [ GPIO_Init_60(D)->Pull ])
            (reg:SI 154 [ ivtmp.29 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":209:36 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 210 [ GPIO_Init_60(D)->Pull ])
        (nil)))
(insn 113 112 114 10 (set (reg/v:SI 164 [ temp ])
        (ior:SI (reg:SI 209)
            (reg/v:SI 163 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":209:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 209)
        (expr_list:REG_DEAD (reg/v:SI 163 [ temp ])
            (nil))))
(debug_insn 114 113 115 10 (var_location:SI temp (reg/v:SI 164 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":209:14 -1
     (nil))
(debug_insn 115 114 116 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":210:9 -1
     (nil))
(insn 116 115 117 10 (set (mem/v:SI (plus:SI (reg/v/f:SI 193 [ GPIOx ])
                (const_int 12 [0xc])) [1 GPIOx_62(D)->PUPDR+0 S4 A32])
        (reg/v:SI 164 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":210:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 164 [ temp ])
        (nil)))
(debug_insn 117 116 118 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":214:7 -1
     (nil))
(insn 118 117 119 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _3 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":214:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 119 118 416 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 455)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":214:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 553139740 (nil)))
 -> 455)
(note 416 119 413 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 413 416 456 11 (set (reg:SI 261)
        (ashift:SI (reg:SI 115 [ _3 ])
            (reg:SI 154 [ ivtmp.29 ]))) 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(jump_insn 456 413 457 11 (set (pc)
        (label_ref 144)) 284 {*arm_jump}
     (nil)
 -> 144)
(barrier 457 456 455)
(code_label 455 457 120 12 34 (nil) [1 uses])
(note 120 455 125 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 125 120 134 12 NOTE_INSN_DELETED)
(note 134 125 121 12 NOTE_INSN_DELETED)
(debug_insn 121 134 122 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":217:9 -1
     (nil))
(debug_insn 122 121 123 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":218:9 -1
     (nil))
(debug_insn 123 122 414 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":221:9 -1
     (nil))
(insn 414 123 124 12 (set (reg:SI 261)
        (ashift:SI (reg:SI 115 [ _3 ])
            (reg:SI 154 [ ivtmp.29 ]))) 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 124 414 126 12 (set (reg:SI 211)
        (lshiftrt:SI (reg/v:SI 178 [ position ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":221:36 147 {*arm_shiftsi3}
     (nil))
(insn 126 124 130 12 (set (reg/f:SI 191 [ _140 ])
        (plus:SI (ashift:SI (reg:SI 211)
                (const_int 2 [0x2]))
            (reg/v/f:SI 193 [ GPIOx ]))) 318 {*add_shiftsi}
     (expr_list:REG_DEAD (reg:SI 211)
        (nil)))
(insn 130 126 131 12 (set (reg:SI 213)
        (and:SI (reg/v:SI 178 [ position ])
            (const_int 7 [0x7]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":222:38 90 {*arm_andsi3_insn}
     (nil))
(insn 131 130 127 12 (set (reg:SI 128 [ _21 ])
        (ashift:SI (reg:SI 213)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":222:47 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 213)
        (nil)))
(insn 127 131 128 12 (set (reg/v:SI 165 [ temp ])
        (mem/v:SI (plus:SI (reg/f:SI 191 [ _140 ])
                (const_int 32 [0x20])) [2 MEM <volatile uint32_t> [(struct GPIO_TypeDef *)_140 + 32B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":221:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 128 127 129 12 (var_location:SI temp (reg/v:SI 165 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":221:14 -1
     (nil))
(debug_insn 129 128 138 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":222:9 -1
     (nil))
(insn 138 129 139 12 (set (reg:SI 218 [ GPIO_Init_60(D)->Alternate ])
        (mem:SI (plus:SI (reg/v/f:SI 194 [ GPIO_Init ])
                (const_int 16 [0x10])) [1 GPIO_Init_60(D)->Alternate+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":223:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 139 138 133 12 (set (reg:SI 217)
        (ashift:SI (reg:SI 218 [ GPIO_Init_60(D)->Alternate ])
            (reg:SI 128 [ _21 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":223:41 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 218 [ GPIO_Init_60(D)->Alternate ])
        (expr_list:REG_DEAD (reg:SI 128 [ _21 ])
            (nil))))
(insn 133 139 135 12 (set (reg:SI 214)
        (ashift:SI (reg:SI 263)
            (reg:SI 128 [ _21 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":222:24 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 15 [0xf])
            (reg:SI 128 [ _21 ]))
        (nil)))
(insn 135 133 136 12 (set (reg/v:SI 166 [ temp ])
        (and:SI (not:SI (reg:SI 214))
            (reg/v:SI 165 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":222:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 214)
        (expr_list:REG_DEAD (reg/v:SI 165 [ temp ])
            (nil))))
(debug_insn 136 135 137 12 (var_location:SI temp (reg/v:SI 166 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":222:14 -1
     (nil))
(debug_insn 137 136 140 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":223:9 -1
     (nil))
(insn 140 137 141 12 (set (reg/v:SI 167 [ temp ])
        (ior:SI (reg:SI 217)
            (reg/v:SI 166 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":223:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 217)
        (expr_list:REG_DEAD (reg/v:SI 166 [ temp ])
            (nil))))
(debug_insn 141 140 142 12 (var_location:SI temp (reg/v:SI 167 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":223:14 -1
     (nil))
(debug_insn 142 141 143 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":224:9 -1
     (nil))
(insn 143 142 144 12 (set (mem/v:SI (plus:SI (reg/f:SI 191 [ _140 ])
                (const_int 32 [0x20])) [2 MEM <volatile uint32_t> [(struct GPIO_TypeDef *)_140 + 32B]+0 S4 A32])
        (reg/v:SI 167 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":224:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 191 [ _140 ])
        (expr_list:REG_DEAD (reg/v:SI 167 [ temp ])
            (nil))))
(code_label 144 143 145 13 8 (nil) [2 uses])
(note 145 144 160 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 160 145 146 13 NOTE_INSN_DELETED)
(debug_insn 146 160 147 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":228:7 -1
     (nil))
(insn 147 146 148 13 (set (reg/v:SI 168 [ temp ])
        (mem/v:SI (reg/v/f:SI 193 [ GPIOx ]) [1 GPIOx_62(D)->MODER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":228:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 148 147 149 13 (var_location:SI temp (reg/v:SI 168 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":228:12 -1
     (nil))
(debug_insn 149 148 150 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":229:7 -1
     (nil))
(insn 150 149 151 13 (set (reg/v:SI 169 [ temp ])
        (and:SI (reg/v:SI 168 [ temp ])
            (reg:SI 181 [ prephitmp_112 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":229:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 181 [ prephitmp_112 ])
        (expr_list:REG_DEAD (reg/v:SI 168 [ temp ])
            (nil))))
(debug_insn 151 150 152 13 (var_location:SI temp (reg/v:SI 169 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":229:12 -1
     (nil))
(debug_insn 152 151 154 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":230:7 -1
     (nil))
(insn 154 152 155 13 (set (reg/v:SI 170 [ temp ])
        (ior:SI (reg:SI 261)
            (reg/v:SI 169 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":230:12 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 261)
        (expr_list:REG_DEAD (reg/v:SI 169 [ temp ])
            (nil))))
(debug_insn 155 154 156 13 (var_location:SI temp (reg/v:SI 170 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":230:12 -1
     (nil))
(debug_insn 156 155 157 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":231:7 -1
     (nil))
(insn 157 156 158 13 (set (mem/v:SI (reg/v/f:SI 193 [ GPIOx ]) [1 GPIOx_62(D)->MODER+0 S4 A32])
        (reg/v:SI 170 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":231:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 170 [ temp ])
        (nil)))
(debug_insn 158 157 161 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":235:7 -1
     (nil))
(insn 161 158 162 13 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 114 [ _2 ])
                        (const_int 196608 [0x30000]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":235:10 92 {*andsi3_compare0_scratch}
     (nil))
(jump_insn 162 161 163 13 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 363)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":235:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 363)
(note 163 162 181 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(note 181 163 183 14 NOTE_INSN_DELETED)
(note 183 181 192 14 NOTE_INSN_DELETED)
(note 192 183 164 14 NOTE_INSN_DELETED)
(debug_insn 164 192 165 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 -1
     (nil))
(debug_insn 165 164 166 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 -1
     (nil))
(debug_insn 166 165 168 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 -1
     (nil))
(insn 168 166 169 14 (set (reg:SI 135 [ _31 ])
        (mem/v:SI (plus:SI (reg/f:SI 262)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 169 168 171 14 (set (reg:SI 136 [ _32 ])
        (ior:SI (reg:SI 135 [ _31 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ _31 ])
        (nil)))
(insn 171 169 172 14 (set (mem/v:SI (plus:SI (reg/f:SI 262)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])
        (reg:SI 136 [ _32 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136 [ _32 ])
        (nil)))
(debug_insn 172 171 174 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 -1
     (nil))
(insn 174 172 175 14 (set (reg:SI 137 [ _33 ])
        (mem/v:SI (plus:SI (reg/f:SI 262)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 175 174 176 14 (set (reg:SI 138 [ _34 ])
        (and:SI (reg:SI 137 [ _33 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ _33 ])
        (nil)))
(insn 176 175 177 14 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmpreg+0 S4 A32])
        (reg:SI 138 [ _34 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138 [ _34 ])
        (nil)))
(debug_insn 177 176 178 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 -1
     (nil))
(insn 178 177 179 14 (set (reg:SI 171 [ vol.0_85 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmpreg+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 171 [ vol.0_85 ])
        (nil)))
(debug_insn 179 178 180 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 -1
     (nil))
(debug_insn 180 179 182 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":240:9 -1
     (nil))
(insn 182 180 476 14 (set (reg:SI 225)
        (and:SI (reg/v:SI 178 [ position ])
            (const_int -4 [0xfffffffffffffffc]))) 90 {*arm_andsi3_insn}
     (nil))
(insn 476 182 477 14 (set (reg/f:SI 182 [ _113 ])
        (plus:SI (reg:SI 225)
            (const_int 1073741824 [0x40000000]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 225)
        (nil)))
(insn 477 476 188 14 (set (reg/f:SI 182 [ _113 ])
        (plus:SI (reg/f:SI 182 [ _113 ])
            (const_int 65536 [0x10000]))) 7 {*arm_addsi3}
     (nil))
(insn 188 477 189 14 (set (reg:SI 227)
        (and:SI (reg/v:SI 178 [ position ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":241:45 90 {*arm_andsi3_insn}
     (nil))
(insn 189 188 185 14 (set (reg:SI 141 [ _37 ])
        (ashift:SI (reg:SI 227)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":241:33 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 227)
        (nil)))
(insn 185 189 186 14 (set (reg/v:SI 172 [ temp ])
        (mem/v:SI (plus:SI (reg/f:SI 182 [ _113 ])
                (const_int 8 [0x8])) [5 MEM <volatile uint32_t> [(struct SYSCFG_TypeDef *)_113 + 8B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":240:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 186 185 187 14 (var_location:SI temp (reg/v:SI 172 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":240:14 -1
     (nil))
(debug_insn 187 186 191 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":241:9 -1
     (nil))
(insn 191 187 193 14 (set (reg:SI 228)
        (ashift:SI (reg:SI 263)
            (reg:SI 141 [ _37 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":241:26 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 15 [0xf])
            (reg:SI 141 [ _37 ]))
        (nil)))
(insn 193 191 194 14 (set (reg/v:SI 173 [ temp ])
        (and:SI (not:SI (reg:SI 228))
            (reg/v:SI 172 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":241:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 228)
        (expr_list:REG_DEAD (reg/v:SI 172 [ temp ])
            (nil))))
(debug_insn 194 193 195 14 (var_location:SI temp (reg/v:SI 173 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":241:14 -1
     (nil))
(debug_insn 195 194 196 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:9 -1
     (nil))
(insn 196 195 197 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 193 [ GPIOx ])
            (const_int 1207959552 [0x48000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 197 196 198 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 257)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 257)
(note 198 197 200 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 200 198 201 15 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 193 [ GPIOx ])
            (reg:SI 265))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 193 [ GPIOx ])
            (const_int 1207960576 [0x48000400]))
        (nil)))
(jump_insn 201 200 202 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 208)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 208)
(note 202 201 204 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 204 202 205 16 (set (reg:SI 232)
        (ashift:SI (reg:SI 195)
            (reg:SI 141 [ _37 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 141 [ _37 ])
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg:SI 141 [ _37 ]))
            (nil))))
(insn 205 204 458 16 (set (reg/v:SI 173 [ temp ])
        (ior:SI (reg/v:SI 173 [ temp ])
            (reg:SI 232))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 232)
        (nil)))
(jump_insn 458 205 459 16 (set (pc)
        (label_ref 257)) 284 {*arm_jump}
     (nil)
 -> 257)
(barrier 459 458 208)
(code_label 208 459 209 17 11 (nil) [1 uses])
(note 209 208 211 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 211 209 212 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 193 [ GPIOx ])
            (reg:SI 266))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 193 [ GPIOx ])
            (const_int 1207961600 [0x48000800]))
        (nil)))
(jump_insn 212 211 213 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 219)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 219)
(note 213 212 214 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 214 213 215 18 (set (reg:SI 236)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 215 214 216 18 (set (reg:SI 235)
        (ashift:SI (reg:SI 236)
            (reg:SI 141 [ _37 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 236)
        (expr_list:REG_DEAD (reg:SI 141 [ _37 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 2 [0x2])
                    (reg:SI 141 [ _37 ]))
                (nil)))))
(insn 216 215 460 18 (set (reg/v:SI 173 [ temp ])
        (ior:SI (reg/v:SI 173 [ temp ])
            (reg:SI 235))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 235)
        (nil)))
(jump_insn 460 216 461 18 (set (pc)
        (label_ref 257)) 284 {*arm_jump}
     (nil)
 -> 257)
(barrier 461 460 219)
(code_label 219 461 220 19 12 (nil) [1 uses])
(note 220 219 222 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 222 220 223 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 193 [ GPIOx ])
            (reg:SI 267))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 193 [ GPIOx ])
            (const_int 1207962624 [0x48000c00]))
        (nil)))
(jump_insn 223 222 224 19 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 230)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 230)
(note 224 223 225 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 225 224 226 20 (set (reg:SI 239)
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 226 225 227 20 (set (reg:SI 238)
        (ashift:SI (reg:SI 239)
            (reg:SI 141 [ _37 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 239)
        (expr_list:REG_DEAD (reg:SI 141 [ _37 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 3 [0x3])
                    (reg:SI 141 [ _37 ]))
                (nil)))))
(insn 227 226 462 20 (set (reg/v:SI 173 [ temp ])
        (ior:SI (reg/v:SI 173 [ temp ])
            (reg:SI 238))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 238)
        (nil)))
(jump_insn 462 227 463 20 (set (pc)
        (label_ref 257)) 284 {*arm_jump}
     (nil)
 -> 257)
(barrier 463 462 230)
(code_label 230 463 231 21 13 (nil) [1 uses])
(note 231 230 233 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 233 231 234 21 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 193 [ GPIOx ])
            (reg:SI 268))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 193 [ GPIOx ])
            (const_int 1207963648 [0x48001000]))
        (nil)))
(jump_insn 234 233 235 21 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 241)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 241)
(note 235 234 236 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 236 235 237 22 (set (reg:SI 242)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 237 236 238 22 (set (reg:SI 241)
        (ashift:SI (reg:SI 242)
            (reg:SI 141 [ _37 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 242)
        (expr_list:REG_DEAD (reg:SI 141 [ _37 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 141 [ _37 ]))
                (nil)))))
(insn 238 237 464 22 (set (reg/v:SI 173 [ temp ])
        (ior:SI (reg/v:SI 173 [ temp ])
            (reg:SI 241))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 241)
        (nil)))
(jump_insn 464 238 465 22 (set (pc)
        (label_ref 257)) 284 {*arm_jump}
     (nil)
 -> 257)
(barrier 465 464 241)
(code_label 241 465 242 23 14 (nil) [1 uses])
(note 242 241 244 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 244 242 245 23 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 193 [ GPIOx ])
            (reg:SI 269))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 193 [ GPIOx ])
            (const_int 1207964672 [0x48001400]))
        (nil)))
(jump_insn 245 244 246 23 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 252)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 252)
(note 246 245 247 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 247 246 248 24 (set (reg:SI 245)
        (const_int 5 [0x5])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 248 247 249 24 (set (reg:SI 244)
        (ashift:SI (reg:SI 245)
            (reg:SI 141 [ _37 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 245)
        (expr_list:REG_DEAD (reg:SI 141 [ _37 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 5 [0x5])
                    (reg:SI 141 [ _37 ]))
                (nil)))))
(insn 249 248 466 24 (set (reg/v:SI 173 [ temp ])
        (ior:SI (reg/v:SI 173 [ temp ])
            (reg:SI 244))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 244)
        (nil)))
(jump_insn 466 249 467 24 (set (pc)
        (label_ref 257)) 284 {*arm_jump}
     (nil)
 -> 257)
(barrier 467 466 252)
(code_label 252 467 253 25 15 (nil) [1 uses])
(note 253 252 254 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 254 253 255 25 (set (reg:SI 247)
        (const_int 6 [0x6])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 255 254 256 25 (set (reg:SI 246)
        (ashift:SI (reg:SI 247)
            (reg:SI 141 [ _37 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 247)
        (expr_list:REG_DEAD (reg:SI 141 [ _37 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 6 [0x6])
                    (reg:SI 141 [ _37 ]))
                (nil)))))
(insn 256 255 257 25 (set (reg/v:SI 173 [ temp ])
        (ior:SI (reg/v:SI 173 [ temp ])
            (reg:SI 246))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 246)
        (nil)))
(code_label 257 256 258 26 10 (nil) [6 uses])
(note 258 257 270 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(note 270 258 259 26 NOTE_INSN_DELETED)
(debug_insn 259 270 260 26 (var_location:SI temp (ior:SI (debug_expr:SI D#1)
        (reg/v:SI 173 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:14 -1
     (nil))
(debug_insn 260 259 261 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":243:9 -1
     (nil))
(insn 261 260 262 26 (set (mem/v:SI (plus:SI (reg/f:SI 182 [ _113 ])
                (const_int 8 [0x8])) [5 MEM <volatile uint32_t> [(struct SYSCFG_TypeDef *)_113 + 8B]+0 S4 A32])
        (reg/v:SI 173 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":243:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 182 [ _113 ])
        (expr_list:REG_DEAD (reg/v:SI 173 [ temp ])
            (nil))))
(debug_insn 262 261 264 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":246:9 -1
     (nil))
(insn 264 262 265 26 (set (reg/v:SI 174 [ temp ])
        (mem/v:SI (plus:SI (reg/f:SI 264)
                (const_int 8 [0x8])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":246:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 265 264 266 26 (var_location:SI temp (reg/v:SI 174 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":246:14 -1
     (nil))
(debug_insn 266 265 267 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":247:9 -1
     (nil))
(insn 267 266 268 26 (set (reg:SI 144 [ _41 ])
        (not:SI (reg/v:SI 155 [ iocurrent ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":247:17 169 {*arm_one_cmplsi2}
     (nil))
(debug_insn 268 267 269 26 (var_location:SI temp (and:SI (reg:SI 144 [ _41 ])
        (reg/v:SI 174 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":247:14 -1
     (nil))
(debug_insn 269 268 271 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":248:9 -1
     (nil))
(insn 271 269 272 26 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 114 [ _2 ])
                (const_int 1 [0x1])
                (const_int 20 [0x14]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":248:12 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 272 271 273 26 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 277)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":248:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 277)
(note 273 272 274 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 274 273 468 27 (set (reg/v:SI 150 [ temp ])
        (and:SI (reg:SI 144 [ _41 ])
            (reg/v:SI 174 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":247:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 174 [ temp ])
        (nil)))
(jump_insn 468 274 469 27 (set (pc)
        (label_ref 282)) 284 {*arm_jump}
     (nil)
 -> 282)
(barrier 469 468 277)
(code_label 277 469 278 28 16 (nil) [1 uses])
(note 278 277 279 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 279 278 280 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":250:11 -1
     (nil))
(insn 280 279 281 28 (set (reg/v:SI 150 [ temp ])
        (ior:SI (reg/v:SI 155 [ iocurrent ])
            (reg/v:SI 174 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":250:16 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 174 [ temp ])
        (nil)))
(debug_insn 281 280 282 28 (var_location:SI temp (reg/v:SI 150 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":250:16 -1
     (nil))
(code_label 282 281 283 29 17 (nil) [1 uses])
(note 283 282 295 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(note 295 283 284 29 NOTE_INSN_DELETED)
(debug_insn 284 295 285 29 (var_location:SI temp (reg/v:SI 150 [ temp ])) -1
     (nil))
(debug_insn 285 284 287 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":252:9 -1
     (nil))
(insn 287 285 288 29 (set (mem/v:SI (plus:SI (reg/f:SI 264)
                (const_int 8 [0x8])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR1+0 S4 A64])
        (reg/v:SI 150 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":252:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 150 [ temp ])
        (nil)))
(debug_insn 288 287 290 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":254:9 -1
     (nil))
(insn 290 288 291 29 (set (reg/v:SI 175 [ temp ])
        (mem/v:SI (plus:SI (reg/f:SI 264)
                (const_int 12 [0xc])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":254:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 291 290 292 29 (var_location:SI temp (reg/v:SI 175 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":254:14 -1
     (nil))
(debug_insn 292 291 293 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":255:9 -1
     (nil))
(debug_insn 293 292 294 29 (var_location:SI temp (and:SI (reg:SI 144 [ _41 ])
        (reg/v:SI 175 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":255:14 -1
     (nil))
(debug_insn 294 293 296 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":256:9 -1
     (nil))
(insn 296 294 297 29 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 114 [ _2 ])
                (const_int 1 [0x1])
                (const_int 21 [0x15]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":256:12 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 297 296 298 29 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 302)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":256:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 302)
(note 298 297 299 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 299 298 470 30 (set (reg/v:SI 151 [ temp ])
        (and:SI (reg:SI 144 [ _41 ])
            (reg/v:SI 175 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":255:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 175 [ temp ])
        (nil)))
(jump_insn 470 299 471 30 (set (pc)
        (label_ref 307)) 284 {*arm_jump}
     (nil)
 -> 307)
(barrier 471 470 302)
(code_label 302 471 303 31 18 (nil) [1 uses])
(note 303 302 304 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(debug_insn 304 303 305 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":258:11 -1
     (nil))
(insn 305 304 306 31 (set (reg/v:SI 151 [ temp ])
        (ior:SI (reg/v:SI 155 [ iocurrent ])
            (reg/v:SI 175 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":258:16 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 175 [ temp ])
        (nil)))
(debug_insn 306 305 307 31 (var_location:SI temp (reg/v:SI 151 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":258:16 -1
     (nil))
(code_label 307 306 308 32 19 (nil) [1 uses])
(note 308 307 320 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(note 320 308 309 32 NOTE_INSN_DELETED)
(debug_insn 309 320 310 32 (var_location:SI temp (reg/v:SI 151 [ temp ])) -1
     (nil))
(debug_insn 310 309 312 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":260:9 -1
     (nil))
(insn 312 310 313 32 (set (mem/v:SI (plus:SI (reg/f:SI 264)
                (const_int 12 [0xc])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR1+0 S4 A32])
        (reg/v:SI 151 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":260:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 151 [ temp ])
        (nil)))
(debug_insn 313 312 315 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":262:9 -1
     (nil))
(insn 315 313 316 32 (set (reg/v:SI 176 [ temp ])
        (mem/v:SI (plus:SI (reg/f:SI 264)
                (const_int 4 [0x4])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":262:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 316 315 317 32 (var_location:SI temp (reg/v:SI 176 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":262:14 -1
     (nil))
(debug_insn 317 316 318 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":263:9 -1
     (nil))
(debug_insn 318 317 319 32 (var_location:SI temp (and:SI (reg:SI 144 [ _41 ])
        (reg/v:SI 176 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":263:14 -1
     (nil))
(debug_insn 319 318 321 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":264:9 -1
     (nil))
(insn 321 319 322 32 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 114 [ _2 ])
                (const_int 1 [0x1])
                (const_int 17 [0x11]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":264:12 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 322 321 323 32 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 327)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":264:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 327)
(note 323 322 324 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 324 323 472 33 (set (reg/v:SI 152 [ temp ])
        (and:SI (reg:SI 144 [ _41 ])
            (reg/v:SI 176 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":263:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 176 [ temp ])
        (nil)))
(jump_insn 472 324 473 33 (set (pc)
        (label_ref 332)) 284 {*arm_jump}
     (nil)
 -> 332)
(barrier 473 472 327)
(code_label 327 473 328 34 20 (nil) [1 uses])
(note 328 327 329 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(debug_insn 329 328 330 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":266:11 -1
     (nil))
(insn 330 329 331 34 (set (reg/v:SI 152 [ temp ])
        (ior:SI (reg/v:SI 155 [ iocurrent ])
            (reg/v:SI 176 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":266:16 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 176 [ temp ])
        (nil)))
(debug_insn 331 330 332 34 (var_location:SI temp (reg/v:SI 152 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":266:16 -1
     (nil))
(code_label 332 331 333 35 21 (nil) [1 uses])
(note 333 332 345 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(note 345 333 334 35 NOTE_INSN_DELETED)
(debug_insn 334 345 335 35 (var_location:SI temp (reg/v:SI 152 [ temp ])) -1
     (nil))
(debug_insn 335 334 337 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":268:9 -1
     (nil))
(insn 337 335 338 35 (set (mem/v:SI (plus:SI (reg/f:SI 264)
                (const_int 4 [0x4])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR1+0 S4 A32])
        (reg/v:SI 152 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":268:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 152 [ temp ])
        (nil)))
(debug_insn 338 337 340 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":271:9 -1
     (nil))
(insn 340 338 341 35 (set (reg/v:SI 177 [ temp ])
        (mem/v:SI (reg/f:SI 264) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":271:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 341 340 342 35 (var_location:SI temp (reg/v:SI 177 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":271:14 -1
     (nil))
(debug_insn 342 341 343 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":272:9 -1
     (nil))
(debug_insn 343 342 344 35 (var_location:SI temp (and:SI (reg:SI 144 [ _41 ])
        (reg/v:SI 177 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":272:14 -1
     (nil))
(debug_insn 344 343 346 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":273:9 -1
     (nil))
(insn 346 344 347 35 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 114 [ _2 ])
                (const_int 1 [0x1])
                (const_int 16 [0x10]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":273:12 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(jump_insn 347 346 348 35 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 352)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":273:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 352)
(note 348 347 349 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 349 348 474 36 (set (reg/v:SI 153 [ temp ])
        (and:SI (reg:SI 144 [ _41 ])
            (reg/v:SI 177 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":272:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 177 [ temp ])
        (expr_list:REG_DEAD (reg:SI 144 [ _41 ])
            (nil))))
(jump_insn 474 349 475 36 (set (pc)
        (label_ref 357)) 284 {*arm_jump}
     (nil)
 -> 357)
(barrier 475 474 352)
(code_label 352 475 353 37 22 (nil) [1 uses])
(note 353 352 354 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(debug_insn 354 353 355 37 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":275:11 -1
     (nil))
(insn 355 354 356 37 (set (reg/v:SI 153 [ temp ])
        (ior:SI (reg/v:SI 155 [ iocurrent ])
            (reg/v:SI 177 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":275:16 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 177 [ temp ])
        (expr_list:REG_DEAD (reg/v:SI 155 [ iocurrent ])
            (nil))))
(debug_insn 356 355 357 37 (var_location:SI temp (reg/v:SI 153 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":275:16 -1
     (nil))
(code_label 357 356 358 38 23 (nil) [1 uses])
(note 358 357 359 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(debug_insn 359 358 360 38 (var_location:SI temp (reg/v:SI 153 [ temp ])) -1
     (nil))
(debug_insn 360 359 362 38 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":277:9 -1
     (nil))
(insn 362 360 363 38 (set (mem/v:SI (reg/f:SI 264) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR1+0 S4 A64])
        (reg/v:SI 153 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":277:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 153 [ temp ])
        (nil)))
(code_label 363 362 364 39 4 (nil) [2 uses])
(note 364 363 370 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(note 370 364 365 39 NOTE_INSN_DELETED)
(debug_insn 365 370 366 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":281:5 -1
     (nil))
(insn 366 365 367 39 (set (reg/v:SI 178 [ position ])
        (plus:SI (reg/v:SI 178 [ position ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":281:13 7 {*arm_addsi3}
     (nil))
(debug_insn 367 366 368 39 (var_location:SI position (reg/v:SI 178 [ position ])) -1
     (nil))
(debug_insn 368 367 369 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:9 -1
     (nil))
(insn 369 368 371 39 (set (reg:SI 154 [ ivtmp.29 ])
        (plus:SI (reg:SI 154 [ ivtmp.29 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:9 7 {*arm_addsi3}
     (nil))
(insn 371 369 372 39 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (lshiftrt:SI (reg:SI 190 [ _139 ])
                        (reg/v:SI 178 [ position ]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:9 149 {*shiftsi3_compare0_scratch}
     (nil))
(jump_insn 372 371 377 39 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 25)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 25)
(code_label 377 372 378 40 1 (nil) [1 uses])
(note 378 377 485 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(note 485 378 0 NOTE_INSN_DELETED)

;; Function HAL_GPIO_DeInit (HAL_GPIO_DeInit, funcdef_no=330, decl_uid=7513, cgraph_uid=334, symbol_order=333)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 23 n_edges 32 count 41 (  1.8)


HAL_GPIO_DeInit

Dataflow summary:
def_info->table_size = 104, use_info->table_size = 232
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,22u} r13={1d,22u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={10d,9u} r102={1d,22u} r103={1d,21u} r113={1d,4u} r116={1d,7u,7e} r117={1d,3u} r118={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,3u} r132={1d,1u} r134={1d,1u} r139={1d,1u} r140={1d,1u} r142={1d,1u} r143={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r150={1d,4u} r151={1d,2u} r152={1d,2u} r153={2d,10u,1e} r154={1d,2u} r157={2d,4u} r158={7d,1u} r159={1d,15u,5e} r160={1d,4u} r161={1d,2u} r163={1d,1u} r165={1d,1u} r170={1d,1u} r174={1d,1u} r176={1d,1u} r177={1d,1u} r187={1d,1u,1e} r189={1d,1u} r191={1d,1u} r192={1d,1u,1e} r193={1d,1u} r198={1d,2u} r199={1d,2u} r200={1d,8u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,2u} 
;;    total ref usage 325{98d,212u,15e} in 131{131 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d33(102){ }d34(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 22 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 159 160 206 207
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 159 160 206 207
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 153 161 198 199 200 201 202 203 204 205
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160
;; live  gen 	 153 161 198 199 200 201 202 203 204 205
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 159 160 161 198 199 200 201 202 203 204 205

( 3 21 )->[4]->( 5 21 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u12(7){ }u13(13){ }u14(102){ }u15(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 159 160 161 198 199 200 201 202 203 204 205
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 160 161
;; lr  def 	 100 [cc] 113 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 159 160 161 198 199 200 201 202 203 204 205
;; live  gen 	 100 [cc] 113 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 150 153 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 150 153 159 160 161 198 199 200 201 202 203 204 205

( 4 )->[5]->( 6 17 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(7){ }u26(13){ }u27(102){ }u28(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 150 153 159 160 161 198 199 200 201 202 203 204 205
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 159 198
;; lr  def 	 100 [cc] 116 117 151 152 157 163 165
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 150 153 159 160 161 198 199 200 201 202 203 204 205
;; live  gen 	 100 [cc] 116 117 151 152 157 163 165
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205

( 5 )->[6]->( 8 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u45(7){ }u46(13){ }u47(102){ }u48(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 201
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205

( 6 )->[7]->( 18 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u53(7){ }u54(13){ }u55(102){ }u56(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 161
;; lr  def 	 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  gen 	 158
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205

( 6 )->[8]->( 10 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u60(7){ }u61(13){ }u62(102){ }u63(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 202
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205

( 8 )->[9]->( 18 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u68(7){ }u69(13){ }u70(102){ }u71(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 158 170
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  gen 	 158 170
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205

( 8 )->[10]->( 12 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u75(7){ }u76(13){ }u77(102){ }u78(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 203
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205

( 10 )->[11]->( 18 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u83(7){ }u84(13){ }u85(102){ }u86(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 199
;; lr  def 	 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  gen 	 158
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205

( 10 )->[12]->( 14 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u90(7){ }u91(13){ }u92(102){ }u93(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 204
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205

( 12 )->[13]->( 18 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u98(7){ }u99(13){ }u100(102){ }u101(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 158 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  gen 	 158 174
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205

( 12 )->[14]->( 16 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u105(7){ }u106(13){ }u107(102){ }u108(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 205
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205

( 14 )->[15]->( 18 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u113(7){ }u114(13){ }u115(102){ }u116(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 158 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  gen 	 158 176
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205

( 14 )->[16]->( 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u120(7){ }u121(13){ }u122(102){ }u123(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 158 177
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  gen 	 158 177
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205

( 5 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u127(7){ }u128(13){ }u129(102){ }u130(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  gen 	 158
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205

( 17 9 13 15 7 11 16 )->[18]->( 19 20 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u131(7){ }u132(13){ }u133(102){ }u134(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 158
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 153 157 159 160 161 198 199 200 201 202 203 204 205

( 18 )->[19]->( 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u138(7){ }u139(13){ }u140(102){ }u141(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 153 157 159 160 161 198 199 200 201 202 203 204 205
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 150 157 200
;; lr  def 	 118 120 121 122 123 124 125 126 127 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  gen 	 118 120 121 122 123 124 125 126 127 129
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 153 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 153 159 160 161 198 199 200 201 202 203 204 205

( 19 18 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u170(7){ }u171(13){ }u172(102){ }u173(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 153 159 160 161 198 199 200 201 202 203 204 205
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 153 159 198 199
;; lr  def 	 130 131 132 134 139 140 142 143 145 146 147 154 187 189 191 192 193
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 153 159 160 161 198 199 200 201 202 203 204 205
;; live  gen 	 130 131 132 134 139 140 142 143 145 146 147 154 187 189 191 192 193
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 159 160 161 198 199 200 201 202 203 204 205

( 20 4 )->[21]->( 4 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u215(7){ }u216(13){ }u217(102){ }u218(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 159 160 161 198 199 200 201 202 203 204 205
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 160
;; lr  def 	 100 [cc] 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 159 160 161 198 199 200 201 202 203 204 205
;; live  gen 	 100 [cc] 153
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 159 160 161 198 199 200 201 202 203 204 205

( 2 21 )->[22]->( 1 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u225(7){ }u226(13){ }u227(102){ }u228(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 22 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u229(7){ }u230(13){ }u231(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 33 to worklist
  Adding insn 51 to worklist
  Adding insn 40 to worklist
  Adding insn 55 to worklist
  Adding insn 225 to worklist
  Adding insn 65 to worklist
  Adding insn 227 to worklist
  Adding insn 75 to worklist
  Adding insn 229 to worklist
  Adding insn 85 to worklist
  Adding insn 231 to worklist
  Adding insn 95 to worklist
  Adding insn 233 to worklist
  Adding insn 235 to worklist
  Adding insn 108 to worklist
  Adding insn 141 to worklist
  Adding insn 138 to worklist
  Adding insn 134 to worklist
  Adding insn 131 to worklist
  Adding insn 128 to worklist
  Adding insn 125 to worklist
  Adding insn 122 to worklist
  Adding insn 119 to worklist
  Adding insn 116 to worklist
  Adding insn 112 to worklist
  Adding insn 176 to worklist
  Adding insn 174 to worklist
  Adding insn 172 to worklist
  Adding insn 169 to worklist
  Adding insn 167 to worklist
  Adding insn 164 to worklist
  Adding insn 162 to worklist
  Adding insn 155 to worklist
  Adding insn 150 to worklist
  Adding insn 145 to worklist
  Adding insn 185 to worklist
Finished finding needed instructions:
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 159 160 161 198 199 200 201 202 203 204 205
  Adding insn 184 to worklist
  Adding insn 180 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 159 160 161 198 199 200 201 202 203 204 205
  Adding insn 175 to worklist
  Adding insn 171 to worklist
  Adding insn 166 to worklist
  Adding insn 161 to worklist
  Adding insn 159 to worklist
  Adding insn 157 to worklist
  Adding insn 156 to worklist
  Adding insn 154 to worklist
  Adding insn 152 to worklist
  Adding insn 149 to worklist
  Adding insn 148 to worklist
  Adding insn 146 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 153 159 160 161 198 199 200 201 202 203 204 205
  Adding insn 140 to worklist
  Adding insn 132 to worklist
  Adding insn 126 to worklist
  Adding insn 120 to worklist
  Adding insn 114 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 153 157 159 160 161 198 199 200 201 202 203 204 205
  Adding insn 107 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205
  Adding insn 104 to worklist
  Adding insn 103 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205
  Adding insn 98 to worklist
  Adding insn 97 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
  Adding insn 94 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205
  Adding insn 88 to worklist
  Adding insn 87 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
  Adding insn 84 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205
  Adding insn 78 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
  Adding insn 74 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205
  Adding insn 68 to worklist
  Adding insn 67 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
  Adding insn 64 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205
  Adding insn 58 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
  Adding insn 54 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205
  Adding insn 6 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
  Adding insn 50 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 238 to worklist
  Adding insn 237 to worklist
  Adding insn 37 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 150 153 159 160 161 198 199 200 201 202 203 204 205
  Adding insn 32 to worklist
  Adding insn 28 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 159 160 161 198 199 200 201 202 203 204 205
  Adding insn 93 to worklist
  Adding insn 83 to worklist
  Adding insn 73 to worklist
  Adding insn 63 to worklist
  Adding insn 53 to worklist
  Adding insn 111 to worklist
  Adding insn 147 to worklist
  Adding insn 45 to worklist
  Adding insn 27 to worklist
  Adding insn 5 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160
  Adding insn 18 to worklist
  Adding insn 223 to worklist
  Adding insn 2 to worklist
  Adding insn 222 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 23 n_edges 32 count 24 (    1)

Pass 0 for finding pseudo/allocno costs


  r207 costs: LO_REGS:220 HI_REGS:440 CALLER_SAVE_REGS:440 EVEN_REG:440 GENERAL_REGS:440 VFP_D0_D7_REGS:4400 VFP_LO_REGS:4400 ALL_REGS:4400 MEM:2310
  r206 costs: LO_REGS:220 HI_REGS:220 CALLER_SAVE_REGS:220 EVEN_REG:220 GENERAL_REGS:220 VFP_D0_D7_REGS:2750 VFP_LO_REGS:2750 ALL_REGS:2750 MEM:1210
  r205 costs: LO_REGS:0 HI_REGS:194 CALLER_SAVE_REGS:194 EVEN_REG:194 GENERAL_REGS:194 VFP_D0_D7_REGS:2468 VFP_LO_REGS:2468 ALL_REGS:2468 MEM:1225
  r204 costs: LO_REGS:0 HI_REGS:194 CALLER_SAVE_REGS:194 EVEN_REG:194 GENERAL_REGS:194 VFP_D0_D7_REGS:2948 VFP_LO_REGS:2948 ALL_REGS:2948 MEM:1545
  r203 costs: LO_REGS:0 HI_REGS:194 CALLER_SAVE_REGS:194 EVEN_REG:194 GENERAL_REGS:194 VFP_D0_D7_REGS:3638 VFP_LO_REGS:3638 ALL_REGS:3638 MEM:2005
  r202 costs: LO_REGS:0 HI_REGS:194 CALLER_SAVE_REGS:194 EVEN_REG:194 GENERAL_REGS:194 VFP_D0_D7_REGS:4628 VFP_LO_REGS:4628 ALL_REGS:4628 MEM:2665
  r201 costs: LO_REGS:0 HI_REGS:194 CALLER_SAVE_REGS:194 EVEN_REG:194 GENERAL_REGS:194 VFP_D0_D7_REGS:6023 VFP_LO_REGS:6023 ALL_REGS:6023 MEM:3595
  r200 costs: LO_REGS:0 HI_REGS:194 CALLER_SAVE_REGS:194 EVEN_REG:194 GENERAL_REGS:194 VFP_D0_D7_REGS:19478 VFP_LO_REGS:19478 ALL_REGS:19478 MEM:12565
  r199 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:8708 VFP_LO_REGS:8708 ALL_REGS:8708 MEM:5385
  r198 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:14708 VFP_LO_REGS:14708 ALL_REGS:14708 MEM:9385
  r193 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r192 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r191 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r189 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r187 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r177 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:638 VFP_LO_REGS:638 ALL_REGS:638 MEM:330
  r176 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1508 VFP_LO_REGS:1508 ALL_REGS:1508 MEM:780
  r174 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:928 VFP_LO_REGS:928 ALL_REGS:928 MEM:480
  r170 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1885 VFP_LO_REGS:1885 ALL_REGS:1885 MEM:975
  r165 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r163 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r161 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:16103 VFP_LO_REGS:16103 ALL_REGS:16103 MEM:10315
  r160 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:27800 VFP_LO_REGS:27800 ALL_REGS:27800 MEM:17910
  r159 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:80765 VFP_LO_REGS:80765 ALL_REGS:80765 MEM:53220
  r158 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:13172 VFP_LO_REGS:13172 ALL_REGS:13172 MEM:8205
  r157 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:31230 VFP_LO_REGS:31230 ALL_REGS:31230 MEM:20820
  r154 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:20025 VFP_LO_REGS:20025 ALL_REGS:20025 MEM:13350
  r153 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:88133 VFP_LO_REGS:88133 ALL_REGS:88133 MEM:58335
  r152 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r151 costs: LO_REGS:0 HI_REGS:890 CALLER_SAVE_REGS:890 EVEN_REG:890 GENERAL_REGS:890 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r150 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:22410 VFP_LO_REGS:22410 ALL_REGS:22410 MEM:14940
  r147 costs: LO_REGS:0 HI_REGS:890 CALLER_SAVE_REGS:890 EVEN_REG:890 GENERAL_REGS:890 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r146 costs: LO_REGS:0 HI_REGS:890 CALLER_SAVE_REGS:890 EVEN_REG:890 GENERAL_REGS:890 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r145 costs: LO_REGS:0 HI_REGS:890 CALLER_SAVE_REGS:890 EVEN_REG:890 GENERAL_REGS:890 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r143 costs: LO_REGS:0 HI_REGS:890 CALLER_SAVE_REGS:890 EVEN_REG:890 GENERAL_REGS:890 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r142 costs: LO_REGS:0 HI_REGS:890 CALLER_SAVE_REGS:890 EVEN_REG:890 GENERAL_REGS:890 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r140 costs: LO_REGS:0 HI_REGS:890 CALLER_SAVE_REGS:890 EVEN_REG:890 GENERAL_REGS:890 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r139 costs: LO_REGS:0 HI_REGS:890 CALLER_SAVE_REGS:890 EVEN_REG:890 GENERAL_REGS:890 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r134 costs: LO_REGS:0 HI_REGS:890 CALLER_SAVE_REGS:890 EVEN_REG:890 GENERAL_REGS:890 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r132 costs: LO_REGS:0 HI_REGS:890 CALLER_SAVE_REGS:890 EVEN_REG:890 GENERAL_REGS:890 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r131 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800
  r130 costs: LO_REGS:0 HI_REGS:890 CALLER_SAVE_REGS:890 EVEN_REG:890 GENERAL_REGS:890 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r129 costs: LO_REGS:0 HI_REGS:302 CALLER_SAVE_REGS:302 EVEN_REG:302 GENERAL_REGS:302 VFP_D0_D7_REGS:4530 VFP_LO_REGS:4530 ALL_REGS:4530 MEM:3020
  r127 costs: LO_REGS:0 HI_REGS:302 CALLER_SAVE_REGS:302 EVEN_REG:302 GENERAL_REGS:302 VFP_D0_D7_REGS:4530 VFP_LO_REGS:4530 ALL_REGS:4530 MEM:3020
  r126 costs: LO_REGS:0 HI_REGS:302 CALLER_SAVE_REGS:302 EVEN_REG:302 GENERAL_REGS:302 VFP_D0_D7_REGS:4530 VFP_LO_REGS:4530 ALL_REGS:4530 MEM:3020
  r125 costs: LO_REGS:0 HI_REGS:302 CALLER_SAVE_REGS:302 EVEN_REG:302 GENERAL_REGS:302 VFP_D0_D7_REGS:4530 VFP_LO_REGS:4530 ALL_REGS:4530 MEM:3020
  r124 costs: LO_REGS:0 HI_REGS:302 CALLER_SAVE_REGS:302 EVEN_REG:302 GENERAL_REGS:302 VFP_D0_D7_REGS:4530 VFP_LO_REGS:4530 ALL_REGS:4530 MEM:3020
  r123 costs: LO_REGS:0 HI_REGS:302 CALLER_SAVE_REGS:302 EVEN_REG:302 GENERAL_REGS:302 VFP_D0_D7_REGS:4530 VFP_LO_REGS:4530 ALL_REGS:4530 MEM:3020
  r122 costs: LO_REGS:0 HI_REGS:302 CALLER_SAVE_REGS:302 EVEN_REG:302 GENERAL_REGS:302 VFP_D0_D7_REGS:4530 VFP_LO_REGS:4530 ALL_REGS:4530 MEM:3020
  r121 costs: LO_REGS:0 HI_REGS:302 CALLER_SAVE_REGS:302 EVEN_REG:302 GENERAL_REGS:302 VFP_D0_D7_REGS:4530 VFP_LO_REGS:4530 ALL_REGS:4530 MEM:3020
  r120 costs: LO_REGS:0 HI_REGS:302 CALLER_SAVE_REGS:302 EVEN_REG:302 GENERAL_REGS:302 VFP_D0_D7_REGS:4530 VFP_LO_REGS:4530 ALL_REGS:4530 MEM:3020
  r118 costs: LO_REGS:0 HI_REGS:302 CALLER_SAVE_REGS:302 EVEN_REG:302 GENERAL_REGS:302 VFP_D0_D7_REGS:4530 VFP_LO_REGS:4530 ALL_REGS:4530 MEM:3020
  r117 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15615 VFP_LO_REGS:15615 ALL_REGS:15615 MEM:10410
  r116 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:17985 VFP_LO_REGS:17985 ALL_REGS:17985 MEM:11990
  r113 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:33375 VFP_LO_REGS:33375 ALL_REGS:33375 MEM:22250


Pass 1 for finding pseudo/allocno costs

    r207: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r206: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r205: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r204: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r203: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r202: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r201: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r200: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r199: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r198: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r197: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r196: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r195: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r194: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r193: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r192: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r191: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r190: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r189: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r188: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r187: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r186: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r185: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r184: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r183: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r182: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r181: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r180: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r179: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r178: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r177: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r176: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r175: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r174: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r173: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r172: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r171: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r170: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r169: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r168: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r167: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r166: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r164: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r163: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r162: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r155: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r148: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r207 costs: LO_REGS:220 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:440 VFP_D0_D7_REGS:6600 VFP_LO_REGS:6600 ALL_REGS:4950 MEM:4400
  r206 costs: GENERAL_REGS:220 VFP_D0_D7_REGS:4950 VFP_LO_REGS:4950 ALL_REGS:3300 MEM:3300
  r205 costs: LO_REGS:0 HI_REGS:194 CALLER_SAVE_REGS:194 EVEN_REG:194 GENERAL_REGS:194 VFP_D0_D7_REGS:2565 VFP_LO_REGS:2565 ALL_REGS:2565 MEM:1710
  r204 costs: LO_REGS:0 HI_REGS:194 CALLER_SAVE_REGS:194 EVEN_REG:194 GENERAL_REGS:194 VFP_D0_D7_REGS:3045 VFP_LO_REGS:3045 ALL_REGS:3045 MEM:2030
  r203 costs: LO_REGS:0 HI_REGS:194 CALLER_SAVE_REGS:194 EVEN_REG:194 GENERAL_REGS:194 VFP_D0_D7_REGS:3735 VFP_LO_REGS:3735 ALL_REGS:3735 MEM:2490
  r202 costs: LO_REGS:0 HI_REGS:194 CALLER_SAVE_REGS:194 EVEN_REG:194 GENERAL_REGS:194 VFP_D0_D7_REGS:4725 VFP_LO_REGS:4725 ALL_REGS:4725 MEM:3150
  r201 costs: LO_REGS:0 HI_REGS:194 CALLER_SAVE_REGS:194 EVEN_REG:194 GENERAL_REGS:194 VFP_D0_D7_REGS:6120 VFP_LO_REGS:6120 ALL_REGS:6120 MEM:4080
  r200 costs: LO_REGS:0 HI_REGS:194 CALLER_SAVE_REGS:194 EVEN_REG:194 GENERAL_REGS:194 VFP_D0_D7_REGS:19575 VFP_LO_REGS:19575 ALL_REGS:19575 MEM:13050
  r199 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:8805 VFP_LO_REGS:8805 ALL_REGS:8805 MEM:5870
  r198 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:14805 VFP_LO_REGS:14805 ALL_REGS:14805 MEM:9870
  r193 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r192 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r191 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r189 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r187 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r177 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:660 VFP_LO_REGS:660 ALL_REGS:660 MEM:440
  r176 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1560 VFP_LO_REGS:1560 ALL_REGS:1560 MEM:1040
  r174 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:960 VFP_LO_REGS:960 ALL_REGS:960 MEM:640
  r170 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1950 VFP_LO_REGS:1950 ALL_REGS:1950 MEM:1300
  r165 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r163 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r161 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:16200 VFP_LO_REGS:16200 ALL_REGS:16200 MEM:10800
  r160 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:28350 VFP_LO_REGS:28350 ALL_REGS:28350 MEM:18900
  r159 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:81315 VFP_LO_REGS:81315 ALL_REGS:81315 MEM:54210
  r158 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:13305 VFP_LO_REGS:13305 ALL_REGS:13305 MEM:8870
  r157 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:31230 VFP_LO_REGS:31230 ALL_REGS:31230 MEM:20820
  r154 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:20025 VFP_LO_REGS:20025 ALL_REGS:20025 MEM:13350
  r153 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:88230 VFP_LO_REGS:88230 ALL_REGS:88230 MEM:58820
  r152 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r151 costs: LO_REGS:0 HI_REGS:890 CALLER_SAVE_REGS:890 EVEN_REG:890 GENERAL_REGS:890 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r150 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:22410 VFP_LO_REGS:22410 ALL_REGS:22410 MEM:14940
  r147 costs: LO_REGS:0 HI_REGS:890 CALLER_SAVE_REGS:890 EVEN_REG:890 GENERAL_REGS:890 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r146 costs: LO_REGS:0 HI_REGS:890 CALLER_SAVE_REGS:890 EVEN_REG:890 GENERAL_REGS:890 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r145 costs: LO_REGS:0 HI_REGS:890 CALLER_SAVE_REGS:890 EVEN_REG:890 GENERAL_REGS:890 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r143 costs: LO_REGS:0 HI_REGS:890 CALLER_SAVE_REGS:890 EVEN_REG:890 GENERAL_REGS:890 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r142 costs: LO_REGS:0 HI_REGS:890 CALLER_SAVE_REGS:890 EVEN_REG:890 GENERAL_REGS:890 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r140 costs: LO_REGS:0 HI_REGS:890 CALLER_SAVE_REGS:890 EVEN_REG:890 GENERAL_REGS:890 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r139 costs: LO_REGS:0 HI_REGS:890 CALLER_SAVE_REGS:890 EVEN_REG:890 GENERAL_REGS:890 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r134 costs: LO_REGS:0 HI_REGS:890 CALLER_SAVE_REGS:890 EVEN_REG:890 GENERAL_REGS:890 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r132 costs: LO_REGS:0 HI_REGS:890 CALLER_SAVE_REGS:890 EVEN_REG:890 GENERAL_REGS:890 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r131 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:26700 VFP_LO_REGS:26700 ALL_REGS:26700 MEM:17800
  r130 costs: LO_REGS:0 HI_REGS:890 CALLER_SAVE_REGS:890 EVEN_REG:890 GENERAL_REGS:890 VFP_D0_D7_REGS:13350 VFP_LO_REGS:13350 ALL_REGS:13350 MEM:8900
  r129 costs: LO_REGS:0 HI_REGS:302 CALLER_SAVE_REGS:302 EVEN_REG:302 GENERAL_REGS:302 VFP_D0_D7_REGS:4530 VFP_LO_REGS:4530 ALL_REGS:4530 MEM:3020
  r127 costs: LO_REGS:0 HI_REGS:302 CALLER_SAVE_REGS:302 EVEN_REG:302 GENERAL_REGS:302 VFP_D0_D7_REGS:4530 VFP_LO_REGS:4530 ALL_REGS:4530 MEM:3020
  r126 costs: LO_REGS:0 HI_REGS:302 CALLER_SAVE_REGS:302 EVEN_REG:302 GENERAL_REGS:302 VFP_D0_D7_REGS:4530 VFP_LO_REGS:4530 ALL_REGS:4530 MEM:3020
  r125 costs: LO_REGS:0 HI_REGS:302 CALLER_SAVE_REGS:302 EVEN_REG:302 GENERAL_REGS:302 VFP_D0_D7_REGS:4530 VFP_LO_REGS:4530 ALL_REGS:4530 MEM:3020
  r124 costs: LO_REGS:0 HI_REGS:302 CALLER_SAVE_REGS:302 EVEN_REG:302 GENERAL_REGS:302 VFP_D0_D7_REGS:4530 VFP_LO_REGS:4530 ALL_REGS:4530 MEM:3020
  r123 costs: LO_REGS:0 HI_REGS:302 CALLER_SAVE_REGS:302 EVEN_REG:302 GENERAL_REGS:302 VFP_D0_D7_REGS:4530 VFP_LO_REGS:4530 ALL_REGS:4530 MEM:3020
  r122 costs: LO_REGS:0 HI_REGS:302 CALLER_SAVE_REGS:302 EVEN_REG:302 GENERAL_REGS:302 VFP_D0_D7_REGS:4530 VFP_LO_REGS:4530 ALL_REGS:4530 MEM:3020
  r121 costs: LO_REGS:0 HI_REGS:302 CALLER_SAVE_REGS:302 EVEN_REG:302 GENERAL_REGS:302 VFP_D0_D7_REGS:4530 VFP_LO_REGS:4530 ALL_REGS:4530 MEM:3020
  r120 costs: LO_REGS:0 HI_REGS:302 CALLER_SAVE_REGS:302 EVEN_REG:302 GENERAL_REGS:302 VFP_D0_D7_REGS:4530 VFP_LO_REGS:4530 ALL_REGS:4530 MEM:3020
  r118 costs: LO_REGS:0 HI_REGS:302 CALLER_SAVE_REGS:302 EVEN_REG:302 GENERAL_REGS:302 VFP_D0_D7_REGS:4530 VFP_LO_REGS:4530 ALL_REGS:4530 MEM:3020
  r117 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15615 VFP_LO_REGS:15615 ALL_REGS:15615 MEM:10410
  r116 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:17985 VFP_LO_REGS:17985 ALL_REGS:17985 MEM:11990
  r113 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:33375 VFP_LO_REGS:33375 ALL_REGS:33375 MEM:22250

;;   ======================================================
;;   -- basic block 2 from 222 to 19 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 222 r206=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 223 r207=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   2 r159=r206                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  18 r160=r207                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  19 {pc={(r207==0)?L190:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 9
;;   new tail = 19

;;   ======================================================
;;   -- basic block 3 from 5 to 93 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 r153=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  27 r161=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  45 r198=0xf                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 111 r200=0x40010400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  53 r201=0x48000400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  63 r202=0x48000800                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  73 r203=0x48000c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  83 r204=0x48001000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  93 r205=0x48001400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 147 r199=0x3                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 5
;;   new tail = 147

;;   ======================================================
;;   -- basic block 4 from 25 to 33 -- before reload
;;   ======================================================

;;	  0--> b  0: i  25 loc r153                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  28 r113=r161<<r153                         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 224 loc r113&r160                           :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  30 loc D#3                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  32 {cc=cmp(r113&r160,0);r150=r113&r160;}   :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  33 pc={(cc==0)?L177:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 25
;;   new tail = 33

;;   ======================================================
;;   -- basic block 5 from 35 to 51 -- before reload
;;   ======================================================

;;	  0--> b  0: i  35 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  37 r163=r153&0xfffffffffffffffc            :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 237 r157=r163+0x40000000                    :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 238 r157=r157+0x10000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  43 r165=r153&0x3                           :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  44 r116=r165<<0x2                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  40 r151=[r157+0x8]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  41 loc r151                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  46 r117=r198<<r116                         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  47 r152=r117&r151                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  48 loc r152                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  49 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  50 cc=cmp(r159,0x48000000)                 :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  51 pc={(cc==0)?L197:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 35
;;   new tail = 51

;;   ======================================================
;;   -- basic block 6 from 54 to 55 -- before reload
;;   ======================================================

;;	  0--> b  0: i  54 cc=cmp(r159,r201)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  55 pc={(cc!=0)?L61:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 54
;;   new tail = 55

;;   ======================================================
;;   -- basic block 7 from 58 to 225 -- before reload
;;   ======================================================

;;	  0--> b  0: i  58 r158=r161<<r116                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 225 pc=L105                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 58
;;   new tail = 225

;;   ======================================================
;;   -- basic block 8 from 64 to 65 -- before reload
;;   ======================================================

;;	  0--> b  0: i  64 cc=cmp(r159,r202)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  65 pc={(cc!=0)?L71:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 64
;;   new tail = 65

;;   ======================================================
;;   -- basic block 9 from 67 to 227 -- before reload
;;   ======================================================

;;	  0--> b  0: i  67 r170=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  68 r158=r170<<r116                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 227 pc=L105                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 67
;;   new tail = 227

;;   ======================================================
;;   -- basic block 10 from 74 to 75 -- before reload
;;   ======================================================

;;	  0--> b  0: i  74 cc=cmp(r159,r203)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  75 pc={(cc!=0)?L81:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 74
;;   new tail = 75

;;   ======================================================
;;   -- basic block 11 from 78 to 229 -- before reload
;;   ======================================================

;;	  0--> b  0: i  78 r158=r199<<r116                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 229 pc=L105                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 78
;;   new tail = 229

;;   ======================================================
;;   -- basic block 12 from 84 to 85 -- before reload
;;   ======================================================

;;	  0--> b  0: i  84 cc=cmp(r159,r204)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  85 pc={(cc!=0)?L91:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 84
;;   new tail = 85

;;   ======================================================
;;   -- basic block 13 from 87 to 231 -- before reload
;;   ======================================================

;;	  0--> b  0: i  87 r174=0x4                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  88 r158=r174<<r116                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 231 pc=L105                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 87
;;   new tail = 231

;;   ======================================================
;;   -- basic block 14 from 94 to 95 -- before reload
;;   ======================================================

;;	  0--> b  0: i  94 cc=cmp(r159,r205)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  95 pc={(cc==0)?L101:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 94
;;   new tail = 95

;;   ======================================================
;;   -- basic block 15 from 97 to 233 -- before reload
;;   ======================================================

;;	  0--> b  0: i  97 r176=0x6                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  98 r158=r176<<r116                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 233 pc=L105                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 97
;;   new tail = 233

;;   ======================================================
;;   -- basic block 16 from 103 to 235 -- before reload
;;   ======================================================

;;	  0--> b  0: i 103 r177=0x5                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 104 r158=r177<<r116                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 235 pc=L105                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 103
;;   new tail = 235

;;   ======================================================
;;   -- basic block 17 from 6 to 6 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 r158=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 6

;;   ======================================================
;;   -- basic block 18 from 107 to 108 -- before reload
;;   ======================================================

;;	  0--> b  0: i 107 cc=cmp(r152,r158)                       :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 108 pc={(cc!=0)?L142:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 107
;;   new tail = 108

;;   ======================================================
;;   -- basic block 19 from 110 to 141 -- before reload
;;   ======================================================

;;	  0--> b  0: i 110 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 112 r118=[r200]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 114 r120=~r150&r118                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 116 [r200]=r120                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 117 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 119 r121=[r200+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 120 r122=~r150&r121                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 122 [r200+0x4]=r122                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 123 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 125 r123=[r200+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 126 r124=~r150&r123                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 128 [r200+0xc]=r124                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 129 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 131 r125=[r200+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 132 r126=~r150&r125                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 134 [r200+0x8]=r126                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 135 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 136 loc r117                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 137 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 138 r127=[r157+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 18--> b  0: i 140 r129=~r117&r127                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 19--> b  0: i 141 [r157+0x8]=r129                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 19
;;   new head = 110
;;   new tail = 141

;;   ======================================================
;;   -- basic block 20 from 144 to 176 -- before reload
;;   ======================================================

;;	  0--> b  0: i 144 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 145 r130=[r159]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 146 r187=r153<<0x1                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 148 r131=r199<<r187                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 149 r132=r130|r131                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 150 [r159]=r132                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 151 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 152 r189=r153 0>>0x3                        :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 154 r154=r189<<0x2+r159                     :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 156 r191=r153&0x7                           :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 157 r192=r191<<0x2                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 159 r193=r198<<r192                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 155 r134=[r154+0x20]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 12--> b  0: i 161 r139=~r193&r134                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 162 [r154+0x20]=r139                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 163 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 164 r140=[r159+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 166 r142=~r131&r140                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 167 [r159+0xc]=r142                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 168 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i 169 r143=[r159+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 20--> b  0: i 171 r145=~r113&r143                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 21--> b  0: i 172 [r159+0x4]=r145                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 21--> b  0: i 173 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 22--> b  0: i 174 r146=[r159+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 24--> b  0: i 175 r147=~r131&r146                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 25--> b  0: i 176 [r159+0x8]=r147                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 25
;;   new head = 144
;;   new tail = 176

;;   ======================================================
;;   -- basic block 21 from 179 to 185 -- before reload
;;   ======================================================

;;	  0--> b  0: i 179 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 180 r153=r153+0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 181 loc r153                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 182 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 184 {cc=cmp(r160 0>>r153,0);clobber scratch;}:cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 185 pc={(cc!=0)?L23:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 179
;;   new tail = 185


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_GPIO_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,22u} r13={1d,22u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={10d,9u} r102={1d,22u} r103={1d,21u} r113={1d,4u} r116={1d,7u,7e} r117={1d,3u} r118={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,3u} r132={1d,1u} r134={1d,1u} r139={1d,1u} r140={1d,1u} r142={1d,1u} r143={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r150={1d,4u} r151={1d,2u} r152={1d,2u} r153={2d,10u,1e} r154={1d,2u} r157={2d,4u} r158={7d,1u} r159={1d,15u,5e} r160={1d,4u} r161={1d,2u} r163={1d,1u} r165={1d,1u} r170={1d,1u} r174={1d,1u} r176={1d,1u} r177={1d,1u} r187={1d,1u,1e} r189={1d,1u} r191={1d,1u} r192={1d,1u,1e} r193={1d,1u} r198={1d,2u} r199={1d,2u} r200={1d,8u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,2u} 
;;    total ref usage 325{98d,212u,15e} in 131{131 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 7 4 2 NOTE_INSN_DELETED)
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":294:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI position (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":294:12 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":295:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":296:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":299:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":300:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":303:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI position (const_int 0 [0])) -1
     (nil))
(debug_insn 17 16 222 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":303:9 -1
     (nil))
(insn 222 17 223 2 (set (reg:SI 206)
        (reg:SI 0 r0 [ GPIOx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":293:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))
(insn 223 222 2 2 (set (reg:SI 207)
        (reg:SI 1 r1 [ GPIO_Pin ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":293:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIO_Pin ])
        (nil)))
(insn 2 223 18 2 (set (reg/v/f:SI 159 [ GPIOx ])
        (reg:SI 206)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":293:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 206)
        (nil)))
(insn 18 2 19 2 (set (reg/v:SI 160 [ GPIO_Pin ])
        (reg:SI 207)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":303:9 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 19 18 192 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 207)
                        (const_int 0 [0]))
                    (label_ref:SI 190)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":303:9 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 207)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 118111604 (nil))))
 -> 190)
(note 192 19 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 5 192 27 3 (set (reg/v:SI 153 [ position ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":294:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 5 45 3 (set (reg:SI 161)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":306:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 27 111 3 (set (reg:SI 198)
        (const_int 15 [0xf])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":314:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 111 45 53 3 (set (reg/f:SI 200)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":318:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 111 63 3 (set (reg:SI 201)
        (const_int 1207960576 [0x48000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 53 73 3 (set (reg:SI 202)
        (const_int 1207961600 [0x48000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 63 83 3 (set (reg:SI 203)
        (const_int 1207962624 [0x48000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 73 93 3 (set (reg:SI 204)
        (const_int 1207963648 [0x48001000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 93 83 147 3 (set (reg:SI 205)
        (const_int 1207964672 [0x48001400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 147 93 23 3 (set (reg:SI 199)
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":331:41 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 23 147 24 4 45 (nil) [1 uses])
(note 24 23 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 29 24 25 4 NOTE_INSN_DELETED)
(debug_insn 25 29 26 4 (var_location:SI position (reg/v:SI 153 [ position ])) -1
     (nil))
(debug_insn 26 25 28 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":306:5 -1
     (nil))
(insn 28 26 224 4 (set (reg:SI 113 [ _1 ])
        (ashift:SI (reg:SI 161)
            (reg/v:SI 153 [ position ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":306:35 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
            (reg/v:SI 153 [ position ]))
        (nil)))
(debug_insn 224 28 30 4 (var_location:SI D#3 (and:SI (reg:SI 113 [ _1 ])
        (reg/v:SI 160 [ GPIO_Pin ]))) -1
     (nil))
(debug_insn 30 224 31 4 (var_location:SI iocurrent (debug_expr:SI D#3)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":306:15 -1
     (nil))
(debug_insn 31 30 32 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":308:5 -1
     (nil))
(insn 32 31 33 4 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 113 [ _1 ])
                        (reg/v:SI 160 [ GPIO_Pin ]))
                    (const_int 0 [0])))
            (set (reg/v:SI 150 [ iocurrent ])
                (and:SI (reg:SI 113 [ _1 ])
                    (reg/v:SI 160 [ GPIO_Pin ])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":308:8 91 {*andsi3_compare0}
     (nil))
(jump_insn 33 32 34 4 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 177)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":308:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 177)
(note 34 33 36 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 36 34 38 5 NOTE_INSN_DELETED)
(note 38 36 35 5 NOTE_INSN_DELETED)
(debug_insn 35 38 37 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":313:7 -1
     (nil))
(insn 37 35 237 5 (set (reg:SI 163)
        (and:SI (reg/v:SI 153 [ position ])
            (const_int -4 [0xfffffffffffffffc]))) 90 {*arm_andsi3_insn}
     (nil))
(insn 237 37 238 5 (set (reg/f:SI 157 [ _74 ])
        (plus:SI (reg:SI 163)
            (const_int 1073741824 [0x40000000]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 163)
        (nil)))
(insn 238 237 43 5 (set (reg/f:SI 157 [ _74 ])
        (plus:SI (reg/f:SI 157 [ _74 ])
            (const_int 65536 [0x10000]))) 7 {*arm_addsi3}
     (nil))
(insn 43 238 44 5 (set (reg:SI 165)
        (and:SI (reg/v:SI 153 [ position ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":314:41 90 {*arm_andsi3_insn}
     (nil))
(insn 44 43 40 5 (set (reg:SI 116 [ _4 ])
        (ashift:SI (reg:SI 165)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":314:29 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 165)
        (nil)))
(insn 40 44 41 5 (set (reg/v:SI 151 [ tmp ])
        (mem/v:SI (plus:SI (reg/f:SI 157 [ _74 ])
                (const_int 8 [0x8])) [5 MEM <volatile uint32_t> [(struct SYSCFG_TypeDef *)_74 + 8B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":313:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 41 40 42 5 (var_location:SI tmp (reg/v:SI 151 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":313:11 -1
     (nil))
(debug_insn 42 41 46 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":314:7 -1
     (nil))
(insn 46 42 47 5 (set (reg:SI 117 [ _5 ])
        (ashift:SI (reg:SI 198)
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":314:22 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 15 [0xf])
            (reg:SI 116 [ _4 ]))
        (nil)))
(insn 47 46 48 5 (set (reg/v:SI 152 [ tmp ])
        (and:SI (reg:SI 117 [ _5 ])
            (reg/v:SI 151 [ tmp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":314:11 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 151 [ tmp ])
        (nil)))
(debug_insn 48 47 49 5 (var_location:SI tmp (reg/v:SI 152 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":314:11 -1
     (nil))
(debug_insn 49 48 50 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:7 -1
     (nil))
(insn 50 49 51 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 159 [ GPIOx ])
            (const_int 1207959552 [0x48000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 51 50 52 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 197)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 197)
(note 52 51 54 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 54 52 55 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 159 [ GPIOx ])
            (reg:SI 201))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 159 [ GPIOx ])
            (const_int 1207960576 [0x48000400]))
        (nil)))
(jump_insn 55 54 56 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 61)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 61)
(note 56 55 58 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 58 56 225 7 (set (reg:SI 158 [ _77 ])
        (ashift:SI (reg:SI 161)
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg:SI 116 [ _4 ]))
            (nil))))
(jump_insn 225 58 226 7 (set (pc)
        (label_ref 105)) 284 {*arm_jump}
     (nil)
 -> 105)
(barrier 226 225 61)
(code_label 61 226 62 8 48 (nil) [1 uses])
(note 62 61 64 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 64 62 65 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 159 [ GPIOx ])
            (reg:SI 202))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 159 [ GPIOx ])
            (const_int 1207961600 [0x48000800]))
        (nil)))
(jump_insn 65 64 66 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 71)
(note 66 65 67 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 67 66 68 9 (set (reg:SI 170)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 67 227 9 (set (reg:SI 158 [ _77 ])
        (ashift:SI (reg:SI 170)
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 170)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 2 [0x2])
                    (reg:SI 116 [ _4 ]))
                (nil)))))
(jump_insn 227 68 228 9 (set (pc)
        (label_ref 105)) 284 {*arm_jump}
     (nil)
 -> 105)
(barrier 228 227 71)
(code_label 71 228 72 10 49 (nil) [1 uses])
(note 72 71 74 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 74 72 75 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 159 [ GPIOx ])
            (reg:SI 203))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 159 [ GPIOx ])
            (const_int 1207962624 [0x48000c00]))
        (nil)))
(jump_insn 75 74 76 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 81)
(note 76 75 78 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 78 76 229 11 (set (reg:SI 158 [ _77 ])
        (ashift:SI (reg:SI 199)
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (expr_list:REG_EQUAL (ashift:SI (const_int 3 [0x3])
                (reg:SI 116 [ _4 ]))
            (nil))))
(jump_insn 229 78 230 11 (set (pc)
        (label_ref 105)) 284 {*arm_jump}
     (nil)
 -> 105)
(barrier 230 229 81)
(code_label 81 230 82 12 50 (nil) [1 uses])
(note 82 81 84 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 84 82 85 12 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 159 [ GPIOx ])
            (reg:SI 204))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 159 [ GPIOx ])
            (const_int 1207963648 [0x48001000]))
        (nil)))
(jump_insn 85 84 86 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 91)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 91)
(note 86 85 87 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 87 86 88 13 (set (reg:SI 174)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 88 87 231 13 (set (reg:SI 158 [ _77 ])
        (ashift:SI (reg:SI 174)
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 174)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 116 [ _4 ]))
                (nil)))))
(jump_insn 231 88 232 13 (set (pc)
        (label_ref 105)) 284 {*arm_jump}
     (nil)
 -> 105)
(barrier 232 231 91)
(code_label 91 232 92 14 51 (nil) [1 uses])
(note 92 91 94 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 94 92 95 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 159 [ GPIOx ])
            (reg:SI 205))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 159 [ GPIOx ])
            (const_int 1207964672 [0x48001400]))
        (nil)))
(jump_insn 95 94 96 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 101)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 101)
(note 96 95 97 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 97 96 98 15 (set (reg:SI 176)
        (const_int 6 [0x6])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 98 97 233 15 (set (reg:SI 158 [ _77 ])
        (ashift:SI (reg:SI 176)
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 176)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 6 [0x6])
                    (reg:SI 116 [ _4 ]))
                (nil)))))
(jump_insn 233 98 234 15 (set (pc)
        (label_ref 105)) 284 {*arm_jump}
     (nil)
 -> 105)
(barrier 234 233 101)
(code_label 101 234 102 16 52 (nil) [1 uses])
(note 102 101 103 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 103 102 104 16 (set (reg:SI 177)
        (const_int 5 [0x5])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 104 103 235 16 (set (reg:SI 158 [ _77 ])
        (ashift:SI (reg:SI 177)
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 177)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 5 [0x5])
                    (reg:SI 116 [ _4 ]))
                (nil)))))
(jump_insn 235 104 236 16 (set (pc)
        (label_ref 105)) 284 {*arm_jump}
     (nil)
 -> 105)
(barrier 236 235 197)
(code_label 197 236 196 17 56 (nil) [1 uses])
(note 196 197 6 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 6 196 105 17 (set (reg:SI 158 [ _77 ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 105 6 106 18 47 (nil) [6 uses])
(note 106 105 107 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 107 106 108 18 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 152 [ tmp ])
            (reg:SI 158 [ _77 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 158 [ _77 ])
        (expr_list:REG_DEAD (reg/v:SI 152 [ tmp ])
            (nil))))
(jump_insn 108 107 109 18 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 142)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 142)
(note 109 108 113 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(note 113 109 139 19 NOTE_INSN_DELETED)
(note 139 113 110 19 NOTE_INSN_DELETED)
(debug_insn 110 139 112 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":318:9 -1
     (nil))
(insn 112 110 114 19 (set (reg:SI 118 [ _7 ])
        (mem/v:SI (reg/f:SI 200) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":318:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 114 112 116 19 (set (reg:SI 120 [ _9 ])
        (and:SI (not:SI (reg/v:SI 150 [ iocurrent ]))
            (reg:SI 118 [ _7 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":318:20 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 118 [ _7 ])
        (nil)))
(insn 116 114 117 19 (set (mem/v:SI (reg/f:SI 200) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR1+0 S4 A64])
        (reg:SI 120 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":318:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _9 ])
        (nil)))
(debug_insn 117 116 119 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":319:9 -1
     (nil))
(insn 119 117 120 19 (set (reg:SI 121 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 4 [0x4])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":319:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 120 119 122 19 (set (reg:SI 122 [ _11 ])
        (and:SI (not:SI (reg/v:SI 150 [ iocurrent ]))
            (reg:SI 121 [ _10 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":319:20 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
        (nil)))
(insn 122 120 123 19 (set (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 4 [0x4])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR1+0 S4 A32])
        (reg:SI 122 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":319:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _11 ])
        (nil)))
(debug_insn 123 122 125 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":322:9 -1
     (nil))
(insn 125 123 126 19 (set (reg:SI 123 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 12 [0xc])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":322:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 126 125 128 19 (set (reg:SI 124 [ _13 ])
        (and:SI (not:SI (reg/v:SI 150 [ iocurrent ]))
            (reg:SI 123 [ _12 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":322:21 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 123 [ _12 ])
        (nil)))
(insn 128 126 129 19 (set (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 12 [0xc])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR1+0 S4 A32])
        (reg:SI 124 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":322:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _13 ])
        (nil)))
(debug_insn 129 128 131 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":323:9 -1
     (nil))
(insn 131 129 132 19 (set (reg:SI 125 [ _14 ])
        (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 8 [0x8])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":323:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 132 131 134 19 (set (reg:SI 126 [ _15 ])
        (and:SI (not:SI (reg/v:SI 150 [ iocurrent ]))
            (reg:SI 125 [ _14 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":323:21 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 150 [ iocurrent ])
        (expr_list:REG_DEAD (reg:SI 125 [ _14 ])
            (nil))))
(insn 134 132 135 19 (set (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 8 [0x8])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR1+0 S4 A64])
        (reg:SI 126 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":323:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _15 ])
        (nil)))
(debug_insn 135 134 136 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":325:9 -1
     (nil))
(debug_insn 136 135 137 19 (var_location:SI tmp (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":325:13 -1
     (nil))
(debug_insn 137 136 138 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":326:9 -1
     (nil))
(insn 138 137 140 19 (set (reg:SI 127 [ _16 ])
        (mem/v:SI (plus:SI (reg/f:SI 157 [ _74 ])
                (const_int 8 [0x8])) [5 MEM <volatile uint32_t> [(struct SYSCFG_TypeDef *)_74 + 8B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":326:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 140 138 141 19 (set (reg:SI 129 [ _18 ])
        (and:SI (not:SI (reg:SI 117 [ _5 ]))
            (reg:SI 127 [ _16 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":326:40 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 127 [ _16 ])
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(insn 141 140 142 19 (set (mem/v:SI (plus:SI (reg/f:SI 157 [ _74 ])
                (const_int 8 [0x8])) [5 MEM <volatile uint32_t> [(struct SYSCFG_TypeDef *)_74 + 8B]+0 S4 A32])
        (reg:SI 129 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":326:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 157 [ _74 ])
        (expr_list:REG_DEAD (reg:SI 129 [ _18 ])
            (nil))))
(code_label 142 141 143 20 53 (nil) [1 uses])
(note 143 142 153 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(note 153 143 160 20 NOTE_INSN_DELETED)
(note 160 153 165 20 NOTE_INSN_DELETED)
(note 165 160 170 20 NOTE_INSN_DELETED)
(note 170 165 144 20 NOTE_INSN_DELETED)
(debug_insn 144 170 145 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":331:7 -1
     (nil))
(insn 145 144 146 20 (set (reg:SI 130 [ _19 ])
        (mem/v:SI (reg/v/f:SI 159 [ GPIOx ]) [1 GPIOx_49(D)->MODER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":331:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 146 145 148 20 (set (reg:SI 187)
        (ashift:SI (reg/v:SI 153 [ position ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":331:41 147 {*arm_shiftsi3}
     (nil))
(insn 148 146 149 20 (set (reg:SI 131 [ _21 ])
        (ashift:SI (reg:SI 199)
            (reg:SI 187))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":331:41 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 187)
        (expr_list:REG_EQUAL (ashift:SI (const_int 3 [0x3])
                (reg:SI 187))
            (nil))))
(insn 149 148 150 20 (set (reg:SI 132 [ _22 ])
        (ior:SI (reg:SI 130 [ _19 ])
            (reg:SI 131 [ _21 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":331:20 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _19 ])
        (nil)))
(insn 150 149 151 20 (set (mem/v:SI (reg/v/f:SI 159 [ GPIOx ]) [1 GPIOx_49(D)->MODER+0 S4 A32])
        (reg:SI 132 [ _22 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":331:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _22 ])
        (nil)))
(debug_insn 151 150 152 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":334:7 -1
     (nil))
(insn 152 151 154 20 (set (reg:SI 189)
        (lshiftrt:SI (reg/v:SI 153 [ position ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":334:34 147 {*arm_shiftsi3}
     (nil))
(insn 154 152 156 20 (set (reg/f:SI 154 [ _64 ])
        (plus:SI (ashift:SI (reg:SI 189)
                (const_int 2 [0x2]))
            (reg/v/f:SI 159 [ GPIOx ]))) 318 {*add_shiftsi}
     (expr_list:REG_DEAD (reg:SI 189)
        (nil)))
(insn 156 154 157 20 (set (reg:SI 191)
        (and:SI (reg/v:SI 153 [ position ])
            (const_int 7 [0x7]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":334:58 90 {*arm_andsi3_insn}
     (nil))
(insn 157 156 159 20 (set (reg:SI 192)
        (ashift:SI (reg:SI 191)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":334:67 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 191)
        (nil)))
(insn 159 157 155 20 (set (reg:SI 193)
        (ashift:SI (reg:SI 198)
            (reg:SI 192))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":334:44 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 192)
        (expr_list:REG_EQUAL (ashift:SI (const_int 15 [0xf])
                (reg:SI 192))
            (nil))))
(insn 155 159 161 20 (set (reg:SI 134 [ _24 ])
        (mem/v:SI (plus:SI (reg/f:SI 154 [ _64 ])
                (const_int 32 [0x20])) [2 MEM <volatile uint32_t> [(struct GPIO_TypeDef *)_64 + 32B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":334:34 728 {*thumb2_movsi_vfp}
     (nil))
(insn 161 155 162 20 (set (reg:SI 139 [ _29 ])
        (and:SI (not:SI (reg:SI 193))
            (reg:SI 134 [ _24 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":334:34 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 193)
        (expr_list:REG_DEAD (reg:SI 134 [ _24 ])
            (nil))))
(insn 162 161 163 20 (set (mem/v:SI (plus:SI (reg/f:SI 154 [ _64 ])
                (const_int 32 [0x20])) [2 MEM <volatile uint32_t> [(struct GPIO_TypeDef *)_64 + 32B]+0 S4 A32])
        (reg:SI 139 [ _29 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":334:34 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 154 [ _64 ])
        (expr_list:REG_DEAD (reg:SI 139 [ _29 ])
            (nil))))
(debug_insn 163 162 164 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":337:7 -1
     (nil))
(insn 164 163 166 20 (set (reg:SI 140 [ _30 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 159 [ GPIOx ])
                (const_int 12 [0xc])) [1 GPIOx_49(D)->PUPDR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":337:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 166 164 167 20 (set (reg:SI 142 [ _32 ])
        (and:SI (not:SI (reg:SI 131 [ _21 ]))
            (reg:SI 140 [ _30 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":337:20 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 140 [ _30 ])
        (nil)))
(insn 167 166 168 20 (set (mem/v:SI (plus:SI (reg/v/f:SI 159 [ GPIOx ])
                (const_int 12 [0xc])) [1 GPIOx_49(D)->PUPDR+0 S4 A32])
        (reg:SI 142 [ _32 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":337:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142 [ _32 ])
        (nil)))
(debug_insn 168 167 169 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":340:7 -1
     (nil))
(insn 169 168 171 20 (set (reg:SI 143 [ _33 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 159 [ GPIOx ])
                (const_int 4 [0x4])) [1 GPIOx_49(D)->OTYPER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":340:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 171 169 172 20 (set (reg:SI 145 [ _35 ])
        (and:SI (not:SI (reg:SI 113 [ _1 ]))
            (reg:SI 143 [ _33 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":340:22 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 143 [ _33 ])
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(insn 172 171 173 20 (set (mem/v:SI (plus:SI (reg/v/f:SI 159 [ GPIOx ])
                (const_int 4 [0x4])) [1 GPIOx_49(D)->OTYPER+0 S4 A32])
        (reg:SI 145 [ _35 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":340:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 145 [ _35 ])
        (nil)))
(debug_insn 173 172 174 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":343:7 -1
     (nil))
(insn 174 173 175 20 (set (reg:SI 146 [ _36 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 159 [ GPIOx ])
                (const_int 8 [0x8])) [1 GPIOx_49(D)->OSPEEDR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":343:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 175 174 176 20 (set (reg:SI 147 [ _37 ])
        (and:SI (not:SI (reg:SI 131 [ _21 ]))
            (reg:SI 146 [ _36 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":343:22 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 146 [ _36 ])
        (expr_list:REG_DEAD (reg:SI 131 [ _21 ])
            (nil))))
(insn 176 175 177 20 (set (mem/v:SI (plus:SI (reg/v/f:SI 159 [ GPIOx ])
                (const_int 8 [0x8])) [1 GPIOx_49(D)->OSPEEDR+0 S4 A32])
        (reg:SI 147 [ _37 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":343:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 147 [ _37 ])
        (nil)))
(code_label 177 176 178 21 46 (nil) [1 uses])
(note 178 177 183 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(note 183 178 179 21 NOTE_INSN_DELETED)
(debug_insn 179 183 180 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":346:5 -1
     (nil))
(insn 180 179 181 21 (set (reg/v:SI 153 [ position ])
        (plus:SI (reg/v:SI 153 [ position ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":346:13 7 {*arm_addsi3}
     (nil))
(debug_insn 181 180 182 21 (var_location:SI position (reg/v:SI 153 [ position ])) -1
     (nil))
(debug_insn 182 181 184 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":303:9 -1
     (nil))
(insn 184 182 185 21 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (lshiftrt:SI (reg/v:SI 160 [ GPIO_Pin ])
                        (reg/v:SI 153 [ position ]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":303:9 149 {*shiftsi3_compare0_scratch}
     (nil))
(jump_insn 185 184 190 21 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 23)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":303:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 23)
(code_label 190 185 191 22 44 (nil) [1 uses])
(note 191 190 245 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(note 245 191 0 NOTE_INSN_DELETED)

;; Function HAL_GPIO_ReadPin (HAL_GPIO_ReadPin, funcdef_no=331, decl_uid=7516, cgraph_uid=335, symbol_order=334)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_GPIO_ReadPin

Dataflow summary:
def_info->table_size = 33, use_info->table_size = 20
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,2u} r103={1d,1u} r113={1d,2u} r118={1d,1u} r124={1d,1u} r125={1d,2u} 
;;    total ref usage 49{31d,18u,0e} in 12{12 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 100 [cc] 113 118 124 125
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 100 [cc] 113 118 124 125
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u16(0){ }u17(7){ }u18(13){ }u19(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 23 to worklist
  Adding insn 10 to worklist
Finished finding needed instructions:
processing block 2 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 27 to worklist
  Adding insn 14 to worklist
  Adding insn 26 to worklist
  Adding insn 2 to worklist
  Adding insn 25 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)

Pass 0 for finding pseudo/allocno costs


  r125 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r124 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r118 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r125: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r124: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r125 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r124 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r118 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 25 to 23 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  25 r124=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r118=r124                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  26 r125=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  10 r113=[r118+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  11 loc r125&r113!=0                        :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  14 {cc=cmp(r125&r113,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  27 r0={(cc!=0)?0x1:0}                      :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  23 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 7
;;   new tail = 23


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_GPIO_ReadPin

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,2u} r103={1d,1u} r113={1d,2u} r118={1d,1u} r124={1d,1u} r125={1d,2u} 
;;    total ref usage 49{31d,18u,0e} in 12{12 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 5 4 2 NOTE_INSN_DELETED)
(note 4 3 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 4 15 2 NOTE_INSN_DELETED)
(note 15 13 17 2 NOTE_INSN_DELETED)
(note 17 15 7 2 NOTE_INSN_DELETED)
(debug_insn 7 17 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":375:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":378:3 -1
     (nil))
(debug_insn 9 8 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":380:3 -1
     (nil))
(insn 25 9 2 2 (set (reg:SI 124)
        (reg:SI 0 r0 [ GPIOx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":374:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))
(insn 2 25 26 2 (set (reg/v/f:SI 118 [ GPIOx ])
        (reg:SI 124)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":374:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124)
        (nil)))
(insn 26 2 10 2 (set (reg:SI 125)
        (reg:SI 1 r1 [ GPIO_Pin ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":374:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIO_Pin ])
        (nil)))
(insn 10 26 11 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 118 [ GPIOx ])
                (const_int 16 [0x10])) [1 GPIOx_6(D)->IDR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":380:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 118 [ GPIOx ])
        (nil)))
(debug_insn 11 10 12 2 (var_location:QI bitstatus (ne:QI (and:SI (reg:SI 125)
            (reg:SI 113 [ _1 ]))
        (const_int 0 [0]))) -1
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":388:3 -1
     (nil))
(insn 14 12 27 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 125)
                        (reg:SI 113 [ _1 ]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":380:6 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 125)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(insn 27 14 23 2 (set (reg/i:SI 0 r0)
        (if_then_else:SI (ne:SI (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (const_int 1 [0x1])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":389:1 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (nil)))
(insn 23 27 28 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":389:1 -1
     (nil))
(note 28 23 0 NOTE_INSN_DELETED)

;; Function HAL_GPIO_WritePin (HAL_GPIO_WritePin, funcdef_no=332, decl_uid=7520, cgraph_uid=336, symbol_order=335)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


HAL_GPIO_WritePin

Dataflow summary:
def_info->table_size = 29, use_info->table_size = 28
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d} r102={1d,5u} r103={1d,4u} r115={1d,2u} r116={1d,2u} r118={1d,1u} r119={1d,1u} r120={1d,1u} 
;;    total ref usage 60{31d,29u,0e} in 14{14 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 115 116 118 119 120
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 115 116 118 119 120
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(102){ }u12(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(7){ }u16(13){ }u17(102){ }u18(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u21(7){ }u22(13){ }u23(102){ }u24(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u25(7){ }u26(13){ }u27(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 31 to worklist
  Adding insn 16 to worklist
  Adding insn 23 to worklist
Finished finding needed instructions:
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
  Adding insn 30 to worklist
  Adding insn 3 to worklist
  Adding insn 29 to worklist
  Adding insn 2 to worklist
  Adding insn 28 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)

Pass 0 for finding pseudo/allocno costs


  r120 costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r119 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r118 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r115 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000


Pass 1 for finding pseudo/allocno costs

    r120: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r120 costs: LO_REGS:2000 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:4000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r119 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r118 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 28 to 12 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  28 r118=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  29 r119=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  30 r120=r2                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   2 r115=r118                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   3 r116=r119                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  12 {pc={(r120==0)?L19:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 8
;;   new tail = 12

;;   ======================================================
;;   -- basic block 3 from 14 to 31 -- before reload
;;   ======================================================

;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 [r115+0x18]=r116                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  31 pc=L26                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 14
;;   new tail = 31

;;   ======================================================
;;   -- basic block 4 from 21 to 23 -- before reload
;;   ======================================================

;;	  0--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  23 [r115+0x28]=r116                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 21
;;   new tail = 23


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_GPIO_WritePin

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d} r102={1d,5u} r103={1d,4u} r115={1d,2u} r116={1d,2u} r118={1d,1u} r119={1d,1u} r120={1d,1u} 
;;    total ref usage 60{31d,29u,0e} in 14{14 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 6 5 2 NOTE_INSN_DELETED)
(note 5 4 11 2 NOTE_INSN_FUNCTION_BEG)
(note 11 5 8 2 NOTE_INSN_DELETED)
(debug_insn 8 11 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":410:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":411:3 -1
     (nil))
(debug_insn 10 9 28 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":413:3 -1
     (nil))
(insn 28 10 29 2 (set (reg:SI 118)
        (reg:SI 0 r0 [ GPIOx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":408:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))
(insn 29 28 30 2 (set (reg:SI 119)
        (reg:SI 1 r1 [ GPIO_Pin ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":408:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIO_Pin ])
        (nil)))
(insn 30 29 2 2 (set (reg:SI 120)
        (reg:SI 2 r2 [ PinState ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":408:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ PinState ])
        (nil)))
(insn 2 30 3 2 (set (reg/v/f:SI 115 [ GPIOx ])
        (reg:SI 118)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":408:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118)
        (nil)))
(insn 3 2 12 2 (set (reg/v:SI 116 [ GPIO_Pin ])
        (reg:SI 119)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":408:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(jump_insn 12 3 13 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 120)
                        (const_int 0 [0]))
                    (label_ref 19)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":413:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 120)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 19)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 14 13 16 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":415:5 -1
     (nil))
(insn 16 14 31 3 (set (mem/v:SI (plus:SI (reg/v/f:SI 115 [ GPIOx ])
                (const_int 24 [0x18])) [1 GPIOx_7(D)->BSRR+0 S4 A32])
        (reg/v:SI 116 [ GPIO_Pin ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":415:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 116 [ GPIO_Pin ])
        (expr_list:REG_DEAD (reg/v/f:SI 115 [ GPIOx ])
            (nil))))
(jump_insn 31 16 32 3 (set (pc)
        (label_ref 26)) 284 {*arm_jump}
     (nil)
 -> 26)
(barrier 32 31 19)
(code_label 19 32 20 4 75 (nil) [1 uses])
(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 23 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":419:5 -1
     (nil))
(insn 23 21 26 4 (set (mem/v:SI (plus:SI (reg/v/f:SI 115 [ GPIOx ])
                (const_int 40 [0x28])) [1 GPIOx_7(D)->BRR+0 S4 A32])
        (reg/v:SI 116 [ GPIO_Pin ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":419:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 116 [ GPIO_Pin ])
        (expr_list:REG_DEAD (reg/v/f:SI 115 [ GPIOx ])
            (nil))))
(code_label 26 23 27 5 74 (nil) [1 uses])
(note 27 26 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 33 27 0 NOTE_INSN_DELETED)

;; Function HAL_GPIO_TogglePin (HAL_GPIO_TogglePin, funcdef_no=333, decl_uid=7523, cgraph_uid=337, symbol_order=336)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r127 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r126 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r125 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r122 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r121 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r120 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r119 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r127: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r126: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r127 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r126 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r125 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r122 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r121 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r120 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r119 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 22 to 19 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  22 r126=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r120=r126                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  23 r127=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  10 r119=[r120+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  11 loc r119                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   3 r121=r127                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  14 r122=r121&r119                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  17 r125=~r119&r121                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  18 r118=r122<<0x10|r125                    :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  19 [r120+0x18]=r118                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 7
;;   new tail = 19


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_GPIO_TogglePin

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r118={1d,1u} r119={1d,3u} r120={1d,2u} r121={1d,2u} r122={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} 
;;    total ref usage 54{33d,21u,0e} in 14{14 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 15 2 NOTE_INSN_FUNCTION_BEG)
(note 15 4 16 2 NOTE_INSN_DELETED)
(note 16 15 7 2 NOTE_INSN_DELETED)
(debug_insn 7 16 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":432:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":435:3 -1
     (nil))
(debug_insn 9 8 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":438:3 -1
     (nil))
(insn 22 9 2 2 (set (reg:SI 126)
        (reg:SI 0 r0 [ GPIOx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":431:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))
(insn 2 22 23 2 (set (reg/v/f:SI 120 [ GPIOx ])
        (reg:SI 126)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":431:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(insn 23 2 10 2 (set (reg:SI 127)
        (reg:SI 1 r1 [ GPIO_Pin ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":431:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIO_Pin ])
        (nil)))
(insn 10 23 11 2 (set (reg/v:SI 119 [ odr ])
        (mem/v:SI (plus:SI (reg/v/f:SI 120 [ GPIOx ])
                (const_int 20 [0x14])) [1 GPIOx_8(D)->ODR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":438:7 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 11 10 12 2 (var_location:SI odr (reg/v:SI 119 [ odr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":438:7 -1
     (nil))
(debug_insn 12 11 3 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":441:3 -1
     (nil))
(insn 3 12 14 2 (set (reg/v:SI 121 [ GPIO_Pin ])
        (reg:SI 127)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":431:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(insn 14 3 17 2 (set (reg:SI 122)
        (and:SI (reg/v:SI 121 [ GPIO_Pin ])
            (reg/v:SI 119 [ odr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":441:23 90 {*arm_andsi3_insn}
     (nil))
(insn 17 14 18 2 (set (reg:SI 125)
        (and:SI (not:SI (reg/v:SI 119 [ odr ]))
            (reg/v:SI 121 [ GPIO_Pin ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":441:59 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 121 [ GPIO_Pin ])
        (expr_list:REG_DEAD (reg/v:SI 119 [ odr ])
            (nil))))
(insn 18 17 19 2 (set (reg:SI 118 [ _6 ])
        (ior:SI (ashift:SI (reg:SI 122)
                (const_int 16 [0x10]))
            (reg:SI 125))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":441:51 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 125)
        (expr_list:REG_DEAD (reg:SI 122)
            (nil))))
(insn 19 18 24 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 120 [ GPIOx ])
                (const_int 24 [0x18])) [1 GPIOx_8(D)->BSRR+0 S4 A32])
        (reg:SI 118 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":441:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 120 [ GPIOx ])
        (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
            (nil))))
(note 24 19 0 NOTE_INSN_DELETED)

;; Function HAL_GPIO_LockPin (HAL_GPIO_LockPin, funcdef_no=334, decl_uid=7526, cgraph_uid=338, symbol_order=337)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r133 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r132 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r128 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r125 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r124 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r123 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:85000 VFP_LO_REGS:85000 ALL_REGS:85000 MEM:51000
  r119 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r118 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r117 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r133: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r132: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r133 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r132 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r128 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r125 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r124 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r123 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:90000 VFP_LO_REGS:90000 ALL_REGS:90000 MEM:60000
  r119 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r118 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r117 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 42 to 40 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 r125=0x10000                            :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   9 [sfp-0x4]=r125                          :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  14 r114=[sfp-0x4]                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  43 r133=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   3 r124=r133                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  42 r132=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i  15 r115=r124|r114                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  16 [sfp-0x4]=r115                          :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i   2 r123=r132                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i  18 r116=[sfp-0x4]                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  19 [r123+0x1c]=r116                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  21 [r123+0x1c]=r124                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  23 r117=[sfp-0x4]                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  24 [r123+0x1c]=r117                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  26 r118=[r123+0x1c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  27 [sfp-0x4]=r118                          :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  28 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  29 r119=[r123+0x1c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  31 r128=r119^0x10000                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  39 r0=zxt(r128,0x1,0x10)                   :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  40 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 20
;;   new head = 7
;;   new tail = 40


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_GPIO_LockPin

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,8u} r103={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r123={1d,5u} r124={1d,2u} r125={1d,1u} r128={1d,1u} r132={1d,1u} r133={1d,1u} 
;;    total ref usage 72{38d,34u,0e} in 29{29 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 30 2 NOTE_INSN_FUNCTION_BEG)
(note 30 4 33 2 NOTE_INSN_DELETED)
(note 33 30 34 2 NOTE_INSN_DELETED)
(note 34 33 7 2 NOTE_INSN_DELETED)
(debug_insn 7 34 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":457:3 -1
     (nil))
(insn 8 7 9 2 (set (reg:SI 125)
        (const_int 65536 [0x10000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":457:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 10 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmp+0 S4 A32])
        (reg:SI 125)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":457:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":460:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":461:3 -1
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":464:3 -1
     (nil))
(insn 14 12 43 2 (set (reg:SI 114 [ tmp.13_2 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmp+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":464:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 14 3 2 (set (reg:SI 133)
        (reg:SI 1 r1 [ GPIO_Pin ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":456:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIO_Pin ])
        (nil)))
(insn 3 43 42 2 (set (reg/v:SI 124 [ GPIO_Pin ])
        (reg:SI 133)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":456:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))
(insn 42 3 15 2 (set (reg:SI 132)
        (reg:SI 0 r0 [ GPIOx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":456:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))
(insn 15 42 16 2 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg/v:SI 124 [ GPIO_Pin ])
            (reg:SI 114 [ tmp.13_2 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":464:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ tmp.13_2 ])
        (nil)))
(insn 16 15 17 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmp+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":464:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 17 16 2 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":466:3 -1
     (nil))
(insn 2 17 18 2 (set (reg/v/f:SI 123 [ GPIOx ])
        (reg:SI 132)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":456:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132)
        (nil)))
(insn 18 2 19 2 (set (reg:SI 116 [ tmp.14_4 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmp+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":466:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 19 18 20 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 123 [ GPIOx ])
                (const_int 28 [0x1c])) [1 GPIOx_14(D)->LCKR+0 S4 A32])
        (reg:SI 116 [ tmp.14_4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":466:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ tmp.14_4 ])
        (nil)))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":468:3 -1
     (nil))
(insn 21 20 22 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 123 [ GPIOx ])
                (const_int 28 [0x1c])) [1 GPIOx_14(D)->LCKR+0 S4 A32])
        (reg/v:SI 124 [ GPIO_Pin ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":468:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 124 [ GPIO_Pin ])
        (nil)))
(debug_insn 22 21 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":470:3 -1
     (nil))
(insn 23 22 24 2 (set (reg:SI 117 [ tmp.15_5 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmp+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":470:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 25 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 123 [ GPIOx ])
                (const_int 28 [0x1c])) [1 GPIOx_14(D)->LCKR+0 S4 A32])
        (reg:SI 117 [ tmp.15_5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":470:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ tmp.15_5 ])
        (nil)))
(debug_insn 25 24 26 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":472:3 -1
     (nil))
(insn 26 25 27 2 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 123 [ GPIOx ])
                (const_int 28 [0x1c])) [1 GPIOx_14(D)->LCKR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":472:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmp+0 S4 A32])
        (reg:SI 118 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":472:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(debug_insn 28 27 29 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":475:3 -1
     (nil))
(insn 29 28 31 2 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 123 [ GPIOx ])
                (const_int 28 [0x1c])) [1 GPIOx_14(D)->LCKR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":475:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 123 [ GPIOx ])
        (nil)))
(insn 31 29 39 2 (set (reg:SI 128)
        (xor:SI (reg:SI 119 [ _7 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":475:6 109 {*arm_xorsi3}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 39 31 40 2 (set (reg/i:SI 0 r0)
        (zero_extract:SI (reg:SI 128)
            (const_int 1 [0x1])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":483:1 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(insn 40 39 44 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":483:1 -1
     (nil))
(note 44 40 0 NOTE_INSN_DELETED)

;; Function HAL_GPIO_EXTI_Callback (HAL_GPIO_EXTI_Callback, funcdef_no=336, decl_uid=7530, cgraph_uid=340, symbol_order=339)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs




Pass 1 for finding pseudo/allocno costs

    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS


;;   ======================================================
;;   -- basic block 2 from 6 to 6 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 6


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_GPIO_EXTI_Callback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":508:3 -1
     (nil))
(note 9 6 0 NOTE_INSN_DELETED)

;; Function HAL_GPIO_EXTI_IRQHandler (HAL_GPIO_EXTI_IRQHandler, funcdef_no=335, decl_uid=7528, cgraph_uid=339, symbol_order=338)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r120 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r117 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:33950 VFP_LO_REGS:33950 ALL_REGS:33950 MEM:18300
  r116 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:29950 VFP_LO_REGS:29950 ALL_REGS:29950 MEM:14300
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r120: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r120 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r117 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:34950 VFP_LO_REGS:34950 ALL_REGS:34950 MEM:23300
  r116 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:34950 VFP_LO_REGS:34950 ALL_REGS:34950 MEM:23300
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 30 to 12 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 r117=0x40010400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  30 r120=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 r113=[r117+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   2 r116=r120                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  11 {cc=cmp(r113&r116,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  12 pc={(cc==0)?L22:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 6
;;   new tail = 12

;;   ======================================================
;;   -- basic block 3 from 14 to 19 -- before reload
;;   ======================================================

;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 [r117+0x14]=r116                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  19 {call [`HAL_GPIO_EXTI_Callback'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 14
;;   new tail = 19


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_GPIO_EXTI_IRQHandler

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={2d,2u} r1={2d} r2={2d} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,4u} r103={1d,3u} r104={1d} r105={1d} r106={1d} r113={1d,1u} r116={1d,2u} r117={1d,2u} r120={1d,1u} 
;;    total ref usage 136{111d,25u,0e} in 11{10 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 10 2 NOTE_INSN_FUNCTION_BEG)
(note 10 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 10 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":493:3 -1
     (nil))
(insn 7 6 30 2 (set (reg/f:SI 117)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":493:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 7 8 2 (set (reg:SI 120)
        (reg:SI 0 r0 [ GPIO_Pin ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":491:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 30 2 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 117)
                (const_int 20 [0x14])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].PR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":493:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2 8 11 2 (set (reg/v:SI 116 [ GPIO_Pin ])
        (reg:SI 120)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":491:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (nil)))
(insn 11 2 12 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 113 [ _1 ])
                        (reg/v:SI 116 [ GPIO_Pin ]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":493:6 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 22)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":493:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 22)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 14 13 16 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":495:5 -1
     (nil))
(insn 16 14 17 3 (set (mem/v:SI (plus:SI (reg/f:SI 117)
                (const_int 20 [0x14])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].PR1+0 S4 A32])
        (reg/v:SI 116 [ GPIO_Pin ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":495:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 117)
        (expr_list:REG_DEAD (reg/v:SI 116 [ GPIO_Pin ])
            (nil))))
(debug_insn 17 16 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":496:5 -1
     (nil))
(call_insn 19 17 22 3 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_GPIO_EXTI_Callback") [flags 0x3]  <function_decl 0000000006882c00 HAL_GPIO_EXTI_Callback>) [0 HAL_GPIO_EXTI_Callback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":496:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_GPIO_EXTI_Callback") [flags 0x3]  <function_decl 0000000006882c00 HAL_GPIO_EXTI_Callback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:HI (use (reg:SI 0 r0))
            (nil))))
(code_label 22 19 23 4 81 (nil) [1 uses])
(note 23 22 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 32 23 0 NOTE_INSN_DELETED)
