{
  "Top": "HLS_accel",
  "RtlTop": "HLS_accel",
  "RtlPrefix": "",
  "RtlSubPrefix": "HLS_accel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvb1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "INPUT_STREAM": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<float, 1, 1, 1>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "INPUT_STREAM",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "OUTPUT_STREAM": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<float, 1, 1, 1>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "OUTPUT_STREAM",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -description {Complex MMULT IP}",
      "config_export -display_name=complex_mmult",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_top HLS_accel -name HLS_accel",
      "set_directive_top HLS_accel -name HLS_accel"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "HLS_accel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.33",
    "Uncertainty": "1",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "3917"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.330 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "HLS_accel",
    "Version": "1.0",
    "DisplayName": "complex_mmult",
    "Revision": "",
    "Description": "Complex MMULT IP",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_HLS_accel_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/matrix_multiply_axiwrapper.cpp",
      "..\/..\/matrix_multiply.cpp",
      "..\/..\/matrix_multiply.h"
    ],
    "Vhdl": [
      "impl\/vhdl\/HLS_accel_fadd_32ns_32ns_32_11_full_dsp_1.vhd",
      "impl\/vhdl\/HLS_accel_faddfsub_32ns_32ns_32_11_full_dsp_1.vhd",
      "impl\/vhdl\/HLS_accel_fmul_32ns_32ns_32_8_max_dsp_1.vhd",
      "impl\/vhdl\/HLS_accel_regslice_both.vhd",
      "impl\/vhdl\/HLS_accel_wrapper_mmult_hw.vhd",
      "impl\/vhdl\/HLS_accel_wrapper_mmult_hw_Ar.vhd",
      "impl\/vhdl\/HLS_accel_wrapper_mmult_hw_Br.vhd",
      "impl\/vhdl\/HLS_accel_wrapper_mmult_hw_C.vhd",
      "impl\/vhdl\/HLS_accel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/HLS_accel_fadd_32ns_32ns_32_11_full_dsp_1.v",
      "impl\/verilog\/HLS_accel_faddfsub_32ns_32ns_32_11_full_dsp_1.v",
      "impl\/verilog\/HLS_accel_fmul_32ns_32ns_32_8_max_dsp_1.v",
      "impl\/verilog\/HLS_accel_regslice_both.v",
      "impl\/verilog\/HLS_accel_wrapper_mmult_hw.v",
      "impl\/verilog\/HLS_accel_wrapper_mmult_hw_Ar.v",
      "impl\/verilog\/HLS_accel_wrapper_mmult_hw_Br.v",
      "impl\/verilog\/HLS_accel_wrapper_mmult_hw_C.v",
      "impl\/verilog\/HLS_accel.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/HLS_accel_ap_fadd_9_full_dsp_32_ip.tcl",
      "impl\/misc\/HLS_accel_ap_faddfsub_9_full_dsp_32_ip.tcl",
      "impl\/misc\/HLS_accel_ap_fmul_6_max_dsp_32_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/HLS_accel.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/mnt\/data\/Xilinx_Workspace\/Vivado\/ZCU102_10ffts\/HLS_accel\/mmult\/mmult\/solution1\/.debug\/HLS_accel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "HLS_accel_ap_fadd_9_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 9 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name HLS_accel_ap_fadd_9_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "HLS_accel_ap_faddfsub_9_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 9 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name HLS_accel_ap_faddfsub_9_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "HLS_accel_ap_fmul_6_max_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name HLS_accel_ap_fmul_6_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "INPUT_STREAM:OUTPUT_STREAM",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "INPUT_STREAM": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "INPUT_STREAM_",
      "ports": [
        "INPUT_STREAM_TDATA",
        "INPUT_STREAM_TDEST",
        "INPUT_STREAM_TID",
        "INPUT_STREAM_TKEEP",
        "INPUT_STREAM_TLAST",
        "INPUT_STREAM_TREADY",
        "INPUT_STREAM_TSTRB",
        "INPUT_STREAM_TUSER",
        "INPUT_STREAM_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "INPUT_STREAM"
        }]
    },
    "OUTPUT_STREAM": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "OUTPUT_STREAM_",
      "ports": [
        "OUTPUT_STREAM_TDATA",
        "OUTPUT_STREAM_TDEST",
        "OUTPUT_STREAM_TID",
        "OUTPUT_STREAM_TKEEP",
        "OUTPUT_STREAM_TLAST",
        "OUTPUT_STREAM_TREADY",
        "OUTPUT_STREAM_TSTRB",
        "OUTPUT_STREAM_TUSER",
        "OUTPUT_STREAM_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "OUTPUT_STREAM"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "INPUT_STREAM_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "INPUT_STREAM_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "INPUT_STREAM_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "INPUT_STREAM_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "INPUT_STREAM_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "INPUT_STREAM_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "INPUT_STREAM_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "INPUT_STREAM_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "INPUT_STREAM_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "OUTPUT_STREAM_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "OUTPUT_STREAM_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "OUTPUT_STREAM_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "OUTPUT_STREAM_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "OUTPUT_STREAM_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "OUTPUT_STREAM_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "OUTPUT_STREAM_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "OUTPUT_STREAM_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "OUTPUT_STREAM_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "HLS_accel",
      "Instances": [{
          "ModuleName": "wrapper_mmult_hw",
          "InstanceName": "grp_wrapper_mmult_hw_fu_50"
        }]
    },
    "Info": {
      "wrapper_mmult_hw": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "HLS_accel": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "wrapper_mmult_hw": {
        "Latency": {
          "LatencyBest": "3914",
          "LatencyAvg": "3914",
          "LatencyWorst": "3914",
          "PipelineII": "3914",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "1.00",
          "Estimate": "2.262"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_84_1_VITIS_LOOP_86_2",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_95_3_VITIS_LOOP_97_4",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_107_5_VITIS_LOOP_109_6",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_119_7_VITIS_LOOP_121_8",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "lreorder1_lreorder2",
            "TripCount": "256",
            "Latency": "2845",
            "PipelineII": "11",
            "PipelineDepth": "41"
          },
          {
            "Name": "VITIS_LOOP_162_9_VITIS_LOOP_164_10",
            "TripCount": "32",
            "Latency": "33",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "~0",
          "DSP": "10",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "3331",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "2770",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "HLS_accel": {
        "Latency": {
          "LatencyBest": "3917",
          "LatencyAvg": "3917",
          "LatencyWorst": "3917",
          "PipelineII": "3918",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "1.00",
          "Estimate": "2.262"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "~0",
          "DSP": "10",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "3336",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "2807",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-09-07 17:09:49 MST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
