#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Jun 24 10:51:04 2022
# Process ID: 29327
# Current directory: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl
# Command line: vivado -log vivado.log -applog -messageDb vivado.pb -mode batch -source vpl.tcl -notrace
# Log file: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/vivado.log
# Journal file: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/vivado.jou
# Running On: mdu-virtual-machine, OS: Linux, CPU Frequency: 2000.000 MHz, CPU Physical cores: 8, Host memory: 33672 MB
#-----------------------------------------------------------
source vpl.tcl -notrace
INFO: Dispatch client connection id - 36737
WARNING: failed to connect to dispatch server - client already initialized
[10:51:15] Run vpl: Step create_project: Started
INFO: [OCL_UTIL] current step: vpl.create_project
Creating Vivado project.
INFO: [OCL_UTIL] set ::origin_dir_loc .local/hw_platform/prj
INFO: [OCL_UTIL] set ::user_project_name prj
INFO: [OCL_UTIL] internal step: source .local/hw_platform/prj/rebuild.tcl to create prj project
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2756.094 ; gain = 9.953 ; free physical = 15114 ; free virtual = 27537
INFO: [Project 1-1727] Source BDs should be added before importing the top BD /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/.local/hw_platform/prj/xilinx_zc706_base.srcs/sources_1/bd/xilinx_zc706_base/xilinx_zc706_base.bd with BDC
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
INFO: Project created:prj
[10:51:22] Run vpl: Step create_project: Completed
[10:51:22] Run vpl: Step create_bd: Started
INFO: [OCL_UTIL] current step: vpl.create_bd
INFO: [OCL_UTIL] setting ip_repo_paths: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/xo/ip_repo/xilinx_com_hls_matmul_1_0 /tools/Xilinx/Vitis/2021.2/data/cache/xilinx .local/hw_platform/ipcache /tools/Xilinx/Vitis/2021.2/data/ip
INFO: [OCL_UTIL] internal step: update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/xo/ip_repo/xilinx_com_hls_matmul_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/ip'.
INFO: [OCL_UTIL] internal step: config_ip_cache -use_cache_location /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/.ipcache
INFO: [OCL_UTIL] internal step: open_bd_design -auto_upgrade [get_files xilinx_zc706_base.bd]
Reading block design file </home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/xilinx_zc706_base/xilinx_zc706_base.bd>...
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - interconnect_axifull
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_100MHz
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_142MHz
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_166MHz
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_200MHz
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_41MHz
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_50MHz
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - ps7
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <xilinx_zc706_base> from block design file </home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/xilinx_zc706_base/xilinx_zc706_base.bd>
INFO: [BD 41-1799] The block design contains upgradeable cell(s), automatically upgrading to newest version...
INFO: [IP_Flow 19-3420] Updated xilinx_zc706_base_interconnect_axifull_0 to use current project options
INFO: [IP_Flow 19-3420] Updated xilinx_zc706_base_ps7_axi_periph_0 to use current project options
Wrote  : </home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/xilinx_zc706_base/xilinx_zc706_base.bd> 
INFO: [OCL_UTIL] internal step: report locked IPs
INFO: [OCL_UTIL] internal step: source .local/dr.bd.tcl
WARNING: [BD 41-1753] The name 'axi_intc_0_intr_1_interrupt_concat' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
INFO: [OCL_UTIL] internal step: save_bd_design
Wrote  : </home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/xilinx_zc706_base/xilinx_zc706_base.bd> 
[10:51:31] Run vpl: Step create_bd: Completed
[10:51:31] Run vpl: Step update_bd: Started
INFO: [OCL_UTIL] current step: vpl.update_bd
INFO: [OCL_UTIL] internal step: inserting profiling and debug cores
--- DPA: insert_chipscope_debug: No chipscope_debugs dict name - nothing to insert
INFO: Platform is not decorated with AXI-Lite and trace masters
INFO: Platform does not require extraction of debug/profile metadata.
--- DPA: -----------------------------------------------------------
--- DPA: Automation Dictionary:
--- DPA: -----------------------------------------------------------
WARNING: No monitor points found for BD automation.
--- DPA: Step 1 - Add debug/profile monitors...
--- DPA: Step 2 - No trace added
--- DPA: Step 3 - Add AI engine support...
--- DPA: Step 4 - Add AXI-Lite control...
--- DPA: Step 5 - Group IP into System_DPA...
INFO: [OCL_UTIL] internal step: assign_bd_address
Slave segment '/ps7/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/matmul_1/Data_m_axi_gmem0' at <0x0000_0000 [ 1G ]>.
Slave segment '/ps7/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/matmul_1/Data_m_axi_gmem1' at <0x0000_0000 [ 1G ]>.
Slave segment '/matmul_1/s_axi_control/Reg' is being assigned into address space '/ps7/Data' at <0x8000_0000 [ 64K ]>.
INFO: [OCL_UTIL] bd::util_cmd set_bd_source Vitis [current_bd_design]
INFO: [OCL_UTIL] internal step: save_bd_design
Wrote  : </home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/xilinx_zc706_base/xilinx_zc706_base.bd> 
INFO: [OCL_UTIL] internal step: writing address_map.xml
[10:51:31] Run vpl: Step update_bd: Completed
[10:51:31] Run vpl: Step generate_target: Started
INFO: [OCL_UTIL] current step: vpl.generate_target
INFO: [OCL_UTIL] internal step: generate_target all [get_files xilinx_zc706_base.bd]
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 31 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 30 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 29 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 28 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 27 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 26 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 25 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 24 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 23 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 22 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 21 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 20 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 19 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 18 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 17 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 16 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 15 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 14 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 13 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 12 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 11 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 10 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 9 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 8 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 7 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 6 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 5 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : </home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/xilinx_zc706_base/xilinx_zc706_base.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/interconnect_axifull/s01_couplers/s01_regslice/s_axi_arlock'(1) to pin: '/interconnect_axifull/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/interconnect_axifull/s01_couplers/s01_regslice/s_axi_awlock'(1) to pin: '/interconnect_axifull/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/interconnect_axifull/s02_couplers/s02_regslice/s_axi_arlock'(1) to pin: '/interconnect_axifull/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/interconnect_axifull/s02_couplers/s02_regslice/s_axi_awlock'(1) to pin: '/interconnect_axifull/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/interconnect_axifull/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/interconnect_axifull/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/interconnect_axifull/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/interconnect_axifull/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7/S_AXI_HP0_AWID'(6) to pin: '/interconnect_axifull/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7/S_AXI_HP0_ARID'(6) to pin: '/interconnect_axifull/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7/S_AXI_HP0_WID'(6) to pin: '/interconnect_axifull/M00_AXI_wid'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/interconnect_axifull/s01_couplers/s01_regslice/s_axi_arlock'(1) to pin: '/interconnect_axifull/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/interconnect_axifull/s01_couplers/s01_regslice/s_axi_awlock'(1) to pin: '/interconnect_axifull/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/interconnect_axifull/s02_couplers/s02_regslice/s_axi_arlock'(1) to pin: '/interconnect_axifull/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/interconnect_axifull/s02_couplers/s02_regslice/s_axi_awlock'(1) to pin: '/interconnect_axifull/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/interconnect_axifull/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/interconnect_axifull/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/interconnect_axifull/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/interconnect_axifull/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7/S_AXI_HP0_AWID'(6) to pin: '/interconnect_axifull/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7/S_AXI_HP0_ARID'(6) to pin: '/interconnect_axifull/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps7/S_AXI_HP0_WID'(6) to pin: '/interconnect_axifull/M00_AXI_wid'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/sim/xilinx_zc706_base.v
VHDL Output written to : /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/hdl/xilinx_zc706_base_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP1'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interconnect_axifull/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matmul_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0_intr_1_interrupt_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block irq_const_tieoff .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_us_0/xilinx_zc706_base_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block interconnect_axifull/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interconnect_axifull/s01_couplers/s01_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_us_df_0/xilinx_zc706_base_auto_us_df_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block interconnect_axifull/s01_couplers/auto_us_df .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interconnect_axifull/s02_couplers/s02_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_us_df_1/xilinx_zc706_base_auto_us_df_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block interconnect_axifull/s02_couplers/auto_us_df .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_pc_0/xilinx_zc706_base_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block interconnect_axifull/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_pc_1/xilinx_zc706_base_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_pc_2/xilinx_zc706_base_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps7_M_AXI_GP1/s00_couplers/auto_pc .
Exporting to file /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/hw_handoff/xilinx_zc706_base.hwh
Generated Hardware Definition File /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.hwdef
generate_target: Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2824.883 ; gain = 0.000 ; free physical = 14649 ; free virtual = 27158
INFO: [OCL_UTIL] internal step: config_ip_cache -export [get_ips -all -of_object [get_files xilinx_zc706_base.bd]]
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'xilinx_zc706_base_axi_ic_ps7_M_AXI_GP1_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'xilinx_zc706_base_axi_intc_0_intr_1_interrupt_concat_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'xilinx_zc706_base_interconnect_axifull_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'xilinx_zc706_base_irq_const_tieoff_0'; does not support IP Caching: IP instance does not support OOC synthesis.
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'xilinx_zc706_base_ps7_axi_periph_0'; does not support IP Caching: IP instance does not support OOC synthesis.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP xilinx_zc706_base_auto_pc_0, cache-ID = da5b83e9f7a0b5de.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP xilinx_zc706_base_proc_sys_reset_50MHz_0, cache-ID = 51eecf355e5fa5cc.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP xilinx_zc706_base_auto_pc_1, cache-ID = 79ad2a87fccd7a5a.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP xilinx_zc706_base_proc_sys_reset_166MHz_0, cache-ID = 3dc83c693dd5b674.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP xilinx_zc706_base_auto_pc_2, cache-ID = 79ad2a87fccd7a5a.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP xilinx_zc706_base_proc_sys_reset_200MHz_0, cache-ID = 65c8ec363e724eb8.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP xilinx_zc706_base_auto_us_0, cache-ID = 31b45fe89c663314.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP xilinx_zc706_base_auto_us_df_0, cache-ID = b10d99e413dfa850.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP xilinx_zc706_base_s01_regslice_0, cache-ID = ff5907065784f8ed.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP xilinx_zc706_base_auto_us_df_1, cache-ID = b10d99e413dfa850.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP xilinx_zc706_base_proc_sys_reset_41MHz_0, cache-ID = 0084de5e3c6c9acb.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP xilinx_zc706_base_axi_intc_0_0, cache-ID = 5c8dd81049af25bc.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP xilinx_zc706_base_axi_vip_0_0, cache-ID = 49d39fc7cc55a3ca.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP xilinx_zc706_base_ps7_0, cache-ID = 5a8c5eb34f73a5e5.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP xilinx_zc706_base_clk_wiz_0_0, cache-ID = 70c5a5f4286f9d51.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP xilinx_zc706_base_xbar_0, cache-ID = b469ae80d26a4c35.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP xilinx_zc706_base_proc_sys_reset_100MHz_0, cache-ID = 4933a68957c58ac8.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP xilinx_zc706_base_proc_sys_reset_142MHz_0, cache-ID = cb1886a6dedeab92.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP xilinx_zc706_base_s02_regslice_0, cache-ID = ff5907065784f8ed.
INFO: [OCL_UTIL] internal step: write_hwdef -force -file /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/system.hdf
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
WARNING: [Vivado_Tcl 4-1264] 'write_hwdef' with HDF extension is deprecated, please use 'write_hw_platform'
INFO: [OCL_UTIL] internal step: writing user synth clock constraints in /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/output/xilinx_zc706_base_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: add_files /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/output/xilinx_zc706_base_ooc_copy.xdc -fileset [current_fileset -constrset]
INFO: [OCL_UTIL] set_property used_in synthesis implementation out_of_context /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/output/xilinx_zc706_base_ooc_copy.xdc
INFO: [OCL_UTIL] set_property processing_order early /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/output/xilinx_zc706_base_ooc_copy.xdc
[10:52:16] Run vpl: Step generate_target: Completed
[10:52:16] Run vpl: Step config_hw_runs: Started
INFO: [OCL_UTIL] current step: vpl.config_hw_runs
INFO: [OCL_UTIL] internal step: creating vpl tcl hooks for implementation run
INFO: [OCL_UTIL] internal step: source scripts/_vivado_report_commands.tcl
INFO: [Project 1-957] Report "impl_1_place_report_utilization_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_drc_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_methodology_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_power_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_timing_summary_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "synth_1_synth_report_utilization_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [OCL_UTIL] internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
INFO: [OCL_UTIL] internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
INFO: [OCL_UTIL] internal step: source scripts/_vivado_synth_props.tcl
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
INFO: [OCL_UTIL] set_property GEN_FULL_BITSTREAM 0 [get_runs impl_1]
INFO: [OCL_UTIL] internal step: source scripts/_vivado_impl_props.tcl
[10:52:18] Run vpl: Step config_hw_runs: Completed
[10:52:18] Run vpl: Step synth: Started
INFO: [OCL_UTIL] current step: vpl.synth
INFO: [OCL_UTIL] internal step: launch_runs synth_1 -jobs 4  
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Jun 24 10:52:18 2022] Launched xilinx_zc706_base_matmul_1_0_synth_1...
Run output will be captured here: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/xilinx_zc706_base_matmul_1_0_synth_1/runme.log
[Fri Jun 24 10:52:18 2022] Launched synth_1...
Run output will be captured here: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/runme.log
[Fri Jun 24 10:52:18 2022] Waiting for synth_1 to finish...

*** Running vivado
    with args -log xilinx_zc706_base_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xilinx_zc706_base_wrapper.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xilinx_zc706_base_wrapper.tcl -notrace
INFO: Dispatch client connection id - 36737
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2742.457 ; gain = 5.984 ; free physical = 13943 ; free virtual = 26751
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/xo/ip_repo/xilinx_com_hls_matmul_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top xilinx_zc706_base_wrapper -part xc7z045ffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29698
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 12465 ; free virtual = 25286
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_wrapper' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/hdl/xilinx_zc706_base_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:2312]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_axi_ic_ps7_M_AXI_GP1_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3308]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_CJUHIY' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:1072]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_auto_pc_2' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_auto_pc_2' (1#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_auto_pc_2_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'xilinx_zc706_base_auto_pc_2' is unconnected for instance 'auto_pc' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:1307]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'xilinx_zc706_base_auto_pc_2' is unconnected for instance 'auto_pc' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:1307]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'xilinx_zc706_base_auto_pc_2' has 59 connections declared, but only 57 given [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:1307]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_CJUHIY' (2#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:1072]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_axi_ic_ps7_M_AXI_GP1_0' (3#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3308]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_axi_intc_0_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_axi_intc_0_0' (4#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_axi_intc_0_intr_1_interrupt_concat_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_axi_intc_0_intr_1_interrupt_concat_0/synth/xilinx_zc706_base_axi_intc_0_intr_1_interrupt_concat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (5#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_axi_intc_0_intr_1_interrupt_concat_0' (6#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_axi_intc_0_intr_1_interrupt_concat_0/synth/xilinx_zc706_base_axi_intc_0_intr_1_interrupt_concat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_axi_vip_0_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_axi_vip_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_axi_vip_0_0' (7#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_axi_vip_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_clk_wiz_0_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_clk_wiz_0_0' (8#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_interconnect_axifull_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3613]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_GGBKXZ' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:12]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_auto_pc_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_auto_pc_0' (9#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_GGBKXZ' (10#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:12]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_104RENT' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:417]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_auto_us_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_auto_us_0' (11#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_auto_us_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'xilinx_zc706_base_auto_us_0' is unconnected for instance 'auto_us' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:704]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'xilinx_zc706_base_auto_us_0' is unconnected for instance 'auto_us' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:704]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'xilinx_zc706_base_auto_us_0' has 72 connections declared, but only 70 given [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:704]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_104RENT' (12#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:417]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1TOEHTK' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:1367]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_auto_us_df_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_auto_us_df_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_auto_us_df_0' (13#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_auto_us_df_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'xilinx_zc706_base_auto_us_df_0' is unconnected for instance 'auto_us_df' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:1693]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'xilinx_zc706_base_auto_us_df_0' is unconnected for instance 'auto_us_df' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:1693]
WARNING: [Synth 8-7023] instance 'auto_us_df' of module 'xilinx_zc706_base_auto_us_df_0' has 72 connections declared, but only 70 given [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:1693]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_s01_regslice_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_s01_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_s01_regslice_0' (14#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_s01_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1TOEHTK' (15#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:1367]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_QE7YIJ' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:1839]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_auto_us_df_1' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_auto_us_df_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_auto_us_df_1' (16#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_auto_us_df_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'xilinx_zc706_base_auto_us_df_1' is unconnected for instance 'auto_us_df' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:2165]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'xilinx_zc706_base_auto_us_df_1' is unconnected for instance 'auto_us_df' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:2165]
WARNING: [Synth 8-7023] instance 'auto_us_df' of module 'xilinx_zc706_base_auto_us_df_1' has 72 connections declared, but only 70 given [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:2165]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_s02_regslice_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_s02_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_s02_regslice_0' (17#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_s02_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_QE7YIJ' (18#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:1839]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_xbar_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_xbar_0' (19#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'xilinx_zc706_base_xbar_0' is unconnected for instance 'xbar' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:4667]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'xilinx_zc706_base_xbar_0' is unconnected for instance 'xbar' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:4667]
WARNING: [Synth 8-7023] instance 'xbar' of module 'xilinx_zc706_base_xbar_0' has 78 connections declared, but only 76 given [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:4667]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_interconnect_axifull_0' (20#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3613]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_irq_const_tieoff_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_irq_const_tieoff_0/synth/xilinx_zc706_base_irq_const_tieoff_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (21#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_irq_const_tieoff_0' (22#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_irq_const_tieoff_0/synth/xilinx_zc706_base_irq_const_tieoff_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_matmul_1_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_matmul_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_matmul_1_0' (23#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_matmul_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ap_local_block' of module 'xilinx_zc706_base_matmul_1_0' is unconnected for instance 'matmul_1' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:2969]
WARNING: [Synth 8-7023] instance 'matmul_1' of module 'xilinx_zc706_base_matmul_1_0' has 91 connections declared, but only 90 given [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:2969]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_proc_sys_reset_100MHz_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_proc_sys_reset_100MHz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_proc_sys_reset_100MHz_0' (24#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_proc_sys_reset_100MHz_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'xilinx_zc706_base_proc_sys_reset_100MHz_0' is unconnected for instance 'proc_sys_reset_100MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3060]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'xilinx_zc706_base_proc_sys_reset_100MHz_0' is unconnected for instance 'proc_sys_reset_100MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3060]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'xilinx_zc706_base_proc_sys_reset_100MHz_0' is unconnected for instance 'proc_sys_reset_100MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3060]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_100MHz' of module 'xilinx_zc706_base_proc_sys_reset_100MHz_0' has 10 connections declared, but only 7 given [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3060]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3068]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_proc_sys_reset_142MHz_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_proc_sys_reset_142MHz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_proc_sys_reset_142MHz_0' (25#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_proc_sys_reset_142MHz_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'xilinx_zc706_base_proc_sys_reset_142MHz_0' is unconnected for instance 'proc_sys_reset_142MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3068]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'xilinx_zc706_base_proc_sys_reset_142MHz_0' is unconnected for instance 'proc_sys_reset_142MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3068]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'xilinx_zc706_base_proc_sys_reset_142MHz_0' is unconnected for instance 'proc_sys_reset_142MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3068]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'xilinx_zc706_base_proc_sys_reset_142MHz_0' is unconnected for instance 'proc_sys_reset_142MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3068]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'xilinx_zc706_base_proc_sys_reset_142MHz_0' is unconnected for instance 'proc_sys_reset_142MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3068]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_142MHz' of module 'xilinx_zc706_base_proc_sys_reset_142MHz_0' has 10 connections declared, but only 5 given [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3068]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3074]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_proc_sys_reset_166MHz_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_proc_sys_reset_166MHz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_proc_sys_reset_166MHz_0' (26#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_proc_sys_reset_166MHz_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'xilinx_zc706_base_proc_sys_reset_166MHz_0' is unconnected for instance 'proc_sys_reset_166MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3074]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'xilinx_zc706_base_proc_sys_reset_166MHz_0' is unconnected for instance 'proc_sys_reset_166MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3074]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'xilinx_zc706_base_proc_sys_reset_166MHz_0' is unconnected for instance 'proc_sys_reset_166MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3074]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'xilinx_zc706_base_proc_sys_reset_166MHz_0' is unconnected for instance 'proc_sys_reset_166MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3074]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'xilinx_zc706_base_proc_sys_reset_166MHz_0' is unconnected for instance 'proc_sys_reset_166MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3074]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_166MHz' of module 'xilinx_zc706_base_proc_sys_reset_166MHz_0' has 10 connections declared, but only 5 given [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3074]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3080]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_proc_sys_reset_200MHz_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_proc_sys_reset_200MHz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_proc_sys_reset_200MHz_0' (27#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_proc_sys_reset_200MHz_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'xilinx_zc706_base_proc_sys_reset_200MHz_0' is unconnected for instance 'proc_sys_reset_200MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3080]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'xilinx_zc706_base_proc_sys_reset_200MHz_0' is unconnected for instance 'proc_sys_reset_200MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3080]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'xilinx_zc706_base_proc_sys_reset_200MHz_0' is unconnected for instance 'proc_sys_reset_200MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3080]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'xilinx_zc706_base_proc_sys_reset_200MHz_0' is unconnected for instance 'proc_sys_reset_200MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3080]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'xilinx_zc706_base_proc_sys_reset_200MHz_0' is unconnected for instance 'proc_sys_reset_200MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3080]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_200MHz' of module 'xilinx_zc706_base_proc_sys_reset_200MHz_0' has 10 connections declared, but only 5 given [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3080]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3086]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_proc_sys_reset_41MHz_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_proc_sys_reset_41MHz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_proc_sys_reset_41MHz_0' (28#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_proc_sys_reset_41MHz_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'xilinx_zc706_base_proc_sys_reset_41MHz_0' is unconnected for instance 'proc_sys_reset_41MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3086]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'xilinx_zc706_base_proc_sys_reset_41MHz_0' is unconnected for instance 'proc_sys_reset_41MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3086]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'xilinx_zc706_base_proc_sys_reset_41MHz_0' is unconnected for instance 'proc_sys_reset_41MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3086]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'xilinx_zc706_base_proc_sys_reset_41MHz_0' is unconnected for instance 'proc_sys_reset_41MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3086]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'xilinx_zc706_base_proc_sys_reset_41MHz_0' is unconnected for instance 'proc_sys_reset_41MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3086]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_41MHz' of module 'xilinx_zc706_base_proc_sys_reset_41MHz_0' has 10 connections declared, but only 5 given [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3086]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3092]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_proc_sys_reset_50MHz_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_proc_sys_reset_50MHz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_proc_sys_reset_50MHz_0' (29#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_proc_sys_reset_50MHz_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'xilinx_zc706_base_proc_sys_reset_50MHz_0' is unconnected for instance 'proc_sys_reset_50MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3092]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'xilinx_zc706_base_proc_sys_reset_50MHz_0' is unconnected for instance 'proc_sys_reset_50MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3092]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'xilinx_zc706_base_proc_sys_reset_50MHz_0' is unconnected for instance 'proc_sys_reset_50MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3092]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'xilinx_zc706_base_proc_sys_reset_50MHz_0' is unconnected for instance 'proc_sys_reset_50MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3092]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'xilinx_zc706_base_proc_sys_reset_50MHz_0' is unconnected for instance 'proc_sys_reset_50MHz' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3092]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_50MHz' of module 'xilinx_zc706_base_proc_sys_reset_50MHz_0' has 10 connections declared, but only 5 given [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3092]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_ps7_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_ps7_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_ps7_0' (30#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_ps7_0_stub.v:6]
WARNING: [Synth 8-7071] port 'TTC0_WAVE0_OUT' of module 'xilinx_zc706_base_ps7_0' is unconnected for instance 'ps7' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3098]
WARNING: [Synth 8-7071] port 'TTC0_WAVE1_OUT' of module 'xilinx_zc706_base_ps7_0' is unconnected for instance 'ps7' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3098]
WARNING: [Synth 8-7071] port 'TTC0_WAVE2_OUT' of module 'xilinx_zc706_base_ps7_0' is unconnected for instance 'ps7' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3098]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'xilinx_zc706_base_ps7_0' is unconnected for instance 'ps7' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3098]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'xilinx_zc706_base_ps7_0' is unconnected for instance 'ps7' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3098]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'xilinx_zc706_base_ps7_0' is unconnected for instance 'ps7' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3098]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'xilinx_zc706_base_ps7_0' is unconnected for instance 'ps7' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3098]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'xilinx_zc706_base_ps7_0' is unconnected for instance 'ps7' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3098]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'xilinx_zc706_base_ps7_0' is unconnected for instance 'ps7' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3098]
WARNING: [Synth 8-7023] instance 'ps7' of module 'xilinx_zc706_base_ps7_0' has 153 connections declared, but only 144 given [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:3098]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_ps7_axi_periph_0' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:4746]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_2WZ361' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:777]
INFO: [Synth 8-6157] synthesizing module 'xilinx_zc706_base_auto_pc_1' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_auto_pc_1' (31#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-29688-mdu-virtual-machine/realtime/xilinx_zc706_base_auto_pc_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'xilinx_zc706_base_auto_pc_1' is unconnected for instance 'auto_pc' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:1012]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'xilinx_zc706_base_auto_pc_1' is unconnected for instance 'auto_pc' [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:1012]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'xilinx_zc706_base_auto_pc_1' has 59 connections declared, but only 57 given [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:1012]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_2WZ361' (32#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:777]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_ps7_axi_periph_0' (33#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:4746]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base' (34#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/synth/xilinx_zc706_base.v:2312]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_zc706_base_wrapper' (35#1) [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/hdl/xilinx_zc706_base_wrapper.v:12]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_2WZ361 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_2WZ361 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module xilinx_zc706_base_ps7_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module xilinx_zc706_base_ps7_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s02_couplers_imp_QE7YIJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s02_couplers_imp_QE7YIJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_arlock[1] in module s02_couplers_imp_QE7YIJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awlock[1] in module s02_couplers_imp_QE7YIJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s01_couplers_imp_1TOEHTK is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s01_couplers_imp_1TOEHTK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_arlock[1] in module s01_couplers_imp_1TOEHTK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awlock[1] in module s01_couplers_imp_1TOEHTK is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_104RENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_104RENT is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_GGBKXZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_GGBKXZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_bid[5] in module m00_couplers_imp_GGBKXZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_bid[4] in module m00_couplers_imp_GGBKXZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_bid[3] in module m00_couplers_imp_GGBKXZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_bid[2] in module m00_couplers_imp_GGBKXZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_rid[5] in module m00_couplers_imp_GGBKXZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_rid[4] in module m00_couplers_imp_GGBKXZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_rid[3] in module m00_couplers_imp_GGBKXZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_rid[2] in module m00_couplers_imp_GGBKXZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In104[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In105[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In106[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In107[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 12232 ; free virtual = 25056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 13097 ; free virtual = 25922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 13097 ; free virtual = 25922
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 13087 ; free virtual = 25912
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_axi_intc_0_0/xilinx_zc706_base_axi_intc_0_0/xilinx_zc706_base_axi_intc_0_0_in_context.xdc] for cell 'xilinx_zc706_base_i/axi_intc_0'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_axi_intc_0_0/xilinx_zc706_base_axi_intc_0_0/xilinx_zc706_base_axi_intc_0_0_in_context.xdc] for cell 'xilinx_zc706_base_i/axi_intc_0'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_axi_vip_0_0/xilinx_zc706_base_axi_vip_0_0/xilinx_zc706_base_axi_vip_0_0_in_context.xdc] for cell 'xilinx_zc706_base_i/axi_vip_0'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_axi_vip_0_0/xilinx_zc706_base_axi_vip_0_0/xilinx_zc706_base_axi_vip_0_0_in_context.xdc] for cell 'xilinx_zc706_base_i/axi_vip_0'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_clk_wiz_0_0/xilinx_zc706_base_clk_wiz_0_0/xilinx_zc706_base_clk_wiz_0_0_in_context.xdc] for cell 'xilinx_zc706_base_i/clk_wiz_0'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_clk_wiz_0_0/xilinx_zc706_base_clk_wiz_0_0/xilinx_zc706_base_clk_wiz_0_0_in_context.xdc] for cell 'xilinx_zc706_base_i/clk_wiz_0'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_100MHz_0/xilinx_zc706_base_proc_sys_reset_100MHz_0/xilinx_zc706_base_proc_sys_reset_100MHz_0_in_context.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_100MHz'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_100MHz_0/xilinx_zc706_base_proc_sys_reset_100MHz_0/xilinx_zc706_base_proc_sys_reset_100MHz_0_in_context.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_100MHz'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_142MHz_0/xilinx_zc706_base_proc_sys_reset_142MHz_0/xilinx_zc706_base_proc_sys_reset_142MHz_0_in_context.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_142MHz'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_142MHz_0/xilinx_zc706_base_proc_sys_reset_142MHz_0/xilinx_zc706_base_proc_sys_reset_142MHz_0_in_context.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_142MHz'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_166MHz_0/xilinx_zc706_base_proc_sys_reset_166MHz_0/xilinx_zc706_base_proc_sys_reset_166MHz_0_in_context.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_166MHz'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_166MHz_0/xilinx_zc706_base_proc_sys_reset_166MHz_0/xilinx_zc706_base_proc_sys_reset_166MHz_0_in_context.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_166MHz'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_200MHz_0/xilinx_zc706_base_proc_sys_reset_200MHz_0/xilinx_zc706_base_proc_sys_reset_200MHz_0_in_context.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_200MHz'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_200MHz_0/xilinx_zc706_base_proc_sys_reset_200MHz_0/xilinx_zc706_base_proc_sys_reset_200MHz_0_in_context.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_200MHz'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_41MHz_0/xilinx_zc706_base_proc_sys_reset_41MHz_0/xilinx_zc706_base_proc_sys_reset_41MHz_0_in_context.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_41MHz'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_41MHz_0/xilinx_zc706_base_proc_sys_reset_41MHz_0/xilinx_zc706_base_proc_sys_reset_41MHz_0_in_context.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_41MHz'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_50MHz_0/xilinx_zc706_base_proc_sys_reset_50MHz_0/xilinx_zc706_base_proc_sys_reset_50MHz_0_in_context.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_50MHz'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_50MHz_0/xilinx_zc706_base_proc_sys_reset_50MHz_0/xilinx_zc706_base_proc_sys_reset_50MHz_0_in_context.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_50MHz'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc] for cell 'xilinx_zc706_base_i/ps7'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc] for cell 'xilinx_zc706_base_i/ps7'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_xbar_0/xilinx_zc706_base_xbar_0/xilinx_zc706_base_xbar_0_in_context.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/xbar'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_xbar_0/xilinx_zc706_base_xbar_0/xilinx_zc706_base_xbar_0_in_context.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/xbar'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_us_0/xilinx_zc706_base_auto_us_0/xilinx_zc706_base_auto_us_0_in_context.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s00_couplers/auto_us'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_us_0/xilinx_zc706_base_auto_us_0/xilinx_zc706_base_auto_us_0_in_context.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s00_couplers/auto_us'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_s01_regslice_0/xilinx_zc706_base_s01_regslice_0/xilinx_zc706_base_s02_regslice_0_in_context.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s01_couplers/s01_regslice'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_s01_regslice_0/xilinx_zc706_base_s01_regslice_0/xilinx_zc706_base_s02_regslice_0_in_context.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s01_couplers/s01_regslice'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_us_df_0/xilinx_zc706_base_auto_us_df_0/xilinx_zc706_base_auto_us_df_1_in_context.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_us_df_0/xilinx_zc706_base_auto_us_df_0/xilinx_zc706_base_auto_us_df_1_in_context.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_s02_regslice_0/xilinx_zc706_base_s02_regslice_0/xilinx_zc706_base_s02_regslice_0_in_context.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s02_couplers/s02_regslice'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_s02_regslice_0/xilinx_zc706_base_s02_regslice_0/xilinx_zc706_base_s02_regslice_0_in_context.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s02_couplers/s02_regslice'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_us_df_1/xilinx_zc706_base_auto_us_df_1/xilinx_zc706_base_auto_us_df_1_in_context.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_us_df_1/xilinx_zc706_base_auto_us_df_1/xilinx_zc706_base_auto_us_df_1_in_context.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_pc_0/xilinx_zc706_base_auto_pc_0/xilinx_zc706_base_auto_pc_0_in_context.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_pc_0/xilinx_zc706_base_auto_pc_0/xilinx_zc706_base_auto_pc_0_in_context.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_pc_1/xilinx_zc706_base_auto_pc_1/xilinx_zc706_base_auto_pc_1_in_context.xdc] for cell 'xilinx_zc706_base_i/ps7_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_pc_1/xilinx_zc706_base_auto_pc_1/xilinx_zc706_base_auto_pc_1_in_context.xdc] for cell 'xilinx_zc706_base_i/ps7_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_matmul_1_0/xilinx_zc706_base_matmul_1_0/xilinx_zc706_base_matmul_1_0_in_context.xdc] for cell 'xilinx_zc706_base_i/matmul_1'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_matmul_1_0/xilinx_zc706_base_matmul_1_0/xilinx_zc706_base_matmul_1_0_in_context.xdc] for cell 'xilinx_zc706_base_i/matmul_1'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_pc_2/xilinx_zc706_base_auto_pc_2/xilinx_zc706_base_auto_pc_1_in_context.xdc] for cell 'xilinx_zc706_base_i/axi_ic_ps7_M_AXI_GP1/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_pc_2/xilinx_zc706_base_auto_pc_2/xilinx_zc706_base_auto_pc_1_in_context.xdc] for cell 'xilinx_zc706_base_i/axi_ic_ps7_M_AXI_GP1/s00_couplers/auto_pc'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 13053 ; free virtual = 25882
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 13053 ; free virtual = 25882
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 13129 ; free virtual = 25963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 13129 ; free virtual = 25963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0_in_context.xdc, line 261).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/axi_intc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/axi_vip_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/proc_sys_reset_100MHz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/proc_sys_reset_142MHz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/proc_sys_reset_166MHz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/proc_sys_reset_200MHz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/proc_sys_reset_41MHz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/proc_sys_reset_50MHz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/ps7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/interconnect_axifull/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/interconnect_axifull/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/interconnect_axifull/s01_couplers/s01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/interconnect_axifull/s02_couplers/s02_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/interconnect_axifull. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/ps7_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/ps7_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/matmul_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/axi_ic_ps7_M_AXI_GP1/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/axi_ic_ps7_M_AXI_GP1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/axi_intc_0_intr_1_interrupt_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xilinx_zc706_base_i/irq_const_tieoff. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 13131 ; free virtual = 25965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 13129 ; free virtual = 25964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 13112 ; free virtual = 25954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 12982 ; free virtual = 25831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 12982 ; free virtual = 25831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 12980 ; free virtual = 25829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 12975 ; free virtual = 25829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 12975 ; free virtual = 25829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 12975 ; free virtual = 25829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 12975 ; free virtual = 25829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 12975 ; free virtual = 25829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 12975 ; free virtual = 25829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------------+----------+
|      |BlackBox name                             |Instances |
+------+------------------------------------------+----------+
|1     |xilinx_zc706_base_auto_pc_2               |         1|
|2     |xilinx_zc706_base_xbar_0                  |         1|
|3     |xilinx_zc706_base_auto_pc_0               |         1|
|4     |xilinx_zc706_base_auto_us_0               |         1|
|5     |xilinx_zc706_base_auto_us_df_0            |         1|
|6     |xilinx_zc706_base_s01_regslice_0          |         1|
|7     |xilinx_zc706_base_auto_us_df_1            |         1|
|8     |xilinx_zc706_base_s02_regslice_0          |         1|
|9     |xilinx_zc706_base_auto_pc_1               |         1|
|10    |xilinx_zc706_base_axi_intc_0_0            |         1|
|11    |xilinx_zc706_base_axi_vip_0_0             |         1|
|12    |xilinx_zc706_base_clk_wiz_0_0             |         1|
|13    |xilinx_zc706_base_matmul_1_0              |         1|
|14    |xilinx_zc706_base_proc_sys_reset_100MHz_0 |         1|
|15    |xilinx_zc706_base_proc_sys_reset_142MHz_0 |         1|
|16    |xilinx_zc706_base_proc_sys_reset_166MHz_0 |         1|
|17    |xilinx_zc706_base_proc_sys_reset_200MHz_0 |         1|
|18    |xilinx_zc706_base_proc_sys_reset_41MHz_0  |         1|
|19    |xilinx_zc706_base_proc_sys_reset_50MHz_0  |         1|
|20    |xilinx_zc706_base_ps7_0                   |         1|
+------+------------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |xilinx_zc706_base_auto_pc               |     3|
|4     |xilinx_zc706_base_auto_us               |     1|
|5     |xilinx_zc706_base_auto_us_df            |     2|
|7     |xilinx_zc706_base_axi_intc_0            |     1|
|8     |xilinx_zc706_base_axi_vip_0             |     1|
|9     |xilinx_zc706_base_clk_wiz_0             |     1|
|10    |xilinx_zc706_base_matmul_1              |     1|
|11    |xilinx_zc706_base_proc_sys_reset_100MHz |     1|
|12    |xilinx_zc706_base_proc_sys_reset_142MHz |     1|
|13    |xilinx_zc706_base_proc_sys_reset_166MHz |     1|
|14    |xilinx_zc706_base_proc_sys_reset_200MHz |     1|
|15    |xilinx_zc706_base_proc_sys_reset_41MHz  |     1|
|16    |xilinx_zc706_base_proc_sys_reset_50MHz  |     1|
|17    |xilinx_zc706_base_ps7                   |     1|
|18    |xilinx_zc706_base_s01_regslice          |     1|
|19    |xilinx_zc706_base_s02_regslice          |     1|
|20    |xilinx_zc706_base_xbar                  |     1|
+------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 12975 ; free virtual = 25829
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 13033 ; free virtual = 25887
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 13033 ; free virtual = 25887
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 13122 ; free virtual = 25977
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2742.555 ; gain = 0.000 ; free physical = 13046 ; free virtual = 25902
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 48ed63ee
INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 170 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:41 . Memory (MB): peak = 2742.555 ; gain = 0.098 ; free physical = 13236 ; free virtual = 26092
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/synth_1/xilinx_zc706_base_wrapper.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Jun 24 10:56:14 2022...
[Fri Jun 24 10:56:18 2022] synth_1 finished
wait_on_runs: Time (s): cpu = 00:03:58 ; elapsed = 00:03:59 . Memory (MB): peak = 3089.008 ; gain = 0.000 ; free physical = 14269 ; free virtual = 27123
INFO: [OCL_UTIL] internal step: generating resource usage report '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/output/resource.json'
INFO: [OCL_UTIL] internal step: log_generated_reports for synthesis '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/output/generated_reports.log'
INFO: [OCL_UTIL] internal step: launched run synth_1
INFO: [OCL_UTIL] internal step: launched run xilinx_zc706_base_matmul_1_0_synth_1
[10:56:18] Run vpl: Step synth: Completed
[10:56:18] Run vpl: Step impl: Started
INFO: [OCL_UTIL] current step: vpl.impl
INFO: [OCL_UTIL] internal step: launch_runs impl_1 -to_step write_bitstream -jobs 4  
[Fri Jun 24 10:56:22 2022] Launched impl_1...
Run output will be captured here: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/impl_1/runme.log
[Fri Jun 24 10:56:22 2022] Waiting for impl_1 to finish...

*** Running vivado
    with args -log xilinx_zc706_base_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source xilinx_zc706_base_wrapper.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xilinx_zc706_base_wrapper.tcl -notrace
INFO: Dispatch client connection id - 36737
source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/scripts/impl_1/_full_init_pre.tcl
WARNING: failed to connect to dispatch server - client already initialized
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2755.090 ; gain = 7.953 ; free physical = 13869 ; free virtual = 26745
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/xo/ip_repo/xilinx_com_hls_matmul_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: link_design -top xilinx_zc706_base_wrapper -part xc7z045ffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_axi_intc_0_0/xilinx_zc706_base_axi_intc_0_0.dcp' for cell 'xilinx_zc706_base_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_axi_vip_0_0/xilinx_zc706_base_axi_vip_0_0.dcp' for cell 'xilinx_zc706_base_i/axi_vip_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_clk_wiz_0_0/xilinx_zc706_base_clk_wiz_0_0.dcp' for cell 'xilinx_zc706_base_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_matmul_1_0/xilinx_zc706_base_matmul_1_0.dcp' for cell 'xilinx_zc706_base_i/matmul_1'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_100MHz_0/xilinx_zc706_base_proc_sys_reset_100MHz_0.dcp' for cell 'xilinx_zc706_base_i/proc_sys_reset_100MHz'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_142MHz_0/xilinx_zc706_base_proc_sys_reset_142MHz_0.dcp' for cell 'xilinx_zc706_base_i/proc_sys_reset_142MHz'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_166MHz_0/xilinx_zc706_base_proc_sys_reset_166MHz_0.dcp' for cell 'xilinx_zc706_base_i/proc_sys_reset_166MHz'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_200MHz_0/xilinx_zc706_base_proc_sys_reset_200MHz_0.dcp' for cell 'xilinx_zc706_base_i/proc_sys_reset_200MHz'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_41MHz_0/xilinx_zc706_base_proc_sys_reset_41MHz_0.dcp' for cell 'xilinx_zc706_base_i/proc_sys_reset_41MHz'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_50MHz_0/xilinx_zc706_base_proc_sys_reset_50MHz_0.dcp' for cell 'xilinx_zc706_base_i/proc_sys_reset_50MHz'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0.dcp' for cell 'xilinx_zc706_base_i/ps7'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_pc_2/xilinx_zc706_base_auto_pc_2.dcp' for cell 'xilinx_zc706_base_i/axi_ic_ps7_M_AXI_GP1/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_xbar_0/xilinx_zc706_base_xbar_0.dcp' for cell 'xilinx_zc706_base_i/interconnect_axifull/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_pc_0/xilinx_zc706_base_auto_pc_0.dcp' for cell 'xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_us_0/xilinx_zc706_base_auto_us_0.dcp' for cell 'xilinx_zc706_base_i/interconnect_axifull/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_us_df_0/xilinx_zc706_base_auto_us_df_0.dcp' for cell 'xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_s01_regslice_0/xilinx_zc706_base_s01_regslice_0.dcp' for cell 'xilinx_zc706_base_i/interconnect_axifull/s01_couplers/s01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_us_df_1/xilinx_zc706_base_auto_us_df_1.dcp' for cell 'xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_s02_regslice_0/xilinx_zc706_base_s02_regslice_0.dcp' for cell 'xilinx_zc706_base_i/interconnect_axifull/s02_couplers/s02_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_pc_1/xilinx_zc706_base_auto_pc_1.dcp' for cell 'xilinx_zc706_base_i/ps7_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2755.188 ; gain = 0.000 ; free physical = 13400 ; free virtual = 26287
INFO: [Netlist 29-17] Analyzing 523 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. xilinx_zc706_base_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'xilinx_zc706_base_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_axi_intc_0_0/xilinx_zc706_base_axi_intc_0_0.xdc] for cell 'xilinx_zc706_base_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_axi_intc_0_0/xilinx_zc706_base_axi_intc_0_0.xdc] for cell 'xilinx_zc706_base_i/axi_intc_0/U0'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_clk_wiz_0_0/xilinx_zc706_base_clk_wiz_0_0_board.xdc] for cell 'xilinx_zc706_base_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_clk_wiz_0_0/xilinx_zc706_base_clk_wiz_0_0_board.xdc] for cell 'xilinx_zc706_base_i/clk_wiz_0/inst'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_clk_wiz_0_0/xilinx_zc706_base_clk_wiz_0_0.xdc] for cell 'xilinx_zc706_base_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_clk_wiz_0_0/xilinx_zc706_base_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_clk_wiz_0_0/xilinx_zc706_base_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3136.156 ; gain = 325.039 ; free physical = 12790 ; free virtual = 25709
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_clk_wiz_0_0/xilinx_zc706_base_clk_wiz_0_0.xdc] for cell 'xilinx_zc706_base_i/clk_wiz_0/inst'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_100MHz_0/xilinx_zc706_base_proc_sys_reset_100MHz_0_board.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_100MHz/U0'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_100MHz_0/xilinx_zc706_base_proc_sys_reset_100MHz_0_board.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_100MHz/U0'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_100MHz_0/xilinx_zc706_base_proc_sys_reset_100MHz_0.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_100MHz/U0'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_100MHz_0/xilinx_zc706_base_proc_sys_reset_100MHz_0.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_100MHz/U0'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_142MHz_0/xilinx_zc706_base_proc_sys_reset_142MHz_0_board.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_142MHz/U0'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_142MHz_0/xilinx_zc706_base_proc_sys_reset_142MHz_0_board.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_142MHz/U0'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_142MHz_0/xilinx_zc706_base_proc_sys_reset_142MHz_0.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_142MHz/U0'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_142MHz_0/xilinx_zc706_base_proc_sys_reset_142MHz_0.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_142MHz/U0'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_166MHz_0/xilinx_zc706_base_proc_sys_reset_166MHz_0_board.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_166MHz/U0'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_166MHz_0/xilinx_zc706_base_proc_sys_reset_166MHz_0_board.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_166MHz/U0'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_166MHz_0/xilinx_zc706_base_proc_sys_reset_166MHz_0.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_166MHz/U0'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_166MHz_0/xilinx_zc706_base_proc_sys_reset_166MHz_0.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_166MHz/U0'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_200MHz_0/xilinx_zc706_base_proc_sys_reset_200MHz_0_board.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_200MHz/U0'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_200MHz_0/xilinx_zc706_base_proc_sys_reset_200MHz_0_board.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_200MHz/U0'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_200MHz_0/xilinx_zc706_base_proc_sys_reset_200MHz_0.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_200MHz/U0'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_200MHz_0/xilinx_zc706_base_proc_sys_reset_200MHz_0.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_200MHz/U0'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_41MHz_0/xilinx_zc706_base_proc_sys_reset_41MHz_0_board.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_41MHz/U0'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_41MHz_0/xilinx_zc706_base_proc_sys_reset_41MHz_0_board.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_41MHz/U0'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_41MHz_0/xilinx_zc706_base_proc_sys_reset_41MHz_0.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_41MHz/U0'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_41MHz_0/xilinx_zc706_base_proc_sys_reset_41MHz_0.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_41MHz/U0'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_50MHz_0/xilinx_zc706_base_proc_sys_reset_50MHz_0_board.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_50MHz/U0'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_50MHz_0/xilinx_zc706_base_proc_sys_reset_50MHz_0_board.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_50MHz/U0'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_50MHz_0/xilinx_zc706_base_proc_sys_reset_50MHz_0.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_50MHz/U0'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_proc_sys_reset_50MHz_0/xilinx_zc706_base_proc_sys_reset_50MHz_0.xdc] for cell 'xilinx_zc706_base_i/proc_sys_reset_50MHz/U0'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0.xdc] for cell 'xilinx_zc706_base_i/ps7/inst'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_ps7_0/xilinx_zc706_base_ps7_0.xdc] for cell 'xilinx_zc706_base_i/ps7/inst'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_axi_intc_0_0/xilinx_zc706_base_axi_intc_0_0_clocks.xdc] for cell 'xilinx_zc706_base_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_axi_intc_0_0/xilinx_zc706_base_axi_intc_0_0_clocks.xdc] for cell 'xilinx_zc706_base_i/axi_intc_0/U0'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_us_0/xilinx_zc706_base_auto_us_0_clocks.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_us_0/xilinx_zc706_base_auto_us_0_clocks.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s00_couplers/auto_us/inst'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_s01_regslice_0/xilinx_zc706_base_s01_regslice_0_clocks.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s01_couplers/s01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_s01_regslice_0/xilinx_zc706_base_s01_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_s01_regslice_0/xilinx_zc706_base_s01_regslice_0_clocks.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s01_couplers/s01_regslice/inst'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_us_df_0/xilinx_zc706_base_auto_us_df_0_clocks.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_us_df_0/xilinx_zc706_base_auto_us_df_0_clocks.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_s02_regslice_0/xilinx_zc706_base_s02_regslice_0_clocks.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s02_couplers/s02_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_s02_regslice_0/xilinx_zc706_base_s02_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_s02_regslice_0/xilinx_zc706_base_s02_regslice_0_clocks.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s02_couplers/s02_regslice/inst'
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_us_df_1/xilinx_zc706_base_auto_us_df_1_clocks.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst'
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/xilinx_zc706_base/ip/xilinx_zc706_base_auto_us_df_1/xilinx_zc706_base_auto_us_df_1_clocks.xdc] for cell 'xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst'
INFO: [Project 1-1714] 7 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 4 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3400.285 ; gain = 0.000 ; free physical = 12801 ; free virtual = 25726
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 83 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 60 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 7 instances
  RAM64M => RAM64M (RAMD64E(x4)): 16 instances

37 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 3400.285 ; gain = 645.195 ; free physical = 12801 ; free virtual = 25726
source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/scripts/impl_1/_full_init_post.tcl
Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/output/_user_impl_clk.xdc]
Finished Parsing XDC File [/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/output/_user_impl_clk.xdc]
source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/scripts/impl_1/_full_opt_pre.tcl
Post-synthesis utilization DRC check...
available resources:
   luts      : -1
   registers : -1
   brams     : -1
   dsps      : -1
required resources:
   luts      : 3855
   registers : 6340
   brams     : 7.5
   dsps      : 64
WARNING: There is no resource utilization data in hardware platform, utilization DRC is skipped
INFO: System Diagram: Run step: synthed

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3400.285 ; gain = 0.000 ; free physical = 12791 ; free virtual = 25718

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ab2107e7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3400.285 ; gain = 0.000 ; free physical = 12771 ; free virtual = 25700

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter xilinx_zc706_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_int_d1_i_1 into driver instance xilinx_zc706_base_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_int_d1_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_2__0 into driver instance xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_4__0, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/split_ongoing_i_1__0 into driver instance xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_3__0, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst_i_1 into driver instance xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst_i_3__0, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/split_ongoing_i_1 into driver instance xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_4, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_burst[1]_i_1 into driver instance xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_burst[1]_i_2, which resulted in an inversion of 22 pins
INFO: [Opt 31-1287] Pulled Inverter xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_burst[1]_i_1 into driver instance xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_burst[1]_i_2, which resulted in an inversion of 22 pins
INFO: [Opt 31-1287] Pulled Inverter xilinx_zc706_base_i/matmul_1/inst/gmem0_m_axi_U/bus_read/fifo_rctl/invalid_len_event_reg2_i_1 into driver instance xilinx_zc706_base_i/matmul_1/inst/gmem0_m_axi_U/bus_read/fifo_rctl/empty_n_i_2__3, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter xilinx_zc706_base_i/matmul_1/inst/gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1 into driver instance xilinx_zc706_base_i/matmul_1/inst/gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter xilinx_zc706_base_i/matmul_1/inst/gmem1_m_axi_U/bus_read/fifo_rctl/invalid_len_event_reg2_i_1__0 into driver instance xilinx_zc706_base_i/matmul_1/inst/gmem1_m_axi_U/bus_read/fifo_rctl/empty_n_i_2__4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/flow_control_loop_pipe_sequential_init_U/empty_31_reg_5307[5]_i_1 into driver instance xilinx_zc706_base_i/matmul_1/inst/grp_matmul_Pipeline_nopart1_nopart2_fu_144/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_440[12]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-138] Pushed 66 inverter(s) to 135 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 130f845ca

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3424.094 ; gain = 0.000 ; free physical = 12550 ; free virtual = 25483
INFO: [Opt 31-389] Phase Retarget created 143 cells and removed 298 cells
INFO: [Opt 31-1021] In phase Retarget, 77 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 10 load pin(s).
Phase 2 Constant propagation | Checksum: 78698646

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3424.094 ; gain = 0.000 ; free physical = 12549 ; free virtual = 25483
INFO: [Opt 31-389] Phase Constant propagation created 374 cells and removed 1772 cells
INFO: [Opt 31-1021] In phase Constant propagation, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: e8785ec0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3424.094 ; gain = 0.000 ; free physical = 12549 ; free virtual = 25484
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1193 cells
INFO: [Opt 31-1021] In phase Sweep, 380 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: e8785ec0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3424.094 ; gain = 0.000 ; free physical = 12548 ; free virtual = 25483
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: e8785ec0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3424.094 ; gain = 0.000 ; free physical = 12548 ; free virtual = 25483
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/dw_fifogen_ar_i_14 into driver instance xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/dw_fifogen_ar_i_22, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[48]_i_1 into driver instance xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[48]_i_2, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/dw_fifogen_ar_i_14 into driver instance xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/dw_fifogen_ar_i_22, which resulted in an inversion of 9 pins
Phase 6 Post Processing Netlist | Checksum: ea12f872

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3424.094 ; gain = 0.000 ; free physical = 12548 ; free virtual = 25483
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 107 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             143  |             298  |                                             77  |
|  Constant propagation         |             374  |            1772  |                                             81  |
|  Sweep                        |               0  |            1193  |                                            380  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               3  |                                            107  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3424.094 ; gain = 0.000 ; free physical = 12547 ; free virtual = 25483
Ending Logic Optimization Task | Checksum: d7f38a09

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3424.094 ; gain = 0.000 ; free physical = 12547 ; free virtual = 25483

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 15 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 4 Total Ports: 30
Ending PowerOpt Patch Enables Task | Checksum: da43d369

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12503 ; free virtual = 25448
Ending Power Optimization Task | Checksum: da43d369

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3763.016 ; gain = 338.922 ; free physical = 12515 ; free virtual = 25460

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 12c3a1b88

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12518 ; free virtual = 25468
Ending Final Cleanup Task | Checksum: 12c3a1b88

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12516 ; free virtual = 25467

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12516 ; free virtual = 25467
Ending Netlist Obfuscation Task | Checksum: 12c3a1b88

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12516 ; free virtual = 25467
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 3763.016 ; gain = 362.730 ; free physical = 12516 ; free virtual = 25466
source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/scripts/impl_1/_full_opt_post.tcl
source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/scripts/impl_1/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb) which is driven by a register (xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb) which is driven by a register (xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12442 ; free virtual = 25398
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7e6a0e81

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12442 ; free virtual = 25398
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12442 ; free virtual = 25398

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1206b1a66

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12461 ; free virtual = 25420

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f7d010b4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12441 ; free virtual = 25404

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f7d010b4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12441 ; free virtual = 25404
Phase 1 Placer Initialization | Checksum: 1f7d010b4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12436 ; free virtual = 25400

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 102070754

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12413 ; free virtual = 25378

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1563cd78d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12411 ; free virtual = 25377

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1563cd78d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12411 ; free virtual = 25377

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 520 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 229 nets or LUTs. Breaked 0 LUT, combined 229 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12313 ; free virtual = 25296

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            229  |                   229  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            229  |                   229  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 10b1d6c33

Time (s): cpu = 00:00:52 ; elapsed = 00:00:28 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12312 ; free virtual = 25297
Phase 2.4 Global Placement Core | Checksum: 137f02a11

Time (s): cpu = 00:01:04 ; elapsed = 00:00:31 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12304 ; free virtual = 25292
Phase 2 Global Placement | Checksum: 137f02a11

Time (s): cpu = 00:01:04 ; elapsed = 00:00:31 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12311 ; free virtual = 25299

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a2f6df5c

Time (s): cpu = 00:01:07 ; elapsed = 00:00:33 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12311 ; free virtual = 25301

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 105dd8349

Time (s): cpu = 00:01:13 ; elapsed = 00:00:36 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12306 ; free virtual = 25298

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d5253604

Time (s): cpu = 00:01:13 ; elapsed = 00:00:36 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12305 ; free virtual = 25297

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10a2b76a8

Time (s): cpu = 00:01:13 ; elapsed = 00:00:36 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12305 ; free virtual = 25297

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 19dbd79ee

Time (s): cpu = 00:01:20 ; elapsed = 00:00:43 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12281 ; free virtual = 25280

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ea84992a

Time (s): cpu = 00:01:21 ; elapsed = 00:00:44 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12281 ; free virtual = 25281

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 191f5e943

Time (s): cpu = 00:01:21 ; elapsed = 00:00:44 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12281 ; free virtual = 25281
Phase 3 Detail Placement | Checksum: 191f5e943

Time (s): cpu = 00:01:21 ; elapsed = 00:00:44 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12281 ; free virtual = 25281

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 207d65480

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.926 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2781db12f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12266 ; free virtual = 25270
INFO: [Place 46-33] Processed net xilinx_zc706_base_i/matmul_1/inst/ap_rst_n_inv, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1b8e755e3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12265 ; free virtual = 25270
Phase 4.1.1.1 BUFG Insertion | Checksum: 207d65480

Time (s): cpu = 00:01:34 ; elapsed = 00:00:50 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12264 ; free virtual = 25270

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.926. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 12901b298

Time (s): cpu = 00:01:34 ; elapsed = 00:00:50 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12264 ; free virtual = 25270

Time (s): cpu = 00:01:34 ; elapsed = 00:00:50 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12264 ; free virtual = 25270
Phase 4.1 Post Commit Optimization | Checksum: 12901b298

Time (s): cpu = 00:01:34 ; elapsed = 00:00:51 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12264 ; free virtual = 25270

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12901b298

Time (s): cpu = 00:01:35 ; elapsed = 00:00:51 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12272 ; free virtual = 25277

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 12901b298

Time (s): cpu = 00:01:35 ; elapsed = 00:00:51 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12271 ; free virtual = 25277
Phase 4.3 Placer Reporting | Checksum: 12901b298

Time (s): cpu = 00:01:35 ; elapsed = 00:00:51 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12271 ; free virtual = 25277

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12271 ; free virtual = 25277

Time (s): cpu = 00:01:35 ; elapsed = 00:00:51 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12271 ; free virtual = 25277
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f951691e

Time (s): cpu = 00:01:35 ; elapsed = 00:00:51 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12271 ; free virtual = 25277
Ending Placer Task | Checksum: db66ff62

Time (s): cpu = 00:01:35 ; elapsed = 00:00:51 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12271 ; free virtual = 25277
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:47 ; elapsed = 00:00:56 . Memory (MB): peak = 3763.016 ; gain = 0.000 ; free physical = 12367 ; free virtual = 25373
source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/scripts/impl_1/_full_place_post.tcl
INFO: System Diagram: Run step: placed

Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3d88b058 ConstDB: 0 ShapeSum: 9dde4f0a RouteDB: 0
Post Restoration Checksum: NetGraph: 8939e40c NumContArr: 144ce93d Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 9d86cd49

Time (s): cpu = 00:01:47 ; elapsed = 00:01:28 . Memory (MB): peak = 3787.934 ; gain = 24.918 ; free physical = 11992 ; free virtual = 25084

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9d86cd49

Time (s): cpu = 00:01:47 ; elapsed = 00:01:28 . Memory (MB): peak = 3787.934 ; gain = 24.918 ; free physical = 11995 ; free virtual = 25087

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9d86cd49

Time (s): cpu = 00:01:47 ; elapsed = 00:01:29 . Memory (MB): peak = 3823.930 ; gain = 60.914 ; free physical = 11945 ; free virtual = 25038

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9d86cd49

Time (s): cpu = 00:01:47 ; elapsed = 00:01:29 . Memory (MB): peak = 3823.930 ; gain = 60.914 ; free physical = 11945 ; free virtual = 25038
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 23489557e

Time (s): cpu = 00:02:02 ; elapsed = 00:01:37 . Memory (MB): peak = 3886.992 ; gain = 123.977 ; free physical = 11922 ; free virtual = 25022
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.173  | TNS=0.000  | WHS=-0.365 | THS=-1309.096|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 16312
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 16312
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1f59df197

Time (s): cpu = 00:02:10 ; elapsed = 00:01:41 . Memory (MB): peak = 3889.992 ; gain = 126.977 ; free physical = 11911 ; free virtual = 25015

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1f59df197

Time (s): cpu = 00:02:10 ; elapsed = 00:01:41 . Memory (MB): peak = 3889.992 ; gain = 126.977 ; free physical = 11911 ; free virtual = 25015
Phase 3 Initial Routing | Checksum: c0317b36

Time (s): cpu = 00:02:18 ; elapsed = 00:01:44 . Memory (MB): peak = 3922.008 ; gain = 158.992 ; free physical = 11886 ; free virtual = 24993

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 874
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.365  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1566ee235

Time (s): cpu = 00:02:31 ; elapsed = 00:01:53 . Memory (MB): peak = 3922.008 ; gain = 158.992 ; free physical = 11875 ; free virtual = 24989
Phase 4 Rip-up And Reroute | Checksum: 1566ee235

Time (s): cpu = 00:02:31 ; elapsed = 00:01:53 . Memory (MB): peak = 3922.008 ; gain = 158.992 ; free physical = 11875 ; free virtual = 24989

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1566ee235

Time (s): cpu = 00:02:31 ; elapsed = 00:01:53 . Memory (MB): peak = 3922.008 ; gain = 158.992 ; free physical = 11875 ; free virtual = 24989

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1566ee235

Time (s): cpu = 00:02:31 ; elapsed = 00:01:53 . Memory (MB): peak = 3922.008 ; gain = 158.992 ; free physical = 11875 ; free virtual = 24989
Phase 5 Delay and Skew Optimization | Checksum: 1566ee235

Time (s): cpu = 00:02:31 ; elapsed = 00:01:53 . Memory (MB): peak = 3922.008 ; gain = 158.992 ; free physical = 11875 ; free virtual = 24989

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18e45891f

Time (s): cpu = 00:02:35 ; elapsed = 00:01:54 . Memory (MB): peak = 3922.008 ; gain = 158.992 ; free physical = 11873 ; free virtual = 24989
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.409  | TNS=0.000  | WHS=0.057  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b13d65ae

Time (s): cpu = 00:02:35 ; elapsed = 00:01:55 . Memory (MB): peak = 3922.008 ; gain = 158.992 ; free physical = 11873 ; free virtual = 24989
Phase 6 Post Hold Fix | Checksum: 1b13d65ae

Time (s): cpu = 00:02:35 ; elapsed = 00:01:55 . Memory (MB): peak = 3922.008 ; gain = 158.992 ; free physical = 11873 ; free virtual = 24989

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.805205 %
  Global Horizontal Routing Utilization  = 1.06341 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b1778917

Time (s): cpu = 00:02:36 ; elapsed = 00:01:55 . Memory (MB): peak = 3922.008 ; gain = 158.992 ; free physical = 11871 ; free virtual = 24987

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b1778917

Time (s): cpu = 00:02:36 ; elapsed = 00:01:55 . Memory (MB): peak = 3922.008 ; gain = 158.992 ; free physical = 11871 ; free virtual = 24987

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1375d024b

Time (s): cpu = 00:02:38 ; elapsed = 00:01:57 . Memory (MB): peak = 3970.031 ; gain = 207.016 ; free physical = 11868 ; free virtual = 24986

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.409  | TNS=0.000  | WHS=0.057  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1375d024b

Time (s): cpu = 00:02:40 ; elapsed = 00:01:58 . Memory (MB): peak = 3970.031 ; gain = 207.016 ; free physical = 11870 ; free virtual = 24989
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:41 ; elapsed = 00:01:58 . Memory (MB): peak = 3970.031 ; gain = 207.016 ; free physical = 11950 ; free virtual = 25069

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
124 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:53 ; elapsed = 00:02:02 . Memory (MB): peak = 3970.031 ; gain = 207.016 ; free physical = 11950 ; free virtual = 25069
source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/scripts/impl_1/_full_route_post.tcl
INFO: System Diagram: Run step: routed

WARNING: Unable to find metadata file: /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/int/debug_ip_layout.rtd
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3970.031 ; gain = 0.000 ; free physical = 11883 ; free virtual = 25045
INFO: [Common 17-1381] The checkpoint '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.runs/impl_1/xilinx_zc706_base_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3970.031 ; gain = 0.000 ; free physical = 11924 ; free virtual = 25063
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file xilinx_zc706_base_wrapper_timing_summary_routed.rpt -pb xilinx_zc706_base_wrapper_timing_summary_routed.pb -rpx xilinx_zc706_base_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/scripts/impl_1/_full_write_bitstream_pre.tcl
INFO: [OCL_UTIL] clock frequency scaling is disabled for this flow, perform the normal timing check instead
INFO: [OCL_UTIL] get_timing_paths -quiet -slack_lesser_than 0
Command: write_bitstream -force xilinx_zc706_base_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A4)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A1)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A3)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A6)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A2)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb) which is driven by a register (xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb) which is driven by a register (xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 107 net(s) have no routable loads. The problem bus(es) and/or net(s) are xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, xilinx_zc706_base_i/interconnect_axifull/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen
_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 79 listed).
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (xilinx_zc706_base_i/interconnect_axifull/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (xilinx_zc706_base_i/interconnect_axifull/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 12 Warnings, 6 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./xilinx_zc706_base_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
143 Infos, 18 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:52 ; elapsed = 00:00:35 . Memory (MB): peak = 4297.820 ; gain = 327.789 ; free physical = 11829 ; free virtual = 25020
source /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/scripts/impl_1/_full_write_bitstream_post.tcl
INFO: [Common 17-206] Exiting Vivado at Fri Jun 24 11:01:38 2022...
[Fri Jun 24 11:01:39 2022] impl_1 finished
wait_on_runs: Time (s): cpu = 00:07:42 ; elapsed = 00:05:17 . Memory (MB): peak = 3089.008 ; gain = 0.000 ; free physical = 13915 ; free virtual = 27106
INFO: [OCL_UTIL] internal step: log_generated_reports for implementation '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/output/generated_reports.log'
INFO: [OCL_UTIL] internal step: copy implementation run (impl_1) output files
[11:01:39] Run vpl: Step impl: Completed
INFO: [Common 17-206] Exiting Vivado at Fri Jun 24 11:01:39 2022...
