

================================================================
== Vivado HLS Report for 'myproject_Block_preheader_i_i_033_proc45'
================================================================
* Date:           Tue Jul 18 15:59:08 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       31|       31| 0.155 us | 0.155 us |   31|   31|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      4|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    613|    -|
|Register         |        -|      -|    1026|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    1026|    617|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |io_acc_block_signal_op33  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|   4|           2|           2|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                  |  149|         33|    1|         33|
    |ap_done                    |    9|          2|    1|          2|
    |input_1_V_data_0_V_blk_n   |    9|          2|    1|          2|
    |input_1_V_data_10_V_blk_n  |    9|          2|    1|          2|
    |input_1_V_data_11_V_blk_n  |    9|          2|    1|          2|
    |input_1_V_data_12_V_blk_n  |    9|          2|    1|          2|
    |input_1_V_data_13_V_blk_n  |    9|          2|    1|          2|
    |input_1_V_data_14_V_blk_n  |    9|          2|    1|          2|
    |input_1_V_data_15_V_blk_n  |    9|          2|    1|          2|
    |input_1_V_data_16_V_blk_n  |    9|          2|    1|          2|
    |input_1_V_data_17_V_blk_n  |    9|          2|    1|          2|
    |input_1_V_data_18_V_blk_n  |    9|          2|    1|          2|
    |input_1_V_data_19_V_blk_n  |    9|          2|    1|          2|
    |input_1_V_data_1_V_blk_n   |    9|          2|    1|          2|
    |input_1_V_data_20_V_blk_n  |    9|          2|    1|          2|
    |input_1_V_data_21_V_blk_n  |    9|          2|    1|          2|
    |input_1_V_data_22_V_blk_n  |    9|          2|    1|          2|
    |input_1_V_data_23_V_blk_n  |    9|          2|    1|          2|
    |input_1_V_data_24_V_blk_n  |    9|          2|    1|          2|
    |input_1_V_data_25_V_blk_n  |    9|          2|    1|          2|
    |input_1_V_data_26_V_blk_n  |    9|          2|    1|          2|
    |input_1_V_data_27_V_blk_n  |    9|          2|    1|          2|
    |input_1_V_data_28_V_blk_n  |    9|          2|    1|          2|
    |input_1_V_data_29_V_blk_n  |    9|          2|    1|          2|
    |input_1_V_data_2_V_blk_n   |    9|          2|    1|          2|
    |input_1_V_data_30_V_blk_n  |    9|          2|    1|          2|
    |input_1_V_data_31_V_blk_n  |    9|          2|    1|          2|
    |input_1_V_data_3_V_blk_n   |    9|          2|    1|          2|
    |input_1_V_data_4_V_blk_n   |    9|          2|    1|          2|
    |input_1_V_data_5_V_blk_n   |    9|          2|    1|          2|
    |input_1_V_data_6_V_blk_n   |    9|          2|    1|          2|
    |input_1_V_data_7_V_blk_n   |    9|          2|    1|          2|
    |input_1_V_data_8_V_blk_n   |    9|          2|    1|          2|
    |input_1_V_data_9_V_blk_n   |    9|          2|    1|          2|
    |real_start                 |    9|          2|    1|          2|
    |tmpdata1_data_V_blk_n      |    9|          2|    1|          2|
    |tmpdata1_data_V_din        |  149|         33|   32|       1056|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      |  613|        136|   68|       1159|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |  32|   0|   32|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |start_once_reg             |   1|   0|    1|          0|
    |tmp_data_V_2_1019_reg_331  |  32|   0|   32|          0|
    |tmp_data_V_2_110_reg_286   |  32|   0|   32|          0|
    |tmp_data_V_2_1120_reg_336  |  32|   0|   32|          0|
    |tmp_data_V_2_1221_reg_341  |  32|   0|   32|          0|
    |tmp_data_V_2_1322_reg_346  |  32|   0|   32|          0|
    |tmp_data_V_2_1423_reg_351  |  32|   0|   32|          0|
    |tmp_data_V_2_1524_reg_356  |  32|   0|   32|          0|
    |tmp_data_V_2_1625_reg_361  |  32|   0|   32|          0|
    |tmp_data_V_2_1726_reg_366  |  32|   0|   32|          0|
    |tmp_data_V_2_1827_reg_371  |  32|   0|   32|          0|
    |tmp_data_V_2_1928_reg_376  |  32|   0|   32|          0|
    |tmp_data_V_2_2029_reg_381  |  32|   0|   32|          0|
    |tmp_data_V_2_211_reg_291   |  32|   0|   32|          0|
    |tmp_data_V_2_2130_reg_386  |  32|   0|   32|          0|
    |tmp_data_V_2_2231_reg_391  |  32|   0|   32|          0|
    |tmp_data_V_2_2332_reg_396  |  32|   0|   32|          0|
    |tmp_data_V_2_2433_reg_401  |  32|   0|   32|          0|
    |tmp_data_V_2_2534_reg_406  |  32|   0|   32|          0|
    |tmp_data_V_2_2635_reg_411  |  32|   0|   32|          0|
    |tmp_data_V_2_2736_reg_416  |  32|   0|   32|          0|
    |tmp_data_V_2_2837_reg_421  |  32|   0|   32|          0|
    |tmp_data_V_2_2938_reg_426  |  32|   0|   32|          0|
    |tmp_data_V_2_3039_reg_431  |  32|   0|   32|          0|
    |tmp_data_V_2_312_reg_296   |  32|   0|   32|          0|
    |tmp_data_V_2_3140_reg_436  |  32|   0|   32|          0|
    |tmp_data_V_2_413_reg_301   |  32|   0|   32|          0|
    |tmp_data_V_2_514_reg_306   |  32|   0|   32|          0|
    |tmp_data_V_2_615_reg_311   |  32|   0|   32|          0|
    |tmp_data_V_2_716_reg_316   |  32|   0|   32|          0|
    |tmp_data_V_2_817_reg_321   |  32|   0|   32|          0|
    |tmp_data_V_2_918_reg_326   |  32|   0|   32|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |1026|   0| 1026|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+-----------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs | myproject_Block_.preheader.i.i.033_proc45 | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs | myproject_Block_.preheader.i.i.033_proc45 | return value |
|ap_start                     |  in |    1| ap_ctrl_hs | myproject_Block_.preheader.i.i.033_proc45 | return value |
|start_full_n                 |  in |    1| ap_ctrl_hs | myproject_Block_.preheader.i.i.033_proc45 | return value |
|ap_done                      | out |    1| ap_ctrl_hs | myproject_Block_.preheader.i.i.033_proc45 | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs | myproject_Block_.preheader.i.i.033_proc45 | return value |
|ap_idle                      | out |    1| ap_ctrl_hs | myproject_Block_.preheader.i.i.033_proc45 | return value |
|ap_ready                     | out |    1| ap_ctrl_hs | myproject_Block_.preheader.i.i.033_proc45 | return value |
|start_out                    | out |    1| ap_ctrl_hs | myproject_Block_.preheader.i.i.033_proc45 | return value |
|start_write                  | out |    1| ap_ctrl_hs | myproject_Block_.preheader.i.i.033_proc45 | return value |
|input_1_V_data_0_V_dout      |  in |   32|   ap_fifo  |             input_1_V_data_0_V            |    pointer   |
|input_1_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |             input_1_V_data_0_V            |    pointer   |
|input_1_V_data_0_V_read      | out |    1|   ap_fifo  |             input_1_V_data_0_V            |    pointer   |
|input_1_V_data_1_V_dout      |  in |   32|   ap_fifo  |             input_1_V_data_1_V            |    pointer   |
|input_1_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |             input_1_V_data_1_V            |    pointer   |
|input_1_V_data_1_V_read      | out |    1|   ap_fifo  |             input_1_V_data_1_V            |    pointer   |
|input_1_V_data_2_V_dout      |  in |   32|   ap_fifo  |             input_1_V_data_2_V            |    pointer   |
|input_1_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |             input_1_V_data_2_V            |    pointer   |
|input_1_V_data_2_V_read      | out |    1|   ap_fifo  |             input_1_V_data_2_V            |    pointer   |
|input_1_V_data_3_V_dout      |  in |   32|   ap_fifo  |             input_1_V_data_3_V            |    pointer   |
|input_1_V_data_3_V_empty_n   |  in |    1|   ap_fifo  |             input_1_V_data_3_V            |    pointer   |
|input_1_V_data_3_V_read      | out |    1|   ap_fifo  |             input_1_V_data_3_V            |    pointer   |
|input_1_V_data_4_V_dout      |  in |   32|   ap_fifo  |             input_1_V_data_4_V            |    pointer   |
|input_1_V_data_4_V_empty_n   |  in |    1|   ap_fifo  |             input_1_V_data_4_V            |    pointer   |
|input_1_V_data_4_V_read      | out |    1|   ap_fifo  |             input_1_V_data_4_V            |    pointer   |
|input_1_V_data_5_V_dout      |  in |   32|   ap_fifo  |             input_1_V_data_5_V            |    pointer   |
|input_1_V_data_5_V_empty_n   |  in |    1|   ap_fifo  |             input_1_V_data_5_V            |    pointer   |
|input_1_V_data_5_V_read      | out |    1|   ap_fifo  |             input_1_V_data_5_V            |    pointer   |
|input_1_V_data_6_V_dout      |  in |   32|   ap_fifo  |             input_1_V_data_6_V            |    pointer   |
|input_1_V_data_6_V_empty_n   |  in |    1|   ap_fifo  |             input_1_V_data_6_V            |    pointer   |
|input_1_V_data_6_V_read      | out |    1|   ap_fifo  |             input_1_V_data_6_V            |    pointer   |
|input_1_V_data_7_V_dout      |  in |   32|   ap_fifo  |             input_1_V_data_7_V            |    pointer   |
|input_1_V_data_7_V_empty_n   |  in |    1|   ap_fifo  |             input_1_V_data_7_V            |    pointer   |
|input_1_V_data_7_V_read      | out |    1|   ap_fifo  |             input_1_V_data_7_V            |    pointer   |
|input_1_V_data_8_V_dout      |  in |   32|   ap_fifo  |             input_1_V_data_8_V            |    pointer   |
|input_1_V_data_8_V_empty_n   |  in |    1|   ap_fifo  |             input_1_V_data_8_V            |    pointer   |
|input_1_V_data_8_V_read      | out |    1|   ap_fifo  |             input_1_V_data_8_V            |    pointer   |
|input_1_V_data_9_V_dout      |  in |   32|   ap_fifo  |             input_1_V_data_9_V            |    pointer   |
|input_1_V_data_9_V_empty_n   |  in |    1|   ap_fifo  |             input_1_V_data_9_V            |    pointer   |
|input_1_V_data_9_V_read      | out |    1|   ap_fifo  |             input_1_V_data_9_V            |    pointer   |
|input_1_V_data_10_V_dout     |  in |   32|   ap_fifo  |            input_1_V_data_10_V            |    pointer   |
|input_1_V_data_10_V_empty_n  |  in |    1|   ap_fifo  |            input_1_V_data_10_V            |    pointer   |
|input_1_V_data_10_V_read     | out |    1|   ap_fifo  |            input_1_V_data_10_V            |    pointer   |
|input_1_V_data_11_V_dout     |  in |   32|   ap_fifo  |            input_1_V_data_11_V            |    pointer   |
|input_1_V_data_11_V_empty_n  |  in |    1|   ap_fifo  |            input_1_V_data_11_V            |    pointer   |
|input_1_V_data_11_V_read     | out |    1|   ap_fifo  |            input_1_V_data_11_V            |    pointer   |
|input_1_V_data_12_V_dout     |  in |   32|   ap_fifo  |            input_1_V_data_12_V            |    pointer   |
|input_1_V_data_12_V_empty_n  |  in |    1|   ap_fifo  |            input_1_V_data_12_V            |    pointer   |
|input_1_V_data_12_V_read     | out |    1|   ap_fifo  |            input_1_V_data_12_V            |    pointer   |
|input_1_V_data_13_V_dout     |  in |   32|   ap_fifo  |            input_1_V_data_13_V            |    pointer   |
|input_1_V_data_13_V_empty_n  |  in |    1|   ap_fifo  |            input_1_V_data_13_V            |    pointer   |
|input_1_V_data_13_V_read     | out |    1|   ap_fifo  |            input_1_V_data_13_V            |    pointer   |
|input_1_V_data_14_V_dout     |  in |   32|   ap_fifo  |            input_1_V_data_14_V            |    pointer   |
|input_1_V_data_14_V_empty_n  |  in |    1|   ap_fifo  |            input_1_V_data_14_V            |    pointer   |
|input_1_V_data_14_V_read     | out |    1|   ap_fifo  |            input_1_V_data_14_V            |    pointer   |
|input_1_V_data_15_V_dout     |  in |   32|   ap_fifo  |            input_1_V_data_15_V            |    pointer   |
|input_1_V_data_15_V_empty_n  |  in |    1|   ap_fifo  |            input_1_V_data_15_V            |    pointer   |
|input_1_V_data_15_V_read     | out |    1|   ap_fifo  |            input_1_V_data_15_V            |    pointer   |
|input_1_V_data_16_V_dout     |  in |   32|   ap_fifo  |            input_1_V_data_16_V            |    pointer   |
|input_1_V_data_16_V_empty_n  |  in |    1|   ap_fifo  |            input_1_V_data_16_V            |    pointer   |
|input_1_V_data_16_V_read     | out |    1|   ap_fifo  |            input_1_V_data_16_V            |    pointer   |
|input_1_V_data_17_V_dout     |  in |   32|   ap_fifo  |            input_1_V_data_17_V            |    pointer   |
|input_1_V_data_17_V_empty_n  |  in |    1|   ap_fifo  |            input_1_V_data_17_V            |    pointer   |
|input_1_V_data_17_V_read     | out |    1|   ap_fifo  |            input_1_V_data_17_V            |    pointer   |
|input_1_V_data_18_V_dout     |  in |   32|   ap_fifo  |            input_1_V_data_18_V            |    pointer   |
|input_1_V_data_18_V_empty_n  |  in |    1|   ap_fifo  |            input_1_V_data_18_V            |    pointer   |
|input_1_V_data_18_V_read     | out |    1|   ap_fifo  |            input_1_V_data_18_V            |    pointer   |
|input_1_V_data_19_V_dout     |  in |   32|   ap_fifo  |            input_1_V_data_19_V            |    pointer   |
|input_1_V_data_19_V_empty_n  |  in |    1|   ap_fifo  |            input_1_V_data_19_V            |    pointer   |
|input_1_V_data_19_V_read     | out |    1|   ap_fifo  |            input_1_V_data_19_V            |    pointer   |
|input_1_V_data_20_V_dout     |  in |   32|   ap_fifo  |            input_1_V_data_20_V            |    pointer   |
|input_1_V_data_20_V_empty_n  |  in |    1|   ap_fifo  |            input_1_V_data_20_V            |    pointer   |
|input_1_V_data_20_V_read     | out |    1|   ap_fifo  |            input_1_V_data_20_V            |    pointer   |
|input_1_V_data_21_V_dout     |  in |   32|   ap_fifo  |            input_1_V_data_21_V            |    pointer   |
|input_1_V_data_21_V_empty_n  |  in |    1|   ap_fifo  |            input_1_V_data_21_V            |    pointer   |
|input_1_V_data_21_V_read     | out |    1|   ap_fifo  |            input_1_V_data_21_V            |    pointer   |
|input_1_V_data_22_V_dout     |  in |   32|   ap_fifo  |            input_1_V_data_22_V            |    pointer   |
|input_1_V_data_22_V_empty_n  |  in |    1|   ap_fifo  |            input_1_V_data_22_V            |    pointer   |
|input_1_V_data_22_V_read     | out |    1|   ap_fifo  |            input_1_V_data_22_V            |    pointer   |
|input_1_V_data_23_V_dout     |  in |   32|   ap_fifo  |            input_1_V_data_23_V            |    pointer   |
|input_1_V_data_23_V_empty_n  |  in |    1|   ap_fifo  |            input_1_V_data_23_V            |    pointer   |
|input_1_V_data_23_V_read     | out |    1|   ap_fifo  |            input_1_V_data_23_V            |    pointer   |
|input_1_V_data_24_V_dout     |  in |   32|   ap_fifo  |            input_1_V_data_24_V            |    pointer   |
|input_1_V_data_24_V_empty_n  |  in |    1|   ap_fifo  |            input_1_V_data_24_V            |    pointer   |
|input_1_V_data_24_V_read     | out |    1|   ap_fifo  |            input_1_V_data_24_V            |    pointer   |
|input_1_V_data_25_V_dout     |  in |   32|   ap_fifo  |            input_1_V_data_25_V            |    pointer   |
|input_1_V_data_25_V_empty_n  |  in |    1|   ap_fifo  |            input_1_V_data_25_V            |    pointer   |
|input_1_V_data_25_V_read     | out |    1|   ap_fifo  |            input_1_V_data_25_V            |    pointer   |
|input_1_V_data_26_V_dout     |  in |   32|   ap_fifo  |            input_1_V_data_26_V            |    pointer   |
|input_1_V_data_26_V_empty_n  |  in |    1|   ap_fifo  |            input_1_V_data_26_V            |    pointer   |
|input_1_V_data_26_V_read     | out |    1|   ap_fifo  |            input_1_V_data_26_V            |    pointer   |
|input_1_V_data_27_V_dout     |  in |   32|   ap_fifo  |            input_1_V_data_27_V            |    pointer   |
|input_1_V_data_27_V_empty_n  |  in |    1|   ap_fifo  |            input_1_V_data_27_V            |    pointer   |
|input_1_V_data_27_V_read     | out |    1|   ap_fifo  |            input_1_V_data_27_V            |    pointer   |
|input_1_V_data_28_V_dout     |  in |   32|   ap_fifo  |            input_1_V_data_28_V            |    pointer   |
|input_1_V_data_28_V_empty_n  |  in |    1|   ap_fifo  |            input_1_V_data_28_V            |    pointer   |
|input_1_V_data_28_V_read     | out |    1|   ap_fifo  |            input_1_V_data_28_V            |    pointer   |
|input_1_V_data_29_V_dout     |  in |   32|   ap_fifo  |            input_1_V_data_29_V            |    pointer   |
|input_1_V_data_29_V_empty_n  |  in |    1|   ap_fifo  |            input_1_V_data_29_V            |    pointer   |
|input_1_V_data_29_V_read     | out |    1|   ap_fifo  |            input_1_V_data_29_V            |    pointer   |
|input_1_V_data_30_V_dout     |  in |   32|   ap_fifo  |            input_1_V_data_30_V            |    pointer   |
|input_1_V_data_30_V_empty_n  |  in |    1|   ap_fifo  |            input_1_V_data_30_V            |    pointer   |
|input_1_V_data_30_V_read     | out |    1|   ap_fifo  |            input_1_V_data_30_V            |    pointer   |
|input_1_V_data_31_V_dout     |  in |   32|   ap_fifo  |            input_1_V_data_31_V            |    pointer   |
|input_1_V_data_31_V_empty_n  |  in |    1|   ap_fifo  |            input_1_V_data_31_V            |    pointer   |
|input_1_V_data_31_V_read     | out |    1|   ap_fifo  |            input_1_V_data_31_V            |    pointer   |
|tmpdata1_data_V_din          | out |   32|   ap_fifo  |              tmpdata1_data_V              |    pointer   |
|tmpdata1_data_V_full_n       |  in |    1|   ap_fifo  |              tmpdata1_data_V              |    pointer   |
|tmpdata1_data_V_write        | out |    1|   ap_fifo  |              tmpdata1_data_V              |    pointer   |
+-----------------------------+-----+-----+------------+-------------------------------------------+--------------+

