{
  "design": {
    "design_info": {
      "boundary_crc": "0x8F54419E7ACCC7FE",
      "device": "xc7a100tfgg676-2",
      "gen_directory": "../../../../riscv-ml.gen/sources_1/bd/riscv",
      "name": "riscv",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1"
    },
    "design_tree": {
      "BSCAN": "",
      "DDR": {
        "axi_smc_1": "",
        "mem_reset_control_0": "",
        "mig_7series_0": ""
      },
      "IO": {
        "SD": "",
        "UART": "",
        "axi_quad_spi_0": "",
        "io_axi_m": "",
        "io_axi_s": "",
        "xlconcat_0": ""
      },
      "RocketChip": "",
      "clk_wiz_0": "",
      "util_vector_logic_0": "",
      "bscan_jtag_0": ""
    },
    "interface_ports": {
      "ddr3_sdram": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
      },
      "qspi_flash": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:spi:1.0",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      }
    },
    "ports": {
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "sdio_cd": {
        "direction": "I"
      },
      "sdio_clk": {
        "direction": "O"
      },
      "sdio_cmd": {
        "direction": "IO"
      },
      "sdio_dat": {
        "direction": "IO",
        "left": "3",
        "right": "0"
      },
      "sdio_reset": {
        "type": "rst",
        "direction": "O"
      },
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "50000000"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "usb_uart_rxd": {
        "direction": "I"
      },
      "usb_uart_txd": {
        "direction": "O"
      },
      "jtag_tdt": {
        "direction": "O"
      }
    },
    "components": {
      "BSCAN": {
        "vlnv": "xilinx.com:ip:debug_bridge:3.0",
        "xci_name": "riscv_BSCAN_0",
        "xci_path": "ip/riscv_BSCAN_0/riscv_BSCAN_0.xci",
        "inst_hier_path": "BSCAN",
        "parameters": {
          "C_DEBUG_MODE": {
            "value": "7"
          },
          "C_NUM_BS_MASTER": {
            "value": "1"
          },
          "C_USER_SCAN_CHAIN": {
            "value": "1"
          }
        },
        "interface_ports": {
          "m0_bscan": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:bscan:1.0",
            "vlnv": "xilinx.com:interface:bscan_rtl:1.0"
          }
        }
      },
      "DDR": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "ddr3_sdram": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
          }
        },
        "ports": {
          "axi_clock": {
            "type": "clk",
            "direction": "I"
          },
          "axi_reset": {
            "type": "rst",
            "direction": "I"
          },
          "clk_ref_200": {
            "type": "clk",
            "direction": "I"
          },
          "clock_200Mhz": {
            "type": "clk",
            "direction": "I"
          },
          "clock_ok": {
            "type": "clk",
            "direction": "I"
          },
          "mem_ok": {
            "direction": "O"
          },
          "sys_clk_166": {
            "type": "clk",
            "direction": "I"
          },
          "sys_reset": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axi_smc_1": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "riscv_axi_smc_1_0",
            "xci_path": "ip/riscv_axi_smc_1_0/riscv_axi_smc_1_0.xci",
            "inst_hier_path": "DDR/axi_smc_1",
            "parameters": {
              "NUM_CLKS": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  }
                },
                "bridges": [
                  "M00_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "128"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "mem_reset_control_0": {
            "vlnv": "xilinx.com:module_ref:mem_reset_control:1.0",
            "xci_name": "riscv_mem_reset_control_0_0",
            "xci_path": "ip/riscv_mem_reset_control_0_0/riscv_mem_reset_control_0_0.xci",
            "inst_hier_path": "DDR/mem_reset_control_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "mem_reset_control",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clock": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "200000000",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "clock_ok": {
                "type": "clk",
                "direction": "I"
              },
              "mmcm_locked": {
                "direction": "I"
              },
              "calib_complete": {
                "direction": "I"
              },
              "ui_clk_sync_rst": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "constant"
                  }
                }
              },
              "sys_reset": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "constant"
                  }
                }
              },
              "mem_reset": {
                "type": "rst",
                "direction": "O",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "constant"
                  }
                }
              },
              "aresetn": {
                "type": "rst",
                "direction": "O",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "ui_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ui_clk_sync_rst:aresetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "83333333",
                    "value_src": "default_prop"
                  },
                  "PHASE": {
                    "value": "0",
                    "value_src": "default_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "riscv_mig_7series_0_0_ui_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "mem_ok": {
                "direction": "O"
              }
            }
          },
          "mig_7series_0": {
            "vlnv": "xilinx.com:ip:mig_7series:4.2",
            "xci_name": "riscv_mig_7series_0_0",
            "xci_path": "ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0.xci",
            "inst_hier_path": "DDR/mig_7series_0",
            "parameters": {
              "BOARD_MIG_PARAM": {
                "value": "ddr3_sdram"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "ddr3_sdram",
              "mig_7series_0/DDR3"
            ]
          },
          "MEM_AXI4": {
            "interface_ports": [
              "S00_AXI",
              "axi_smc_1/S00_AXI"
            ]
          },
          "axi_smc_1_M00_AXI": {
            "interface_ports": [
              "axi_smc_1/M00_AXI",
              "mig_7series_0/S_AXI"
            ]
          }
        },
        "nets": {
          "AXI_clock": {
            "ports": [
              "axi_clock",
              "axi_smc_1/aclk"
            ]
          },
          "AXI_reset": {
            "ports": [
              "axi_reset",
              "axi_smc_1/aresetn"
            ]
          },
          "clk_ref_i_1": {
            "ports": [
              "clk_ref_200",
              "mig_7series_0/clk_ref_i"
            ]
          },
          "clock_0_1": {
            "ports": [
              "clock_200Mhz",
              "mem_reset_control_0/clock"
            ]
          },
          "clock_ok_0_1": {
            "ports": [
              "clock_ok",
              "mem_reset_control_0/clock_ok"
            ]
          },
          "mem_reset_control_0_aresetn": {
            "ports": [
              "mem_reset_control_0/aresetn",
              "mig_7series_0/aresetn"
            ]
          },
          "mem_reset_control_0_mem_ok": {
            "ports": [
              "mem_reset_control_0/mem_ok",
              "mem_ok"
            ]
          },
          "mem_reset_control_0_mem_reset": {
            "ports": [
              "mem_reset_control_0/mem_reset",
              "mig_7series_0/sys_rst"
            ]
          },
          "mig_7series_0_init_calib_complete": {
            "ports": [
              "mig_7series_0/init_calib_complete",
              "mem_reset_control_0/calib_complete"
            ]
          },
          "mig_7series_0_mmcm_locked": {
            "ports": [
              "mig_7series_0/mmcm_locked",
              "mem_reset_control_0/mmcm_locked"
            ]
          },
          "mig_7series_0_ui_clk": {
            "ports": [
              "mig_7series_0/ui_clk",
              "axi_smc_1/aclk1",
              "mem_reset_control_0/ui_clk"
            ]
          },
          "mig_7series_0_ui_clk_sync_rst": {
            "ports": [
              "mig_7series_0/ui_clk_sync_rst",
              "mem_reset_control_0/ui_clk_sync_rst"
            ]
          },
          "sys_clk_i_1": {
            "ports": [
              "sys_clk_166",
              "mig_7series_0/sys_clk_i"
            ]
          },
          "sys_reset_0_1": {
            "ports": [
              "sys_reset",
              "mem_reset_control_0/sys_reset"
            ]
          }
        }
      },
      "IO": {
        "interface_ports": {
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "qspi_flash": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:spi:1.0",
            "vlnv": "xilinx.com:interface:spi_rtl:1.0"
          },
          "uart": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
            "vlnv": "xilinx.com:interface:uart_rtl:1.0"
          }
        },
        "ports": {
          "axi_clock": {
            "type": "clk",
            "direction": "I"
          },
          "axi_reset": {
            "type": "rst",
            "direction": "I"
          },
          "clock_100MHz": {
            "type": "clk",
            "direction": "I"
          },
          "interrupts": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "sdio_cd": {
            "direction": "I"
          },
          "sdio_clk": {
            "direction": "O"
          },
          "sdio_cmd": {
            "direction": "IO"
          },
          "sdio_dat": {
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "sdio_reset": {
            "direction": "O"
          }
        },
        "components": {
          "SD": {
            "vlnv": "xilinx.com:module_ref:sdc_controller:1.0",
            "xci_name": "riscv_SD_0",
            "xci_path": "ip/riscv_SD_0/riscv_SD_0.xci",
            "inst_hier_path": "IO/SD",
            "parameters": {
              "sdio_card_detect_level": {
                "value": "0"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "sdc_controller",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "S_AXI_LITE": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "16",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "user_prop"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "user_prop"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "s_axi_awaddr",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "s_axi_awvalid",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "s_axi_awready",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "s_axi_wdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "s_axi_wvalid",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "s_axi_wready",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "s_axi_bresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "s_axi_bvalid",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "s_axi_bready",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "s_axi_araddr",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "s_axi_arvalid",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "s_axi_arready",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "s_axi_rdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "s_axi_rresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "s_axi_rvalid",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "s_axi_rready",
                    "direction": "I"
                  }
                }
              },
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4",
                    "value_src": "constant"
                  },
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "256",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "master_id": {
                    "value": "1"
                  }
                },
                "address_space_ref": "M_AXI",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "m_axi_awaddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "m_axi_awlen",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "m_axi_awvalid",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "m_axi_awready",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "m_axi_wdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "m_axi_wlast",
                    "direction": "O"
                  },
                  "WVALID": {
                    "physical_name": "m_axi_wvalid",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "m_axi_wready",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "m_axi_bresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "m_axi_bvalid",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "m_axi_bready",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "m_axi_araddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "m_axi_arlen",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "m_axi_arvalid",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "m_axi_arready",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "m_axi_rdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "m_axi_rresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "m_axi_rlast",
                    "direction": "I"
                  },
                  "RVALID": {
                    "physical_name": "m_axi_rvalid",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "m_axi_rready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "async_resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clock": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI:S_AXI_LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "sdio_cmd": {
                "direction": "IO"
              },
              "sdio_dat": {
                "direction": "IO",
                "left": "3",
                "right": "0"
              },
              "sdio_clk": {
                "type": "clk",
                "direction": "O",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "sdio_reset",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "50000000",
                    "value_src": "constant"
                  }
                }
              },
              "sdio_reset": {
                "type": "rst",
                "direction": "O",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "constant"
                  }
                }
              },
              "sdio_cd": {
                "direction": "I"
              },
              "interrupt": {
                "type": "intr",
                "direction": "O",
                "parameters": {
                  "SENSITIVITY": {
                    "value": "LEVEL_HIGH",
                    "value_src": "constant"
                  },
                  "PortWidth": {
                    "value": "1",
                    "value_src": "default_prop"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "M_AXI": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "UART": {
            "vlnv": "xilinx.com:module_ref:uart:1.0",
            "xci_name": "riscv_UART_0",
            "xci_path": "ip/riscv_UART_0/riscv_UART_0.xci",
            "inst_hier_path": "IO/UART",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "uart",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "S_AXI_LITE": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "16",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "user_prop"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "user_prop"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "s_axi_awaddr",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "s_axi_awvalid",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "s_axi_awready",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "s_axi_wdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "s_axi_wvalid",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "s_axi_wready",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "s_axi_bresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "s_axi_bvalid",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "s_axi_bready",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "s_axi_araddr",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "s_axi_arvalid",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "s_axi_arready",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "s_axi_rdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "s_axi_rresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "s_axi_rvalid",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "s_axi_rready",
                    "direction": "I"
                  }
                }
              },
              "RS232": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
                "vlnv": "xilinx.com:interface:uart_rtl:1.0",
                "port_maps": {
                  "RxD": {
                    "physical_name": "RxD",
                    "direction": "I"
                  },
                  "TxD": {
                    "physical_name": "TxD",
                    "direction": "O"
                  },
                  "RTSn": {
                    "physical_name": "RTSn",
                    "direction": "O"
                  },
                  "CTSn": {
                    "physical_name": "CTSn",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "async_resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clock": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI_LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "constant"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/clk_wiz_0_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "interrupt": {
                "type": "intr",
                "direction": "O",
                "parameters": {
                  "SENSITIVITY": {
                    "value": "LEVEL_HIGH",
                    "value_src": "constant"
                  },
                  "PortWidth": {
                    "value": "1",
                    "value_src": "default_prop"
                  }
                }
              }
            }
          },
          "axi_quad_spi_0": {
            "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
            "xci_name": "riscv_axi_quad_spi_0_0",
            "xci_path": "ip/riscv_axi_quad_spi_0_0/riscv_axi_quad_spi_0_0.xci",
            "inst_hier_path": "IO/axi_quad_spi_0",
            "parameters": {
              "QSPI_BOARD_INTERFACE": {
                "value": "qspi_flash"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          },
          "io_axi_m": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "riscv_io_axi_m_0",
            "xci_path": "ip/riscv_io_axi_m_0/riscv_io_axi_m_0.xci",
            "inst_hier_path": "IO/io_axi_m",
            "parameters": {
              "NUM_CLKS": {
                "value": "2"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  }
                },
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "128"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "io_axi_s": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "riscv_io_axi_s_0",
            "xci_path": "ip/riscv_io_axi_s_0/riscv_io_axi_s_0.xci",
            "inst_hier_path": "IO/io_axi_s",
            "parameters": {
              "NUM_CLKS": {
                "value": "2"
              },
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  }
                },
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "riscv_xlconcat_0_0",
            "xci_path": "ip/riscv_xlconcat_0_0/riscv_xlconcat_0_0.xci",
            "inst_hier_path": "IO/xlconcat_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "8"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "qspi_flash",
              "axi_quad_spi_0/SPI_0"
            ]
          },
          "UART_RS232": {
            "interface_ports": [
              "uart",
              "UART/RS232"
            ]
          },
          "io_axi_m": {
            "interface_ports": [
              "M00_AXI",
              "io_axi_m/M00_AXI"
            ]
          },
          "io_axi_s": {
            "interface_ports": [
              "S00_AXI",
              "io_axi_s/S00_AXI"
            ]
          },
          "io_axi_s_M00_AXI": {
            "interface_ports": [
              "UART/S_AXI_LITE",
              "io_axi_s/M00_AXI"
            ]
          },
          "io_axi_s_M01_AXI": {
            "interface_ports": [
              "SD/S_AXI_LITE",
              "io_axi_s/M01_AXI"
            ]
          },
          "io_axi_s_M02_AXI": {
            "interface_ports": [
              "axi_quad_spi_0/AXI_LITE",
              "io_axi_s/M02_AXI"
            ]
          },
          "sd_axi_m": {
            "interface_ports": [
              "SD/M_AXI",
              "io_axi_m/S00_AXI"
            ]
          }
        },
        "nets": {
          "AXI_clock": {
            "ports": [
              "axi_clock",
              "axi_quad_spi_0/ext_spi_clk",
              "axi_quad_spi_0/s_axi_aclk",
              "io_axi_m/aclk",
              "io_axi_s/aclk"
            ]
          },
          "AXI_reset": {
            "ports": [
              "axi_reset",
              "SD/async_resetn",
              "UART/async_resetn",
              "axi_quad_spi_0/s_axi_aresetn",
              "io_axi_m/aresetn",
              "io_axi_s/aresetn"
            ]
          },
          "SD_interrupt": {
            "ports": [
              "SD/interrupt",
              "xlconcat_0/In1"
            ]
          },
          "SD_sdio_cd": {
            "ports": [
              "sdio_cd",
              "SD/sdio_cd"
            ]
          },
          "SD_sdio_clk": {
            "ports": [
              "SD/sdio_clk",
              "sdio_clk"
            ]
          },
          "SD_sdio_cmd": {
            "ports": [
              "sdio_cmd",
              "SD/sdio_cmd"
            ]
          },
          "SD_sdio_dat": {
            "ports": [
              "sdio_dat",
              "SD/sdio_dat"
            ]
          },
          "SD_sdio_reset": {
            "ports": [
              "SD/sdio_reset",
              "sdio_reset"
            ]
          },
          "UART_interrupt": {
            "ports": [
              "UART/interrupt",
              "xlconcat_0/In0"
            ]
          },
          "axi_quad_spi_0_ip2intc_irpt": {
            "ports": [
              "axi_quad_spi_0/ip2intc_irpt",
              "xlconcat_0/In2"
            ]
          },
          "clock_100MHz": {
            "ports": [
              "clock_100MHz",
              "SD/clock",
              "UART/clock",
              "io_axi_m/aclk1",
              "io_axi_s/aclk1"
            ]
          },
          "interrupts": {
            "ports": [
              "xlconcat_0/dout",
              "interrupts"
            ]
          }
        }
      },
      "RocketChip": {
        "vlnv": "xilinx.com:module_ref:Rocket64b1j:1.0",
        "xci_name": "riscv_RocketChip_0",
        "xci_path": "ip/riscv_RocketChip_0/riscv_RocketChip_0.xci",
        "inst_hier_path": "RocketChip",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Rocket64b1j",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "MEM_AXI4": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "DATA_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "70000000",
                "value_src": "ip_prop"
              },
              "ID_WIDTH": {
                "value": "4",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "auto"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "master_id": {
                "value": "2"
              }
            },
            "address_space_ref": "MEM_AXI4",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "port_maps": {
              "AWID": {
                "physical_name": "mem_axi4_awid",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "mem_axi4_awaddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "mem_axi4_awlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "mem_axi4_awsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "mem_axi4_awburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "mem_axi4_awlock",
                "direction": "O"
              },
              "AWCACHE": {
                "physical_name": "mem_axi4_awcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "mem_axi4_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "mem_axi4_awqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "mem_axi4_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "mem_axi4_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "mem_axi4_wdata",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "mem_axi4_wstrb",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "mem_axi4_wlast",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "mem_axi4_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "mem_axi4_wready",
                "direction": "I"
              },
              "BID": {
                "physical_name": "mem_axi4_bid",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "mem_axi4_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "mem_axi4_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "mem_axi4_bready",
                "direction": "O"
              },
              "ARID": {
                "physical_name": "mem_axi4_arid",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "mem_axi4_araddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "mem_axi4_arlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "mem_axi4_arsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "mem_axi4_arburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "mem_axi4_arlock",
                "direction": "O"
              },
              "ARCACHE": {
                "physical_name": "mem_axi4_arcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "mem_axi4_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "mem_axi4_arqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "mem_axi4_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "mem_axi4_arready",
                "direction": "I"
              },
              "RID": {
                "physical_name": "mem_axi4_rid",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "mem_axi4_rdata",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "mem_axi4_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "mem_axi4_rlast",
                "direction": "I"
              },
              "RVALID": {
                "physical_name": "mem_axi4_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "mem_axi4_rready",
                "direction": "O"
              }
            }
          },
          "IO_AXI4": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "31",
                "value_src": "constant"
              },
              "DATA_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "70000000",
                "value_src": "ip_prop"
              },
              "ID_WIDTH": {
                "value": "4",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "auto"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "master_id": {
                "value": "3"
              }
            },
            "address_space_ref": "IO_AXI4",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x7FFFFFFF",
              "width": "31"
            },
            "port_maps": {
              "AWID": {
                "physical_name": "io_axi4_awid",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "io_axi4_awaddr",
                "direction": "O",
                "left": "30",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "io_axi4_awlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "io_axi4_awsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "io_axi4_awburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "io_axi4_awlock",
                "direction": "O"
              },
              "AWCACHE": {
                "physical_name": "io_axi4_awcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "io_axi4_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "io_axi4_awqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "io_axi4_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "io_axi4_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "io_axi4_wdata",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "io_axi4_wstrb",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "io_axi4_wlast",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "io_axi4_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "io_axi4_wready",
                "direction": "I"
              },
              "BID": {
                "physical_name": "io_axi4_bid",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "io_axi4_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "io_axi4_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "io_axi4_bready",
                "direction": "O"
              },
              "ARID": {
                "physical_name": "io_axi4_arid",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "io_axi4_araddr",
                "direction": "O",
                "left": "30",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "io_axi4_arlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "io_axi4_arsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "io_axi4_arburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "io_axi4_arlock",
                "direction": "O"
              },
              "ARCACHE": {
                "physical_name": "io_axi4_arcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "io_axi4_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "io_axi4_arqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "io_axi4_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "io_axi4_arready",
                "direction": "I"
              },
              "RID": {
                "physical_name": "io_axi4_rid",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "io_axi4_rdata",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "io_axi4_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "io_axi4_rlast",
                "direction": "I"
              },
              "RVALID": {
                "physical_name": "io_axi4_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "io_axi4_rready",
                "direction": "O"
              }
            }
          },
          "DMA_AXI4": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "DATA_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "70000000",
                "value_src": "ip_prop"
              },
              "ID_WIDTH": {
                "value": "8",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "auto"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              }
            },
            "port_maps": {
              "AWID": {
                "physical_name": "dma_axi4_awid",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "dma_axi4_awaddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "dma_axi4_awlen",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "dma_axi4_awsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "dma_axi4_awburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "dma_axi4_awlock",
                "direction": "I"
              },
              "AWCACHE": {
                "physical_name": "dma_axi4_awcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "dma_axi4_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "dma_axi4_awqos",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "dma_axi4_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "dma_axi4_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "dma_axi4_wdata",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "dma_axi4_wstrb",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "dma_axi4_wlast",
                "direction": "I"
              },
              "WVALID": {
                "physical_name": "dma_axi4_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "dma_axi4_wready",
                "direction": "O"
              },
              "BID": {
                "physical_name": "dma_axi4_bid",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "dma_axi4_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "dma_axi4_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "dma_axi4_bready",
                "direction": "I"
              },
              "ARID": {
                "physical_name": "dma_axi4_arid",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "dma_axi4_araddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "dma_axi4_arlen",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "dma_axi4_arsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "dma_axi4_arburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "dma_axi4_arlock",
                "direction": "I"
              },
              "ARCACHE": {
                "physical_name": "dma_axi4_arcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "dma_axi4_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "dma_axi4_arqos",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "dma_axi4_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "dma_axi4_arready",
                "direction": "O"
              },
              "RID": {
                "physical_name": "dma_axi4_rid",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "dma_axi4_rdata",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "dma_axi4_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "dma_axi4_rlast",
                "direction": "O"
              },
              "RVALID": {
                "physical_name": "dma_axi4_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "dma_axi4_rready",
                "direction": "I"
              }
            }
          },
          "JTAG": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:jtag:1.0",
            "vlnv": "xilinx.com:interface:jtag_rtl:1.0",
            "port_maps": {
              "TCK": {
                "physical_name": "jtag_tck",
                "direction": "I"
              },
              "TMS": {
                "physical_name": "jtag_tms",
                "direction": "I"
              },
              "TD_I": {
                "physical_name": "jtag_tdi",
                "direction": "I"
              },
              "TD_O": {
                "physical_name": "jtag_tdo",
                "direction": "O"
              },
              "TD_T": {
                "physical_name": "jtag_tdt",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "MEM_AXI4:DMA_AXI4:IO_AXI4",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "70000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "clock_ok": {
            "type": "clk",
            "direction": "I"
          },
          "mem_ok": {
            "direction": "I"
          },
          "io_ok": {
            "direction": "I"
          },
          "sys_reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "constant"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "O",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "interrupts": {
            "direction": "I",
            "left": "7",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "8",
                "value_src": "ip_prop"
              },
              "SENSITIVITY": {
                "value": "NULL:NULL:NULL:NULL:NULL:EDGE_RISING:LEVEL_HIGH:LEVEL_HIGH",
                "value_src": "ip_prop"
              },
              "PortType": {
                "value": "intr",
                "value_src": "ip_prop"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "MEM_AXI4": {
              "range": "4G",
              "width": "32"
            },
            "IO_AXI4": {
              "range": "2G",
              "width": "31"
            }
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "riscv_clk_wiz_0_0",
        "xci_path": "ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "128.565"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "138.123"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "70.0"
          },
          "CLKOUT1_USED": {
            "value": "true"
          },
          "CLKOUT2_JITTER": {
            "value": "109.400"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "138.123"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "200"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "121.630"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "138.123"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "100"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_JITTER": {
            "value": "111.634"
          },
          "CLKOUT4_PHASE_ERROR": {
            "value": "138.123"
          },
          "CLKOUT4_REQUESTED_OUT_FREQ": {
            "value": "166.66667"
          },
          "CLKOUT4_USED": {
            "value": "true"
          },
          "CLKOUT5_JITTER": {
            "value": "139.128"
          },
          "CLKOUT5_PHASE_ERROR": {
            "value": "154.678"
          },
          "CLKOUT5_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT5_REQUESTED_PHASE": {
            "value": "0.000"
          },
          "CLKOUT5_USED": {
            "value": "false"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "28.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "20.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "7"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "14"
          },
          "MMCM_CLKOUT3_DIVIDE": {
            "value": "8"
          },
          "MMCM_CLKOUT4_DIVIDE": {
            "value": "1"
          },
          "MMCM_CLKOUT4_PHASE": {
            "value": "0.000"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "4"
          },
          "PRIM_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_PHASE_ALIGNMENT": {
            "value": "true"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "riscv_util_vector_logic_0_0",
        "xci_path": "ip/riscv_util_vector_logic_0_0/riscv_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "bscan_jtag_0": {
        "vlnv": "xilinx.com:ip:bscan_jtag:1.0",
        "xci_name": "riscv_bscan_jtag_0_0",
        "xci_path": "ip/riscv_bscan_jtag_0_0/riscv_bscan_jtag_0_0.xci",
        "inst_hier_path": "bscan_jtag_0"
      }
    },
    "interface_nets": {
      "BSCAN_m0_bscan": {
        "interface_ports": [
          "BSCAN/m0_bscan",
          "bscan_jtag_0/S_BSCAN"
        ]
      },
      "DDR_ddr3_sdram": {
        "interface_ports": [
          "ddr3_sdram",
          "DDR/ddr3_sdram"
        ]
      },
      "IO_qspi_flash": {
        "interface_ports": [
          "qspi_flash",
          "IO/qspi_flash"
        ]
      },
      "MEM_AXI4": {
        "interface_ports": [
          "DDR/S00_AXI",
          "RocketChip/MEM_AXI4"
        ]
      },
      "io_axi_m": {
        "interface_ports": [
          "IO/M00_AXI",
          "RocketChip/DMA_AXI4"
        ]
      },
      "io_axi_s": {
        "interface_ports": [
          "IO/S00_AXI",
          "RocketChip/IO_AXI4"
        ]
      }
    },
    "nets": {
      "AXI_clock": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "DDR/axi_clock",
          "IO/axi_clock",
          "RocketChip/clock"
        ]
      },
      "AXI_reset": {
        "ports": [
          "RocketChip/aresetn",
          "DDR/axi_reset",
          "IO/axi_reset"
        ]
      },
      "DDR_mem_ok": {
        "ports": [
          "DDR/mem_ok",
          "RocketChip/mem_ok"
        ]
      },
      "IO_interrupts": {
        "ports": [
          "IO/interrupts",
          "RocketChip/interrupts"
        ]
      },
      "IO_sdio_cd": {
        "ports": [
          "sdio_cd",
          "IO/sdio_cd"
        ]
      },
      "IO_sdio_clk": {
        "ports": [
          "IO/sdio_clk",
          "sdio_clk"
        ]
      },
      "IO_sdio_cmd": {
        "ports": [
          "sdio_cmd",
          "IO/sdio_cmd"
        ]
      },
      "IO_sdio_dat": {
        "ports": [
          "sdio_dat",
          "IO/sdio_dat"
        ]
      },
      "IO_sdio_reset": {
        "ports": [
          "IO/sdio_reset",
          "sdio_reset"
        ]
      },
      "IO_uart_rxd": {
        "ports": [
          "usb_uart_rxd",
          "IO/uart_rxd"
        ]
      },
      "IO_uart_txd": {
        "ports": [
          "IO/uart_txd",
          "usb_uart_txd"
        ]
      },
      "RocketChip_jtag_tdo": {
        "ports": [
          "RocketChip/jtag_tdo",
          "bscan_jtag_0/JTAG_TDO"
        ]
      },
      "RocketChip_jtag_tdt": {
        "ports": [
          "RocketChip/jtag_tdt",
          "jtag_tdt"
        ]
      },
      "bscan_jtag_0_JTAG_TCK": {
        "ports": [
          "bscan_jtag_0/JTAG_TCK",
          "RocketChip/jtag_tck"
        ]
      },
      "bscan_jtag_0_JTAG_TDI": {
        "ports": [
          "bscan_jtag_0/JTAG_TDI",
          "RocketChip/jtag_tdi"
        ]
      },
      "bscan_jtag_0_JTAG_TMS": {
        "ports": [
          "bscan_jtag_0/JTAG_TMS",
          "RocketChip/jtag_tms"
        ]
      },
      "clk_ref_200_1": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "DDR/clk_ref_200",
          "DDR/clock_200Mhz"
        ]
      },
      "clk_wiz_0_clk_out3": {
        "ports": [
          "clk_wiz_0/clk_out3",
          "IO/clock_100MHz"
        ]
      },
      "clock_ok": {
        "ports": [
          "clk_wiz_0/locked",
          "DDR/clock_ok",
          "RocketChip/clock_ok",
          "RocketChip/io_ok"
        ]
      },
      "reset_h": {
        "ports": [
          "util_vector_logic_0/Res",
          "DDR/sys_reset",
          "RocketChip/sys_reset"
        ]
      },
      "reset_l": {
        "ports": [
          "reset",
          "util_vector_logic_0/Op1"
        ]
      },
      "sys_clk_166_1": {
        "ports": [
          "clk_wiz_0/clk_out4",
          "DDR/sys_clk_166"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      }
    },
    "addressing": {
      "/IO/SD": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_RocketChip_reg0": {
                "address_block": "/RocketChip/DMA_AXI4/reg0",
                "offset": "0x00000000",
                "range": "4G"
              }
            }
          }
        }
      },
      "/RocketChip": {
        "address_spaces": {
          "MEM_AXI4": {
            "segments": {
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/DDR/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "256M"
              }
            }
          },
          "IO_AXI4": {
            "segments": {
              "SEG_SD_reg0": {
                "address_block": "/IO/SD/S_AXI_LITE/reg0",
                "offset": "0x60000000",
                "range": "64K"
              },
              "SEG_UART_reg0": {
                "address_block": "/IO/UART/S_AXI_LITE/reg0",
                "offset": "0x60010000",
                "range": "64K"
              },
              "SEG_axi_quad_spi_0_Reg": {
                "address_block": "/IO/axi_quad_spi_0/AXI_LITE/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}