****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-nets
	-slack_lesser_than 0.0000
	-max_paths 10000
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
Design : ORCA_TOP
Version: O-2018.06
Date   : Tue May 23 19:18:26 2023
****************************************


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/Q (SDFFX1_HVT)
                                                     0.1683   1.0000            1.0900     2.2941 f
  I_RISC_CORE/aps_rename_50_ (net)
                               3   1.2983 
  I_RISC_CORE/ZBUF_20_inst_27131/A (NBUFFX2_HVT)
                                            0.0000   0.1683   1.0000   0.0000   0.0000     2.2941 f
  I_RISC_CORE/ZBUF_20_inst_27131/Y (NBUFFX2_HVT)     0.1616   1.0000            0.3443     2.6384 f
  I_RISC_CORE/Xecutng_Instrn[13] (net)
                               2   2.3877 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/SI (SDFFARX1_HVT)
                                            0.0000   0.1616   1.0000   0.0000   0.0000     2.6384 f
  data arrival time                                                                        2.6384

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0365   0.9500            0.0714     3.4197 r
  I_RISC_CORE/cts0 (net)       7   3.2412 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     3.4197 r
  clock reconvergence pessimism                                                 0.0789     3.4986
  clock uncertainty                                                            -0.1000     3.3986
  library setup time                                          1.0000           -1.3711     2.0275
  data required time                                                                       2.0275
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0275
  data arrival time                                                                       -2.6384
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6108

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0535 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0535 

  slack (with derating applied) (VIOLATED)                                     -0.6108 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5958 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1423   1.0000            1.0596     2.2637 f
  I_RISC_CORE/n796 (net)       1   0.4533 
  I_RISC_CORE/ZBUF_2_inst_79220/A (NBUFFX2_HVT)
                                            0.0000   0.1423   1.0000   0.0000   0.0000     2.2637 f
  I_RISC_CORE/ZBUF_2_inst_79220/Y (NBUFFX2_HVT)      0.1448   1.0000            0.3088     2.5725 f
  I_RISC_CORE/Xecutng_Instrn[5] (net)
                               2   1.4243 
  I_RISC_CORE/ZBUF_344_inst_83359/A (NBUFFX8_HVT)
                                            0.0000   0.1448   1.0000   0.0000   0.0000     2.5725 f
  I_RISC_CORE/ZBUF_344_inst_83359/Y (NBUFFX8_HVT)    0.1215   1.0000            0.2851     2.8576 f
  I_RISC_CORE/ZBUF_344_223 (net)
                               7   2.0817 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/SI (SDFFX2_HVT)
                                            0.0000   0.1215   1.0000   0.0000   0.0000     2.8576 f
  data arrival time                                                                        2.8576

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.4919 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX2_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.4919 r
  clock reconvergence pessimism                                                 0.1122     3.6041
  clock uncertainty                                                            -0.1000     3.5041
  library setup time                                          1.0000           -1.2319     2.2722
  data required time                                                                       2.2722
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2722
  data arrival time                                                                       -2.8576
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5855

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.5855 
  clock reconvergence pessimism (due to derating)                              -0.0573 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5855 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1290 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1290 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.1910   1.0000            1.3164     2.4454 r
  I_RISC_CORE/n889 (net)       2   0.8846 
  I_RISC_CORE/U84/A (NBUFFX2_HVT)           0.0000   0.1910   1.0000   0.0000   0.0000     2.4454 r
  I_RISC_CORE/U84/Y (NBUFFX2_HVT)                    0.2248   1.0000            0.3813     2.8267 r
  I_RISC_CORE/PSW[10] (net)    9   5.4412 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_/SI (SDFFX1_HVT)
                                            0.0000   0.2248   1.0000   0.0000   0.0000     2.8267 r
  data arrival time                                                                        2.8267

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2292     2.2483
  data required time                                                                       2.2483
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2483
  data arrival time                                                                       -2.8267
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5784

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.5784 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5636 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0582   1.0000            0.2112     1.1085 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.6601 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0582   1.0000   0.0000   0.0000     1.1085 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0512   1.0000            0.0971     1.2056 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  10.0885 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/CLK (SDFFX2_HVT)
                                            0.0000   0.0512   1.0000   0.0000   0.0000     1.2056 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/Q (SDFFX2_HVT)
                                                     0.1703   1.0000            1.1982     2.4039 f
  I_RISC_CORE/Oprnd_A[12] (net)
                               1   0.5756 
  I_RISC_CORE/ropt_mt_inst_83413/A (NBUFFX4_HVT)
                                            0.0000   0.1703   1.0000   0.0000   0.0000     2.4039 f
  I_RISC_CORE/ropt_mt_inst_83413/Y (NBUFFX4_HVT)     0.1846   1.0000            0.3649     2.7688 f
  I_RISC_CORE/ropt_net_44900 (net)
                               9   6.3629 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_/SI (SDFFX2_HVT)
                                            0.0000   0.1846   1.0000   0.0000   0.0000     2.7688 f
  data arrival time                                                                        2.7688

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1911     3.3945 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.3945 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0463   0.9500            0.0868     3.4812 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16   7.7387 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_/CLK (SDFFX2_HVT)
                                            0.0000   0.0463   0.9500   0.0000   0.0000     3.4812 r
  clock reconvergence pessimism                                                 0.0789     3.5602
  clock uncertainty                                                            -0.1000     3.4602
  library setup time                                          1.0000           -1.2675     2.1926
  data required time                                                                       2.1926
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1926
  data arrival time                                                                       -2.7688
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5762

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0568 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0568 

  slack (with derating applied) (VIOLATED)                                     -0.5762 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5578 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1290 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1290 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX2_HVT)
                                                     0.2938   1.0000            1.6157     2.7447 r
  I_RISC_CORE/PSW[8] (net)     9   5.7601 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_/SI (SDFFX1_HVT)
                                            0.0000   0.2938   1.0000   0.0000   0.0000     2.7447 r
  data arrival time                                                                        2.7447

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2691     2.2085
  data required time                                                                       2.2085
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2085
  data arrival time                                                                       -2.7447
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5363

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.5363 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5215 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1290 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1290 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX2_HVT)
                                                     0.2858   1.0000            1.6086     2.7376 r
  I_RISC_CORE/aps_rename_53_ (net)
                              12   5.2485 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_/SI (SDFFX1_HVT)
                                            0.0000   0.2858   1.0000   0.0000   0.0000     2.7376 r
  data arrival time                                                                        2.7376

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2644     2.2131
  data required time                                                                       2.2131
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2131
  data arrival time                                                                       -2.7376
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5244

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.5244 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5097 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX2_HVT)
                                                     0.1890   1.0000            1.2302     2.4343 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               4   1.6301 
  I_RISC_CORE/ZBUF_128_inst_27085/A (NBUFFX2_HVT)
                                            0.0000   0.1890   1.0000   0.0000   0.0000     2.4343 f
  I_RISC_CORE/ZBUF_128_inst_27085/Y (NBUFFX2_HVT)    0.1516   1.0000            0.3522     2.7865 f
  I_RISC_CORE/ZBUF_128_97 (net)
                               4   1.7791 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/SI (SDFFX1_HVT)
                                            0.0000   0.1516   1.0000   0.0000   0.0000     2.7865 f
  data arrival time                                                                        2.7865

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.4919 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.4919 r
  clock reconvergence pessimism                                                 0.1122     3.6041
  clock uncertainty                                                            -0.1000     3.5041
  library setup time                                          1.0000           -1.2253     2.2788
  data required time                                                                       2.2788
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2788
  data arrival time                                                                       -2.7865
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5077

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.5077 
  clock reconvergence pessimism (due to derating)                              -0.0573 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.5077 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     0.9739 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.9739 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0479 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0479 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1244 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1244 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/Q (SDFFARX1_HVT)
                                                     0.2403   1.0000            1.3286     2.4529 r
  I_RISC_CORE/Current_State[0] (net)
                               5   2.3981 
  I_RISC_CORE/ZBUF_66_inst_79757/A (NBUFFX2_HVT)
                                            0.0000   0.2403   1.0000   0.0000   0.0000     2.4529 r
  I_RISC_CORE/ZBUF_66_inst_79757/Y (NBUFFX2_HVT)     0.1433   1.0000            0.3680     2.8209 r
  I_RISC_CORE/ZBUF_66_93 (net)
                               3   1.2575 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_7_/SI (SDFFX1_HVT)
                                            0.0000   0.1433   1.0000   0.0000   0.0000     2.8209 r
  data arrival time                                                                        2.8209

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5012 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_7_/CLK (SDFFX1_HVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5012 r
  clock reconvergence pessimism                                                 0.0873     3.5884
  clock uncertainty                                                            -0.1000     3.4884
  library setup time                                          1.0000           -1.1691     2.3193
  data required time                                                                       2.3193
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3193
  data arrival time                                                                       -2.8209
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5016

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0578 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0578 

  slack (with derating applied) (VIOLATED)                                     -0.5016 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4863 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1290 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1290 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX2_HVT)
                                                     0.2501   1.0000            1.5722     2.7012 r
  I_RISC_CORE/n1538 (net)      7   2.9769 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_/SI (SDFFX1_HVT)
                                            0.0000   0.2501   1.0000   0.0000   0.0000     2.7012 r
  data arrival time                                                                        2.7012

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2435     2.2340
  data required time                                                                       2.2340
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2340
  data arrival time                                                                       -2.7012
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4672

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.4672 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4525 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1290 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1290 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX2_HVT)
                                                     0.2374   1.0000            1.5575     2.6865 r
  I_RISC_CORE/n1540 (net)      5   2.1785 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_/SI (SDFFX1_HVT)
                                            0.0000   0.2374   1.0000   0.0000   0.0000     2.6865 r
  data arrival time                                                                        2.6865

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2363     2.2412
  data required time                                                                       2.2412
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2412
  data arrival time                                                                       -2.6865
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4453

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.4453 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4306 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0683   1.0000            0.2201     1.1175 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.8552 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0683   1.0000   0.0000   0.0000     1.1175 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2577   1.0000            1.3646     2.4821 r
  I_RISC_CORE/I_STACK_TOP_TOS_1_ (net)
                               7   2.9417 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_/SI (SDFFARX2_HVT)
                                            0.0000   0.2577   1.0000   0.0000   0.0000     2.4821 r
  data arrival time                                                                        2.4821

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0638   0.9500            0.2036     3.4137 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.3126 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0638   0.9500   0.0000   0.0000     3.4137 r
  clock reconvergence pessimism                                                 0.1038     3.5175
  clock uncertainty                                                            -0.1000     3.4175
  library setup time                                          1.0000           -1.3797     2.0378
  data required time                                                                       2.0378
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0378
  data arrival time                                                                       -2.4821
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4443

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0532 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0532 

  slack (with derating applied) (VIOLATED)                                     -0.4443 
  clock reconvergence pessimism (due to derating)                              -0.0532 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4443 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0683   1.0000            0.2201     1.1175 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.8552 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0683   1.0000   0.0000   0.0000     1.1175 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_/Q (SDFFARX2_HVT)
                                                     0.2452   1.0000            1.5561     2.6736 r
  I_RISC_CORE/I_STACK_TOP_TOS_0_ (net)
                               6   2.6684 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_/SI (SDFFX1_HVT)
                                            0.0000   0.2452   1.0000   0.0000   0.0000     2.6736 r
  data arrival time                                                                        2.6736

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2407     2.2368
  data required time                                                                       2.2368
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2368
  data arrival time                                                                       -2.6736
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4368

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.4368 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4221 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     0.9739 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.9739 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0479 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0479 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1244 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1244 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg/Q (SDFFARX1_HVT)
                                                     0.2116   1.0000            1.3037     2.4281 r
  I_RISC_CORE/UseData_Imm_Or_RegB (net)
                               3   1.5132 
  I_RISC_CORE/ZBUF_46_inst_79618/A (NBUFFX2_HVT)
                                            0.0000   0.2116   1.0000   0.0000   0.0000     2.4281 r
  I_RISC_CORE/ZBUF_46_inst_79618/Y (NBUFFX2_HVT)     0.1257   1.0000            0.3329     2.7610 r
  I_RISC_CORE/ZBUF_46_71 (net)
                               1   0.3931 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_12_/SI (SDFFX1_HVT)
                                            0.0000   0.1257   1.0000   0.0000   0.0000     2.7610 r
  data arrival time                                                                        2.7610

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5012 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_12_/CLK (SDFFX1_HVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5012 r
  clock reconvergence pessimism                                                 0.0873     3.5884
  clock uncertainty                                                            -0.1000     3.4884
  library setup time                                          1.0000           -1.1591     2.3293
  data required time                                                                       2.3293
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3293
  data arrival time                                                                       -2.7610
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4317

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0578 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0578 

  slack (with derating applied) (VIOLATED)                                     -0.4317 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.4164 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX2_HVT)
                                                     0.1890   1.0000            1.2302     2.4343 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               4   1.6301 
  I_RISC_CORE/ZBUF_128_inst_27085/A (NBUFFX2_HVT)
                                            0.0000   0.1890   1.0000   0.0000   0.0000     2.4343 f
  I_RISC_CORE/ZBUF_128_inst_27085/Y (NBUFFX2_HVT)    0.1516   1.0000            0.3522     2.7865 f
  I_RISC_CORE/ZBUF_128_97 (net)
                               4   1.7791 
  I_RISC_CORE/U223/A2 (AO22X1_HVT)          0.0000   0.1516   1.0000   0.0000   0.0000     2.7865 f
  I_RISC_CORE/U223/Y (AO22X1_HVT)                    0.1695   1.0000            0.6016     3.3881 f
  I_RISC_CORE/RegPort_C[2] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_33103/A (INVX1_LVT)
                                            0.0000   0.1695   1.0000   0.0000   0.0000     3.3881 f
  I_RISC_CORE/ZINV_97_inst_33103/Y (INVX1_LVT)       0.0868   1.0000            0.1087     3.4968 r
  I_RISC_CORE/ZINV_97_2770 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_63_inst_33101/A (IBUFFX2_HVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000     3.4968 r
  I_RISC_CORE/ZINV_63_inst_33101/Y (IBUFFX2_HVT)     0.1151   1.0000            0.3469     3.8437 f
  I_RISC_CORE/ZINV_63_2770 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[2] (SRAM2RW128x16)
                                            0.0000   0.1151   1.0000   0.0000   0.0000     3.8437 f
  data arrival time                                                                        3.8437

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.1103     3.4376
  data required time                                                                       3.4376
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4376
  data arrival time                                                                       -3.8437
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4061

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.4061 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3948 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX2_HVT)
                                                     0.1890   1.0000            1.2302     2.4343 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               4   1.6301 
  I_RISC_CORE/ZBUF_128_inst_27085/A (NBUFFX2_HVT)
                                            0.0000   0.1890   1.0000   0.0000   0.0000     2.4343 f
  I_RISC_CORE/ZBUF_128_inst_27085/Y (NBUFFX2_HVT)    0.1516   1.0000            0.3522     2.7865 f
  I_RISC_CORE/ZBUF_128_97 (net)
                               4   1.7791 
  I_RISC_CORE/U223/A2 (AO22X1_HVT)          0.0000   0.1516   1.0000   0.0000   0.0000     2.7865 f
  I_RISC_CORE/U223/Y (AO22X1_HVT)                    0.1695   1.0000            0.6016     3.3881 f
  I_RISC_CORE/RegPort_C[2] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_33103/A (INVX1_LVT)
                                            0.0000   0.1695   1.0000   0.0000   0.0000     3.3881 f
  I_RISC_CORE/ZINV_97_inst_33103/Y (INVX1_LVT)       0.0868   1.0000            0.1087     3.4968 r
  I_RISC_CORE/ZINV_97_2770 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_63_inst_33101/A (IBUFFX2_HVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000     3.4968 r
  I_RISC_CORE/ZINV_63_inst_33101/Y (IBUFFX2_HVT)     0.1151   1.0000            0.3469     3.8437 f
  I_RISC_CORE/ZINV_63_2770 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[2] (SRAM2RW128x16)
                                            0.0000   0.1151   1.0000   0.0000   0.0000     3.8437 f
  data arrival time                                                                        3.8437

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.1103     3.4376
  data required time                                                                       3.4376
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4376
  data arrival time                                                                       -3.8437
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4061

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.4061 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3948 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX2_HVT)
                                                     0.1890   1.0000            1.2302     2.4343 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               4   1.6301 
  I_RISC_CORE/ZBUF_128_inst_27085/A (NBUFFX2_HVT)
                                            0.0000   0.1890   1.0000   0.0000   0.0000     2.4343 f
  I_RISC_CORE/ZBUF_128_inst_27085/Y (NBUFFX2_HVT)    0.1516   1.0000            0.3522     2.7865 f
  I_RISC_CORE/ZBUF_128_97 (net)
                               4   1.7791 
  I_RISC_CORE/U223/A2 (AO22X1_HVT)          0.0000   0.1516   1.0000   0.0000   0.0000     2.7865 f
  I_RISC_CORE/U223/Y (AO22X1_HVT)                    0.1695   1.0000            0.6016     3.3881 f
  I_RISC_CORE/RegPort_C[2] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_33103/A (INVX1_LVT)
                                            0.0000   0.1695   1.0000   0.0000   0.0000     3.3881 f
  I_RISC_CORE/ZINV_97_inst_33103/Y (INVX1_LVT)       0.0868   1.0000            0.1087     3.4968 r
  I_RISC_CORE/ZINV_97_2770 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_63_inst_33101/A (IBUFFX2_HVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000     3.4968 r
  I_RISC_CORE/ZINV_63_inst_33101/Y (IBUFFX2_HVT)     0.1151   1.0000            0.3469     3.8437 f
  I_RISC_CORE/ZINV_63_2770 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[2] (SRAM2RW128x16)
                                            0.0000   0.1151   1.0000   0.0000   0.0000     3.8437 f
  data arrival time                                                                        3.8437

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.1103     3.4376
  data required time                                                                       3.4376
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4376
  data arrival time                                                                       -3.8437
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4061

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.4061 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3948 



  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2153 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_6_/CLK (SDFFX1_HVT)
                                            0.0000   0.0780   1.0000   0.0000   0.0000     1.2153 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_6_/Q (SDFFX1_HVT)
                                                     0.1432   1.0000            1.0781     2.2934 f
  I_RISC_CORE/Op_Result[6] (net)
                               1   0.4816 
  I_RISC_CORE/ZINV_408_inst_28896/A (INVX0_HVT)
                                            0.0000   0.1432   1.0000   0.0000   0.0000     2.2934 f
  I_RISC_CORE/ZINV_408_inst_28896/Y (INVX0_HVT)      0.1903   1.0000            0.2001     2.4935 r
  I_RISC_CORE/ZINV_408_890 (net)
                               2   1.9622 
  I_RISC_CORE/ZINV_381_inst_28894/A (INVX0_HVT)
                                            0.0000   0.1903   1.0000   0.0000   0.0000     2.4935 r
  I_RISC_CORE/ZINV_381_inst_28894/Y (INVX0_HVT)      0.0968   1.0000            0.1639     2.6574 f
  I_RISC_CORE/ZINV_381_890 (net)
                               1   0.3899 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/SI (SDFFX2_HVT)
                                            0.0000   0.0968   1.0000   0.0000   0.0000     2.6574 f
  data arrival time                                                                        2.6574

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.4919 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.4919 r
  clock reconvergence pessimism                                                 0.0789     3.5708
  clock uncertainty                                                            -0.1000     3.4708
  library setup time                                          1.0000           -1.2173     2.2535
  data required time                                                                       2.2535
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2535
  data arrival time                                                                       -2.6574
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4039

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.4039 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3850 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     0.9739 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.9739 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0479 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0479 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1244 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1244 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg/Q (SDFFARX1_HVT)
                                                     0.2719   1.0000            1.3539     2.4783 r
  I_RISC_CORE/STACK_FULL (net)
                               8   3.3843 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/SI (SDFFARX1_HVT)
                                            0.0000   0.2719   1.0000   0.0000   0.0000     2.4783 r
  data arrival time                                                                        2.4783

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0638   0.9500            0.2036     3.4137 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.3126 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0638   0.9500   0.0000   0.0000     3.4137 r
  clock reconvergence pessimism                                                 0.0873     3.5010
  clock uncertainty                                                            -0.1000     3.4010
  library setup time                                          1.0000           -1.3251     2.0759
  data required time                                                                       2.0759
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0759
  data arrival time                                                                       -2.4783
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4024

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0532 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0532 

  slack (with derating applied) (VIOLATED)                                     -0.4024 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3917 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0683   1.0000            0.2201     1.1175 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.8552 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0683   1.0000   0.0000   0.0000     1.1175 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/Q (SDFFARX1_HVT)
                                                     0.2628   1.0000            1.3687     2.4862 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_0_ (net)
                               7   3.1017 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/SI (SDFFARX1_HVT)
                                            0.0000   0.2628   1.0000   0.0000   0.0000     2.4862 r
  data arrival time                                                                        2.4862

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0638   0.9500            0.2036     3.4137 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.3126 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0638   0.9500   0.0000   0.0000     3.4137 r
  clock reconvergence pessimism                                                 0.1038     3.5175
  clock uncertainty                                                            -0.1000     3.4175
  library setup time                                          1.0000           -1.3200     2.0975
  data required time                                                                       2.0975
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0975
  data arrival time                                                                       -2.4862
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3887

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0532 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0532 

  slack (with derating applied) (VIOLATED)                                     -0.3887 
  clock reconvergence pessimism (due to derating)                              -0.0532 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3887 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     3.2121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.2877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.2877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.4984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.4984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                     0.4168   1.0000            1.0095     4.6136 r
  I_RISC_CORE/n283 (net)       1   4.8908 
  I_RISC_CORE/HFSINV_355_4634/A (INVX8_HVT)
                                            0.0000   0.4168   1.0000   0.0000   0.0000     4.6136 r
  I_RISC_CORE/HFSINV_355_4634/Y (INVX8_HVT)          0.1720   1.0000            0.2374     4.8509 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               8   1.9609 
  Xecutng_Instrn_19__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1720   1.0000   0.0000   0.0000     4.8509 f
  Xecutng_Instrn_19__UPF_LS/Y (LSDNSSX4_LVT)         0.0444   1.0000            0.1870     5.0379 f
  n360 (net)                   1   0.4858 
  U302/A4 (AOI22X1_RVT)                     0.0000   0.0444   1.0000   0.0000   0.0000     5.0379 f
  U302/Y (AOI22X1_RVT)                               0.0548   1.0000            0.2349     5.2728 r
  n200 (net)                   1   0.4035 
  U305/A2 (NAND3X1_HVT)                     0.0000   0.0548   1.0000   0.0000   0.0000     5.2728 r
  U305/Y (NAND3X1_HVT)                               0.1668   1.0000            0.7113     5.9841 f
  n675 (net)                   1   1.5798 
  I_PCI_TOP/HFSBUF_290_204/A (NBUFFX16_HVT)
                                            0.0000   0.1668   1.0000   0.0000   0.0000     5.9841 f
  I_PCI_TOP/HFSBUF_290_204/Y (NBUFFX16_HVT)          0.1225   1.0000            0.3055     6.2895 f
  I_PCI_TOP/HFSNET_32 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/I1[3] (SRAM2RW32x4)
                                            0.0000   0.1225   1.0000   0.0000   0.0000     6.2895 f
  data arrival time                                                                        6.2895

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cts_buf_698257646/A (NBUFFX16_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/cts_buf_698257646/Y (NBUFFX16_LVT)
                                                     0.0351   0.9500            0.0753     5.7541 r
  I_CLOCKING/occ_int1/ctsbuf_net_12923315 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cts_buf_697857642/A (NBUFFX16_LVT)
                                            0.0000   0.0351   0.9500   0.0000   0.0000     5.7541 r
  I_CLOCKING/occ_int1/cts_buf_697857642/Y (NBUFFX16_LVT)
                                                     0.0365   0.9500            0.0716     5.8257 r
  I_CLOCKING/occ_int1/ctsbuf_net_12823314 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_696957633/A (NBUFFX16_LVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8257 r
  I_CLOCKING/occ_int1/cts_buf_696957633/Y (NBUFFX16_LVT)
                                                     0.0331   0.9500            0.0690     5.8947 r
  I_CLOCKING/occ_int1/p_abuf8 (net)
                               3   0.0784 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/CE1 (SRAM2RW32x4)
                                            0.0000   0.0331   0.9500   0.0000   0.0000     5.8947 r
  clock reconvergence pessimism                                                 0.0012     5.8960
  clock uncertainty                                                            -0.1000     5.7960
  library setup time                                          1.0000            0.1062     5.9021
  data required time                                                                       5.9021
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9021
  data arrival time                                                                       -6.2895
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3874

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0575 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0575 

  slack (with derating applied) (VIOLATED)                                     -0.3874 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3299 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     3.2121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.2877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.2877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.4984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.4984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/Q (SDFFX1_HVT)
                                                     0.1723   1.0000            1.0940     4.6981 f
  I_RISC_CORE/Xecutng_Instrn[16] (net)
                               2   1.4286 
  Xecutng_Instrn_16__UPF_LS/A (LSDNSSX2_RVT)
                                            0.0000   0.1723   1.0000   0.0000   0.0000     4.6981 f
  Xecutng_Instrn_16__UPF_LS/Y (LSDNSSX2_RVT)         0.0979   1.0000            0.2906     4.9887 f
  n363 (net)                   1   0.4858 
  U481/A4 (AOI22X1_RVT)                     0.0000   0.0979   1.0000   0.0000   0.0000     4.9887 f
  U481/Y (AOI22X1_RVT)                               0.0546   1.0000            0.2665     5.2552 r
  n426 (net)                   1   0.3942 
  U484/A2 (NAND3X2_HVT)                     0.0000   0.0546   1.0000   0.0000   0.0000     5.2552 r
  U484/Y (NAND3X2_HVT)                               0.1711   1.0000            0.7205     5.9757 f
  n676 (net)                   1   1.5798 
  I_PCI_TOP/HFSBUF_290_10/A (NBUFFX16_HVT)
                                            0.0000   0.1711   1.0000   0.0000   0.0000     5.9757 f
  I_PCI_TOP/HFSBUF_290_10/Y (NBUFFX16_HVT)           0.1225   1.0000            0.3088     6.2846 f
  I_PCI_TOP/HFSNET_5 (net)     1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/I1[0] (SRAM2RW32x4)
                                            0.0000   0.1225   1.0000   0.0000   0.0000     6.2846 f
  data arrival time                                                                        6.2846

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cts_buf_698257646/A (NBUFFX16_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/cts_buf_698257646/Y (NBUFFX16_LVT)
                                                     0.0351   0.9500            0.0753     5.7541 r
  I_CLOCKING/occ_int1/ctsbuf_net_12923315 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cts_buf_697857642/A (NBUFFX16_LVT)
                                            0.0000   0.0351   0.9500   0.0000   0.0000     5.7541 r
  I_CLOCKING/occ_int1/cts_buf_697857642/Y (NBUFFX16_LVT)
                                                     0.0365   0.9500            0.0716     5.8257 r
  I_CLOCKING/occ_int1/ctsbuf_net_12823314 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_696957633/A (NBUFFX16_LVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8257 r
  I_CLOCKING/occ_int1/cts_buf_696957633/Y (NBUFFX16_LVT)
                                                     0.0331   0.9500            0.0690     5.8947 r
  I_CLOCKING/occ_int1/p_abuf8 (net)
                               3   0.0784 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/CE1 (SRAM2RW32x4)
                                            0.0000   0.0331   0.9500   0.0000   0.0000     5.8947 r
  clock reconvergence pessimism                                                 0.0012     5.8960
  clock uncertainty                                                            -0.1000     5.7960
  library setup time                                          1.0000            0.1062     5.9022
  data required time                                                                       5.9022
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9022
  data arrival time                                                                       -6.2846
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3824

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0575 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0575 

  slack (with derating applied) (VIOLATED)                                     -0.3824 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3249 



  Startpoint: I_RISC_CORE/R_32
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0658   1.0000            0.2179     1.1153 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/ENCLK (net)
                               4   2.5495 
  I_RISC_CORE/R_32/CLK (SDFFARX1_HVT)       0.0000   0.0658   1.0000   0.0000   0.0000     1.1153 r
  I_RISC_CORE/R_32/Q (SDFFARX1_HVT)                  0.1894   1.0000            1.3026     2.4180 r
  I_RISC_CORE/n53 (net)        2   0.8405 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/SI (SDFFARX2_HVT)
                                            0.0000   0.1894   1.0000   0.0000   0.0000     2.4180 r
  data arrival time                                                                        2.4180

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0365   0.9500            0.0714     3.4197 r
  I_RISC_CORE/cts0 (net)       7   3.2412 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     3.4197 r
  clock reconvergence pessimism                                                 0.0873     3.5070
  clock uncertainty                                                            -0.1000     3.4070
  library setup time                                          1.0000           -1.3633     2.0436
  data required time                                                                       2.0436
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0436
  data arrival time                                                                       -2.4180
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3743

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0535 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0535 

  slack (with derating applied) (VIOLATED)                                     -0.3743 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3633 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1290 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1290 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2039   1.0000            1.3291     2.4581 r
  I_RISC_CORE/n1541 (net)      3   1.2774 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/SI (SDFFARX2_HVT)
                                            0.0000   0.2039   1.0000   0.0000   0.0000     2.4581 r
  data arrival time                                                                        2.4581

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0755   0.9500            0.2130     3.4231 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   3.7095 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0755   0.9500   0.0000   0.0000     3.4231 r
  clock reconvergence pessimism                                                 0.1059     3.5290
  clock uncertainty                                                            -0.1000     3.4290
  library setup time                                          1.0000           -1.3439     2.0851
  data required time                                                                       2.0851
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0851
  data arrival time                                                                       -2.4581
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3730

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0537 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0537 

  slack (with derating applied) (VIOLATED)                                     -0.3730 
  clock reconvergence pessimism (due to derating)                              -0.0537 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3730 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     3.2121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.2877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.2877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.4984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.4984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1506   1.0000            0.9910     4.5951 r
  I_RISC_CORE/n1530 (net)      2   0.8710 
  I_RISC_CORE/ZBUF_46_inst_27184/A (NBUFFX2_HVT)
                                            0.0000   0.1506   1.0000   0.0000   0.0000     4.5951 r
  I_RISC_CORE/ZBUF_46_inst_27184/Y (NBUFFX2_HVT)     0.1397   1.0000            0.2976     4.8926 r
  I_RISC_CORE/ZBUF_46_112 (net)
                               2   1.0950 
  I_RISC_CORE/U602/A (NBUFFX4_HVT)          0.0000   0.1397   1.0000   0.0000   0.0000     4.8926 r
  I_RISC_CORE/U602/Y (NBUFFX4_HVT)                   0.1491   1.0000            0.3062     5.1988 r
  I_RISC_CORE/Xecutng_Instrn[22] (net)
                               7   1.5471 
  Xecutng_Instrn_22__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1491   1.0000   0.0000   0.0000     5.1988 r
  Xecutng_Instrn_22__UPF_LS/Y (LSDNSSX4_LVT)         0.0421   1.0000            0.0957     5.2945 r
  n357 (net)                   1   0.4180 
  U463/A4 (AOI22X1_HVT)                     0.0000   0.0421   1.0000   0.0000   0.0000     5.2945 r
  U463/Y (AOI22X1_HVT)                               0.1279   1.0000            0.5789     5.8734 f
  n340 (net)                   1   0.4803 
  U466/A2 (NAND3X0_RVT)                     0.0000   0.1279   1.0000   0.0000   0.0000     5.8734 f
  U466/Y (NAND3X0_RVT)                               0.1501   1.0000            0.1704     6.0438 r
  n674 (net)                   1   1.3634 
  I_PCI_TOP/ZBUF_146_inst_29440/A (NBUFFX8_RVT)
                                            0.0000   0.1501   1.0000   0.0000   0.0000     6.0438 r
  I_PCI_TOP/ZBUF_146_inst_29440/Y (NBUFFX8_RVT)      0.0520   1.0000            0.1645     6.2083 r
  I_PCI_TOP/ZBUF_146_1123 (net)
                               1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/I1[2] (SRAM2RW32x4)
                                            0.0000   0.0520   1.0000   0.0000   0.0000     6.2083 r
  data arrival time                                                                        6.2083

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cts_buf_698257646/A (NBUFFX16_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/cts_buf_698257646/Y (NBUFFX16_LVT)
                                                     0.0351   0.9500            0.0753     5.7541 r
  I_CLOCKING/occ_int1/ctsbuf_net_12923315 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cts_buf_697857642/A (NBUFFX16_LVT)
                                            0.0000   0.0351   0.9500   0.0000   0.0000     5.7541 r
  I_CLOCKING/occ_int1/cts_buf_697857642/Y (NBUFFX16_LVT)
                                                     0.0365   0.9500            0.0716     5.8257 r
  I_CLOCKING/occ_int1/ctsbuf_net_12823314 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_696657630/A (NBUFFX8_LVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8257 r
  I_CLOCKING/occ_int1/cts_buf_696657630/Y (NBUFFX8_LVT)
                                                     0.0365   0.9500            0.0702     5.8960 r
  I_CLOCKING/occ_int1/p_abuf5 (net)
                              12   3.1245 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/CE1 (SRAM2RW32x4)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8960 r
  clock reconvergence pessimism                                                 0.0012     5.8972
  clock uncertainty                                                            -0.1000     5.7972
  library setup time                                          1.0000            0.0434     5.8406
  data required time                                                                       5.8406
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8406
  data arrival time                                                                       -6.2083
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3677

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.3677 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3102 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX1_HVT)
                                                     0.1646   1.0000            1.0861     2.2902 f
  I_RISC_CORE/n1537 (net)      1   1.1742 
  I_RISC_CORE/ZINV_396_inst_27107/A (INVX2_HVT)
                                            0.0000   0.1646   1.0000   0.0000   0.0000     2.2902 f
  I_RISC_CORE/ZINV_396_inst_27107/Y (INVX2_HVT)      0.1688   1.0000            0.2002     2.4904 r
  I_RISC_CORE/ZINV_396_99 (net)
                               2   5.4170 
  I_RISC_CORE/ZINV_217_inst_27106/A (INVX0_HVT)
                                            0.0000   0.1688   1.0000   0.0000   0.0000     2.4904 r
  I_RISC_CORE/ZINV_217_inst_27106/Y (INVX0_HVT)      0.1117   1.0000            0.1729     2.6632 f
  I_RISC_CORE/Xecutng_Instrn[6] (net)
                               2   0.9293 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/SI (SDFFX1_HVT)
                                            0.0000   0.1117   1.0000   0.0000   0.0000     2.6632 f
  data arrival time                                                                        2.6632

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.4919 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.4919 r
  clock reconvergence pessimism                                                 0.1122     3.6041
  clock uncertainty                                                            -0.1000     3.5041
  library setup time                                          1.0000           -1.2036     2.3005
  data required time                                                                       2.3005
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3005
  data arrival time                                                                       -2.6632
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3627

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.3627 
  clock reconvergence pessimism (due to derating)                              -0.0573 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3627 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     3.2121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.2877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.2877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.4984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.4984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1423   1.0000            1.0596     4.6637 f
  I_RISC_CORE/n796 (net)       1   0.4533 
  I_RISC_CORE/ZBUF_2_inst_79220/A (NBUFFX2_HVT)
                                            0.0000   0.1423   1.0000   0.0000   0.0000     4.6637 f
  I_RISC_CORE/ZBUF_2_inst_79220/Y (NBUFFX2_HVT)      0.1448   1.0000            0.3088     4.9725 f
  I_RISC_CORE/Xecutng_Instrn[5] (net)
                               2   1.4243 
  Xecutng_Instrn_5__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1448   1.0000   0.0000   0.0000     4.9725 f
  Xecutng_Instrn_5__UPF_LS/Y (LSDNSSX4_RVT)          0.1479   1.0000            0.3357     5.3082 f
  n374 (net)                   4   1.6976 
  U249/A2 (AO22X1_HVT)                      0.0000   0.1479   1.0000   0.0000   0.0000     5.3082 f
  U249/Y (AO22X1_HVT)                                0.1949   1.0000            0.6281     5.9363 f
  n749 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_182/A (NBUFFX16_HVT)
                                            0.0000   0.1949   1.0000   0.0000   0.0000     5.9363 f
  I_SDRAM_TOP/HFSBUF_23_182/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     6.2636 f
  I_SDRAM_TOP/HFSNET_56 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[5] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     6.2636 f
  data arrival time                                                                        6.2636

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/buf_drc_cln58209/A (NBUFFX8_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/buf_drc_cln58209/Y (NBUFFX8_LVT)
                                                     0.0361   0.9500            0.0742     5.7530 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               4   2.8348 
  I_CLOCKING/occ_int1/cto_buf_58704/A (NBUFFX8_LVT)
                                            0.0000   0.0361   0.9500   0.0000   0.0000     5.7530 r
  I_CLOCKING/occ_int1/cto_buf_58704/Y (NBUFFX8_LVT)
                                                     0.0328   0.9500            0.0668     5.8198 r
  I_CLOCKING/occ_int1/cts4 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696257626/A (NBUFFX16_LVT)
                                            0.0000   0.0328   0.9500   0.0000   0.0000     5.8198 r
  I_CLOCKING/occ_int1/cts_buf_696257626/Y (NBUFFX16_LVT)
                                                     0.0439   0.9500            0.0770     5.8968 r
  I_CLOCKING/occ_int1/p_abuf4 (net)
                              23  10.5230 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0439   0.9500   0.0000   0.0000     5.8968 r
  clock reconvergence pessimism                                                 0.0012     5.8980
  clock uncertainty                                                            -0.1000     5.7980
  library setup time                                          1.0000            0.1112     5.9092
  data required time                                                                       5.9092
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9092
  data arrival time                                                                       -6.2636
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3544

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.3544 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2968 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0582   1.0000            0.2112     1.1085 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.6601 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0582   1.0000   0.0000   0.0000     1.1085 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0512   1.0000            0.0971     1.2056 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  10.0885 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_/CLK (SDFFX2_HVT)
                                            0.0000   0.0512   1.0000   0.0000   0.0000     1.2056 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_/Q (SDFFX2_HVT)
                                                     0.2513   1.0000            1.3043     2.5099 f
  I_RISC_CORE/Oprnd_A[13] (net)
                              10   5.7781 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_/SI (SDFFX2_HVT)
                                            0.0000   0.2513   1.0000   0.0000   0.0000     2.5099 f
  data arrival time                                                                        2.5099

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1911     3.3945 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.3945 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0463   0.9500            0.0868     3.4812 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16   7.7387 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_/CLK (SDFFX2_HVT)
                                            0.0000   0.0463   0.9500   0.0000   0.0000     3.4812 r
  clock reconvergence pessimism                                                 0.0789     3.5602
  clock uncertainty                                                            -0.1000     3.4602
  library setup time                                          1.0000           -1.3025     2.1576
  data required time                                                                       2.1576
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1576
  data arrival time                                                                       -2.5099
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3523

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0568 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0568 

  slack (with derating applied) (VIOLATED)                                     -0.3523 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3340 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1389   1.0000            0.9786     2.1827 r
  I_RISC_CORE/n796 (net)       1   0.4809 
  I_RISC_CORE/ZBUF_2_inst_79220/A (NBUFFX2_HVT)
                                            0.0000   0.1389   1.0000   0.0000   0.0000     2.1827 r
  I_RISC_CORE/ZBUF_2_inst_79220/Y (NBUFFX2_HVT)      0.1485   1.0000            0.2949     2.4777 r
  I_RISC_CORE/Xecutng_Instrn[5] (net)
                               2   1.5469 
  I_RISC_CORE/ZBUF_344_inst_83359/A (NBUFFX8_HVT)
                                            0.0000   0.1485   1.0000   0.0000   0.0000     2.4777 r
  I_RISC_CORE/ZBUF_344_inst_83359/Y (NBUFFX8_HVT)    0.1310   1.0000            0.2947     2.7724 r
  I_RISC_CORE/ZBUF_344_223 (net)
                               7   2.1372 
  I_RISC_CORE/U372/A2 (AO22X1_HVT)          0.0000   0.1310   1.0000   0.0000   0.0000     2.7724 r
  I_RISC_CORE/U372/Y (AO22X1_HVT)                    0.1994   1.0000            0.5692     3.3416 r
  I_RISC_CORE/Addr_A[5] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_30283/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3416 r
  I_RISC_CORE/ZBUF_37_inst_30283/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.6780 r
  I_RISC_CORE/ZBUF_37_1423 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[5] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6780 r
  data arrival time                                                                        3.6780

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.0091     3.3363
  data required time                                                                       3.3363
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3363
  data arrival time                                                                       -3.6780
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3417

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.3417 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3304 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1389   1.0000            0.9786     2.1827 r
  I_RISC_CORE/n796 (net)       1   0.4809 
  I_RISC_CORE/ZBUF_2_inst_79220/A (NBUFFX2_HVT)
                                            0.0000   0.1389   1.0000   0.0000   0.0000     2.1827 r
  I_RISC_CORE/ZBUF_2_inst_79220/Y (NBUFFX2_HVT)      0.1485   1.0000            0.2949     2.4777 r
  I_RISC_CORE/Xecutng_Instrn[5] (net)
                               2   1.5469 
  I_RISC_CORE/ZBUF_344_inst_83359/A (NBUFFX8_HVT)
                                            0.0000   0.1485   1.0000   0.0000   0.0000     2.4777 r
  I_RISC_CORE/ZBUF_344_inst_83359/Y (NBUFFX8_HVT)    0.1310   1.0000            0.2947     2.7724 r
  I_RISC_CORE/ZBUF_344_223 (net)
                               7   2.1372 
  I_RISC_CORE/U372/A2 (AO22X1_HVT)          0.0000   0.1310   1.0000   0.0000   0.0000     2.7724 r
  I_RISC_CORE/U372/Y (AO22X1_HVT)                    0.1994   1.0000            0.5692     3.3416 r
  I_RISC_CORE/Addr_A[5] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_30283/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.3416 r
  I_RISC_CORE/ZBUF_37_inst_30283/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.6780 r
  I_RISC_CORE/ZBUF_37_1423 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[5] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6780 r
  data arrival time                                                                        3.6780

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.0091     3.3363
  data required time                                                                       3.3363
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3363
  data arrival time                                                                       -3.6780
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3417

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.3417 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3304 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1874   1.0000            1.1701     2.3742 r
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               3   2.0238 
  I_RISC_CORE/ZBUF_772_inst_27088/A (NBUFFX8_HVT)
                                            0.0000   0.1874   1.0000   0.0000   0.0000     2.3742 r
  I_RISC_CORE/ZBUF_772_inst_27088/Y (NBUFFX8_HVT)    0.1287   1.0000            0.3216     2.6958 r
  I_RISC_CORE/ZBUF_772_97 (net)
                               6   1.6605 
  I_RISC_CORE/U222/A2 (AO22X1_HVT)          0.0000   0.1287   1.0000   0.0000   0.0000     2.6958 r
  I_RISC_CORE/U222/Y (AO22X1_HVT)                    0.1964   1.0000            0.5643     3.2600 r
  I_RISC_CORE/RegPort_C[3] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_90_inst_32388/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.2600 r
  I_RISC_CORE/ZINV_90_inst_32388/Y (INVX0_HVT)       0.2171   1.0000            0.2544     3.5144 f
  I_RISC_CORE/ZINV_90_2373 (net)
                               2   2.7878 
  I_RISC_CORE/ZINV_6_inst_32387/A (INVX0_HVT)
                                            0.0000   0.2171   1.0000   0.0000   0.0000     3.5144 f
  I_RISC_CORE/ZINV_6_inst_32387/Y (INVX0_HVT)        0.0964   1.0000            0.1773     3.6917 r
  I_RISC_CORE/ZINV_6_2373 (net)
                               1   0.0039 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[3] (SRAM2RW128x16)
                                            0.0000   0.0964   1.0000   0.0000   0.0000     3.6917 r
  data arrival time                                                                        3.6917

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.0237     3.3510
  data required time                                                                       3.3510
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3510
  data arrival time                                                                       -3.6917
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3408

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.3408 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3294 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0582   1.0000            0.2112     1.1085 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.6601 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0582   1.0000   0.0000   0.0000     1.1085 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0512   1.0000            0.0971     1.2056 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  10.0885 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_/CLK (SDFFX2_HVT)
                                            0.0000   0.0512   1.0000   0.0000   0.0000     1.2056 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_/Q (SDFFX2_HVT)
                                                     0.2411   1.0000            1.2940     2.4997 f
  I_RISC_CORE/Oprnd_A[11] (net)
                               8   5.0838 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_5_/SI (SDFFX2_HVT)
                                            0.0000   0.2411   1.0000   0.0000   0.0000     2.4997 f
  data arrival time                                                                        2.4997

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1911     3.3945 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.3945 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0463   0.9500            0.0868     3.4812 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16   7.7387 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_5_/CLK (SDFFX2_HVT)
                                            0.0000   0.0463   0.9500   0.0000   0.0000     3.4812 r
  clock reconvergence pessimism                                                 0.0789     3.5602
  clock uncertainty                                                            -0.1000     3.4602
  library setup time                                          1.0000           -1.2972     2.1630
  data required time                                                                       2.1630
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1630
  data arrival time                                                                       -2.4997
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3367

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0568 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0568 

  slack (with derating applied) (VIOLATED)                                     -0.3367 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3184 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/Q (SDFFX1_HVT)
                                                     0.1552   1.0000            1.0770     2.2777 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_4__2_ (net)
                               2   0.8678 
  I_RISC_CORE/ZBUF_9_inst_79177/A (NBUFFX2_HVT)
                                            0.0000   0.1552   1.0000   0.0000   0.0000     2.2777 f
  I_RISC_CORE/ZBUF_9_inst_79177/Y (NBUFFX2_HVT)      0.1253   1.0000            0.3007     2.5784 f
  I_RISC_CORE/ZBUF_9_14 (net)
                               1   0.3899 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/SI (SDFFX1_HVT)
                                            0.0000   0.1253   1.0000   0.0000   0.0000     2.5784 f
  data arrival time                                                                        2.5784

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.4919 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.4919 r
  clock reconvergence pessimism                                                 0.0789     3.5708
  clock uncertainty                                                            -0.1000     3.4708
  library setup time                                          1.0000           -1.2108     2.2600
  data required time                                                                       2.2600
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2600
  data arrival time                                                                       -2.5784
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3184

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.3184 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2996 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1874   1.0000            1.1701     2.3742 r
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               3   2.0238 
  I_RISC_CORE/ZBUF_772_inst_27088/A (NBUFFX8_HVT)
                                            0.0000   0.1874   1.0000   0.0000   0.0000     2.3742 r
  I_RISC_CORE/ZBUF_772_inst_27088/Y (NBUFFX8_HVT)    0.1287   1.0000            0.3216     2.6958 r
  I_RISC_CORE/ZBUF_772_97 (net)
                               6   1.6605 
  I_RISC_CORE/U222/A2 (AO22X1_HVT)          0.0000   0.1287   1.0000   0.0000   0.0000     2.6958 r
  I_RISC_CORE/U222/Y (AO22X1_HVT)                    0.1964   1.0000            0.5643     3.2600 r
  I_RISC_CORE/RegPort_C[3] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_90_inst_32388/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.2600 r
  I_RISC_CORE/ZINV_90_inst_32388/Y (INVX0_HVT)       0.2171   1.0000            0.2544     3.5144 f
  I_RISC_CORE/ZINV_90_2373 (net)
                               2   2.7878 
  I_RISC_CORE/ZINV_63_inst_32386/A (INVX4_HVT)
                                            0.0000   0.2171   1.0000   0.0000   0.0000     3.5144 f
  I_RISC_CORE/ZINV_63_inst_32386/Y (INVX4_HVT)       0.0958   1.0000            0.1552     3.6696 r
  I_RISC_CORE/ZINV_63_2373 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[3] (SRAM2RW128x16)
                                            0.0000   0.0958   1.0000   0.0000   0.0000     3.6696 r
  data arrival time                                                                        3.6696

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.0239     3.3512
  data required time                                                                       3.3512
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3512
  data arrival time                                                                       -3.6696
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3184

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.3184 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3071 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1874   1.0000            1.1701     2.3742 r
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               3   2.0238 
  I_RISC_CORE/ZBUF_772_inst_27088/A (NBUFFX8_HVT)
                                            0.0000   0.1874   1.0000   0.0000   0.0000     2.3742 r
  I_RISC_CORE/ZBUF_772_inst_27088/Y (NBUFFX8_HVT)    0.1287   1.0000            0.3216     2.6958 r
  I_RISC_CORE/ZBUF_772_97 (net)
                               6   1.6605 
  I_RISC_CORE/U222/A2 (AO22X1_HVT)          0.0000   0.1287   1.0000   0.0000   0.0000     2.6958 r
  I_RISC_CORE/U222/Y (AO22X1_HVT)                    0.1964   1.0000            0.5643     3.2600 r
  I_RISC_CORE/RegPort_C[3] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_90_inst_32388/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.2600 r
  I_RISC_CORE/ZINV_90_inst_32388/Y (INVX0_HVT)       0.2171   1.0000            0.2544     3.5144 f
  I_RISC_CORE/ZINV_90_2373 (net)
                               2   2.7878 
  I_RISC_CORE/ZINV_63_inst_32386/A (INVX4_HVT)
                                            0.0000   0.2171   1.0000   0.0000   0.0000     3.5144 f
  I_RISC_CORE/ZINV_63_inst_32386/Y (INVX4_HVT)       0.0958   1.0000            0.1552     3.6696 r
  I_RISC_CORE/ZINV_63_2373 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[3] (SRAM2RW128x16)
                                            0.0000   0.0958   1.0000   0.0000   0.0000     3.6696 r
  data arrival time                                                                        3.6696

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.0239     3.3512
  data required time                                                                       3.3512
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3512
  data arrival time                                                                       -3.6696
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3184

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.3184 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3071 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1874   1.0000            1.1701     2.3742 r
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               3   2.0238 
  I_RISC_CORE/ZBUF_772_inst_27088/A (NBUFFX8_HVT)
                                            0.0000   0.1874   1.0000   0.0000   0.0000     2.3742 r
  I_RISC_CORE/ZBUF_772_inst_27088/Y (NBUFFX8_HVT)    0.1287   1.0000            0.3216     2.6958 r
  I_RISC_CORE/ZBUF_772_97 (net)
                               6   1.6605 
  I_RISC_CORE/U222/A2 (AO22X1_HVT)          0.0000   0.1287   1.0000   0.0000   0.0000     2.6958 r
  I_RISC_CORE/U222/Y (AO22X1_HVT)                    0.1964   1.0000            0.5643     3.2600 r
  I_RISC_CORE/RegPort_C[3] (net)
                               1   0.5252 
  I_RISC_CORE/ZINV_90_inst_32388/A (INVX0_HVT)
                                            0.0000   0.1964   1.0000   0.0000   0.0000     3.2600 r
  I_RISC_CORE/ZINV_90_inst_32388/Y (INVX0_HVT)       0.2171   1.0000            0.2544     3.5144 f
  I_RISC_CORE/ZINV_90_2373 (net)
                               2   2.7878 
  I_RISC_CORE/ZINV_63_inst_32386/A (INVX4_HVT)
                                            0.0000   0.2171   1.0000   0.0000   0.0000     3.5144 f
  I_RISC_CORE/ZINV_63_inst_32386/Y (INVX4_HVT)       0.0958   1.0000            0.1552     3.6696 r
  I_RISC_CORE/ZINV_63_2373 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[3] (SRAM2RW128x16)
                                            0.0000   0.0958   1.0000   0.0000   0.0000     3.6696 r
  data arrival time                                                                        3.6696

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.0239     3.3512
  data required time                                                                       3.3512
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3512
  data arrival time                                                                       -3.6696
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3184

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.3184 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3071 



  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2153 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/CLK (SDFFX1_HVT)
                                            0.0000   0.0780   1.0000   0.0000   0.0000     1.2153 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/Q (SDFFX1_HVT)
                                                     0.1694   1.0000            1.1082     2.3234 f
  I_RISC_CORE/Op_Result[9] (net)
                               3   1.3282 
  I_RISC_CORE/ZBUF_2_inst_79609/A (NBUFFX2_HVT)
                                            0.0000   0.1694   1.0000   0.0000   0.0000     2.3234 f
  I_RISC_CORE/ZBUF_2_inst_79609/Y (NBUFFX2_HVT)      0.1253   1.0000            0.3122     2.6356 f
  I_RISC_CORE/ZBUF_2_67 (net)
                               1   0.3899 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_11_/SI (SDFFX1_HVT)
                                            0.0000   0.1253   1.0000   0.0000   0.0000     2.6356 f
  data arrival time                                                                        2.6356

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5012 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_11_/CLK (SDFFX1_HVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5012 r
  clock reconvergence pessimism                                                 0.1141     3.6153
  clock uncertainty                                                            -0.1000     3.5153
  library setup time                                          1.0000           -1.1967     2.3186
  data required time                                                                       2.3186
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3186
  data arrival time                                                                       -2.6356
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3170

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0578 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0578 

  slack (with derating applied) (VIOLATED)                                     -0.3170 
  clock reconvergence pessimism (due to derating)                              -0.0578 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3170 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0582   1.0000            0.2056     1.0933 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.6601 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0582   1.0000   0.0000   0.0000     1.0933 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0519   1.0000            0.0976     1.1910 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  10.4755 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_/CLK (SDFFX2_HVT)
                                            0.0000   0.0519   1.0000   0.0000   0.0000     1.1910 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_/Q (SDFFX2_HVT)
                                                     0.2429   1.0000            1.2965     2.4874 f
  I_RISC_CORE/Oprnd_B[9] (net)
                               9   5.2093 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/SI (SDFFX2_HVT)
                                            0.0000   0.2429   1.0000   0.0000   0.0000     2.4874 f
  data arrival time                                                                        2.4874

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1948     3.4049 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4049 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0462   0.9500            0.0867     3.4915 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16   7.6687 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/CLK (SDFFX2_HVT)
                                            0.0000   0.0462   0.9500   0.0000   0.0000     3.4915 r
  clock reconvergence pessimism                                                 0.0789     3.5704
  clock uncertainty                                                            -0.1000     3.4704
  library setup time                                          1.0000           -1.2982     2.1722
  data required time                                                                       2.1722
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1722
  data arrival time                                                                       -2.4874
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3152

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.3152 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2964 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0582   1.0000            0.2112     1.1085 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.6601 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0582   1.0000   0.0000   0.0000     1.1085 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0512   1.0000            0.0971     1.2056 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  10.0885 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_/CLK (SDFFX2_HVT)
                                            0.0000   0.0512   1.0000   0.0000   0.0000     1.2056 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_/Q (SDFFX2_HVT)
                                                     0.2516   1.0000            1.3046     2.5103 f
  I_RISC_CORE/Oprnd_A[7] (net)
                              10   5.8008 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_/SI (SDFFX2_HVT)
                                            0.0000   0.2516   1.0000   0.0000   0.0000     2.5103 f
  data arrival time                                                                        2.5103

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1948     3.4049 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4049 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0462   0.9500            0.0867     3.4915 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16   7.6687 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_/CLK (SDFFX2_HVT)
                                            0.0000   0.0462   0.9500   0.0000   0.0000     3.4915 r
  clock reconvergence pessimism                                                 0.1141     3.6056
  clock uncertainty                                                            -0.1000     3.5056
  library setup time                                          1.0000           -1.3028     2.2028
  data required time                                                                       2.2028
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2028
  data arrival time                                                                       -2.5103
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3074

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.3074 
  clock reconvergence pessimism (due to derating)                              -0.0573 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3074 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0582   1.0000            0.2112     1.1085 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.6601 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0582   1.0000   0.0000   0.0000     1.1085 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0512   1.0000            0.0971     1.2056 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  10.0885 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_/CLK (SDFFX2_HVT)
                                            0.0000   0.0512   1.0000   0.0000   0.0000     1.2056 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_/Q (SDFFX2_HVT)
                                                     0.2494   1.0000            1.3024     2.5081 f
  I_RISC_CORE/Oprnd_A[14] (net)
                              11   5.6519 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/SI (SDFFX2_HVT)
                                            0.0000   0.2494   1.0000   0.0000   0.0000     2.5081 f
  data arrival time                                                                        2.5081

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1948     3.4049 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4049 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0462   0.9500            0.0867     3.4915 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16   7.6687 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/CLK (SDFFX2_HVT)
                                            0.0000   0.0462   0.9500   0.0000   0.0000     3.4915 r
  clock reconvergence pessimism                                                 0.1141     3.6056
  clock uncertainty                                                            -0.1000     3.5056
  library setup time                                          1.0000           -1.3017     2.2040
  data required time                                                                       2.2040
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2040
  data arrival time                                                                       -2.5081
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3041

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.3041 
  clock reconvergence pessimism (due to derating)                              -0.0573 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.3041 



  Startpoint: I_RISC_CORE/R_33
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2153 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/R_33/CLK (SDFFX1_HVT)         0.0000   0.0780   1.0000   0.0000   0.0000     1.2153 r
  I_RISC_CORE/R_33/Q (SDFFX1_HVT)                    0.1538   1.0000            1.0911     2.3064 f
  I_RISC_CORE/n51 (net)        2   0.8207 
  I_RISC_CORE/U232/A2 (AOI222X1_HVT)        0.0000   0.1538   1.0000   0.0000   0.0000     2.3064 f
  I_RISC_CORE/U232/Y (AOI222X1_HVT)                  0.1272   1.0000            1.0431     3.3495 r
  I_RISC_CORE/RegPort_C_14 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_29436/A (NBUFFX4_HVT)
                                            0.0000   0.1272   1.0000   0.0000   0.0000     3.3495 r
  I_RISC_CORE/ZBUF_81_inst_29436/Y (NBUFFX4_HVT)     0.1328   1.0000            0.2823     3.6318 r
  I_RISC_CORE/ZBUF_81_1122 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[14] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6318 r
  data arrival time                                                                        3.6318

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0873     3.4356
  clock uncertainty                                                            -0.1000     3.3356
  library setup time                                          1.0000            0.0091     3.3446
  data required time                                                                       3.3446
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3446
  data arrival time                                                                       -3.6318
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2871

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.2871 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2798 



  Startpoint: I_RISC_CORE/R_33
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2153 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/R_33/CLK (SDFFX1_HVT)         0.0000   0.0780   1.0000   0.0000   0.0000     1.2153 r
  I_RISC_CORE/R_33/Q (SDFFX1_HVT)                    0.1538   1.0000            1.0911     2.3064 f
  I_RISC_CORE/n51 (net)        2   0.8207 
  I_RISC_CORE/U232/A2 (AOI222X1_HVT)        0.0000   0.1538   1.0000   0.0000   0.0000     2.3064 f
  I_RISC_CORE/U232/Y (AOI222X1_HVT)                  0.1272   1.0000            1.0431     3.3495 r
  I_RISC_CORE/RegPort_C_14 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_29436/A (NBUFFX4_HVT)
                                            0.0000   0.1272   1.0000   0.0000   0.0000     3.3495 r
  I_RISC_CORE/ZBUF_81_inst_29436/Y (NBUFFX4_HVT)     0.1328   1.0000            0.2823     3.6318 r
  I_RISC_CORE/ZBUF_81_1122 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[14] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6318 r
  data arrival time                                                                        3.6318

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0873     3.4356
  clock uncertainty                                                            -0.1000     3.3356
  library setup time                                          1.0000            0.0091     3.3446
  data required time                                                                       3.3446
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3446
  data arrival time                                                                       -3.6318
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2871

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.2871 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2798 



  Startpoint: I_RISC_CORE/R_33
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2153 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/R_33/CLK (SDFFX1_HVT)         0.0000   0.0780   1.0000   0.0000   0.0000     1.2153 r
  I_RISC_CORE/R_33/Q (SDFFX1_HVT)                    0.1538   1.0000            1.0911     2.3064 f
  I_RISC_CORE/n51 (net)        2   0.8207 
  I_RISC_CORE/U232/A2 (AOI222X1_HVT)        0.0000   0.1538   1.0000   0.0000   0.0000     2.3064 f
  I_RISC_CORE/U232/Y (AOI222X1_HVT)                  0.1272   1.0000            1.0431     3.3495 r
  I_RISC_CORE/RegPort_C_14 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_29436/A (NBUFFX4_HVT)
                                            0.0000   0.1272   1.0000   0.0000   0.0000     3.3495 r
  I_RISC_CORE/ZBUF_81_inst_29436/Y (NBUFFX4_HVT)     0.1328   1.0000            0.2823     3.6318 r
  I_RISC_CORE/ZBUF_81_1122 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[14] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6318 r
  data arrival time                                                                        3.6318

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0873     3.4356
  clock uncertainty                                                            -0.1000     3.3356
  library setup time                                          1.0000            0.0091     3.3446
  data required time                                                                       3.3446
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3446
  data arrival time                                                                       -3.6318
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2871

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.2871 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2798 



  Startpoint: I_RISC_CORE/R_33
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2153 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/R_33/CLK (SDFFX1_HVT)         0.0000   0.0780   1.0000   0.0000   0.0000     1.2153 r
  I_RISC_CORE/R_33/Q (SDFFX1_HVT)                    0.1538   1.0000            1.0911     2.3064 f
  I_RISC_CORE/n51 (net)        2   0.8207 
  I_RISC_CORE/U232/A2 (AOI222X1_HVT)        0.0000   0.1538   1.0000   0.0000   0.0000     2.3064 f
  I_RISC_CORE/U232/Y (AOI222X1_HVT)                  0.1272   1.0000            1.0431     3.3495 r
  I_RISC_CORE/RegPort_C_14 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_29436/A (NBUFFX4_HVT)
                                            0.0000   0.1272   1.0000   0.0000   0.0000     3.3495 r
  I_RISC_CORE/ZBUF_81_inst_29436/Y (NBUFFX4_HVT)     0.1328   1.0000            0.2823     3.6318 r
  I_RISC_CORE/ZBUF_81_1122 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[14] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.6318 r
  data arrival time                                                                        3.6318

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0873     3.4356
  clock uncertainty                                                            -0.1000     3.3356
  library setup time                                          1.0000            0.0091     3.3446
  data required time                                                                       3.3446
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3446
  data arrival time                                                                       -3.6318
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2871

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.2871 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2798 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     3.2121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     3.2974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     3.2974 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     3.3739 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.3739 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     3.4479 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     3.4479 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[0] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0824     3.5303 r
  I_RISC_CORE/I_REG_FILE_data_out_A[0] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_143/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5303 r
  I_RISC_CORE/sram_fixcell_143/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7510 r
  I_RISC_CORE/sram_fixnet_143 (net)
                               1   0.9037 
  I_RISC_CORE/U184/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7510 r
  I_RISC_CORE/U184/SO (HADDX1_HVT)                   0.2494   1.0000            0.8262     4.5772 f
  I_RISC_CORE/RESULT_DATA[0] (net)
                               2   1.0999 
  RESULT_DATA_0__UPF_LS/A (LSDNSSX4_LVT)    0.0000   0.2494   1.0000   0.0000   0.0000     4.5772 f
  RESULT_DATA_0__UPF_LS/Y (LSDNSSX4_LVT)             0.0562   1.0000            0.2442     4.8214 f
  n408 (net)                   2   0.8543 
  U374/A4 (AOI22X1_HVT)                     0.0000   0.0562   1.0000   0.0000   0.0000     4.8214 f
  U374/Y (AOI22X1_HVT)                               0.1128   1.0000            0.4655     5.2869 r
  n260 (net)                   1   0.3942 
  U377/A2 (NAND3X2_HVT)                     0.0000   0.1128   1.0000   0.0000   0.0000     5.2869 r
  U377/Y (NAND3X2_HVT)                               0.1532   1.0000            0.7355     6.0224 f
  n681 (net)                   1   0.6202 
  I_PCI_TOP/HFSBUF_23_6/A (NBUFFX4_RVT)     0.0000   0.1532   1.0000   0.0000   0.0000     6.0224 f
  I_PCI_TOP/HFSBUF_23_6/Y (NBUFFX4_RVT)              0.0591   1.0000            0.1979     6.2203 f
  I_PCI_TOP/HFSNET_1 (net)     1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/I1[0] (SRAM2RW32x4)
                                            0.0000   0.0591   1.0000   0.0000   0.0000     6.2203 f
  data arrival time                                                                        6.2203

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cts_buf_698257646/A (NBUFFX16_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/cts_buf_698257646/Y (NBUFFX16_LVT)
                                                     0.0351   0.9500            0.0753     5.7541 r
  I_CLOCKING/occ_int1/ctsbuf_net_12923315 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cts_buf_697857642/A (NBUFFX16_LVT)
                                            0.0000   0.0351   0.9500   0.0000   0.0000     5.7541 r
  I_CLOCKING/occ_int1/cts_buf_697857642/Y (NBUFFX16_LVT)
                                                     0.0365   0.9500            0.0716     5.8257 r
  I_CLOCKING/occ_int1/ctsbuf_net_12823314 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_696657630/A (NBUFFX8_LVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8257 r
  I_CLOCKING/occ_int1/cts_buf_696657630/Y (NBUFFX8_LVT)
                                                     0.0365   0.9500            0.0702     5.8960 r
  I_CLOCKING/occ_int1/p_abuf5 (net)
                              12   3.1245 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/CE1 (SRAM2RW32x4)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8960 r
  clock reconvergence pessimism                                                 0.0012     5.8972
  clock uncertainty                                                            -0.1000     5.7972
  library setup time                                          1.0000            0.1372     5.9343
  data required time                                                                       5.9343
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9343
  data arrival time                                                                       -6.2203
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2860

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.2860 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2284 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0582   1.0000            0.2056     1.0933 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.6601 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0582   1.0000   0.0000   0.0000     1.0933 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0519   1.0000            0.0976     1.1910 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  10.4755 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_/CLK (SDFFX2_HVT)
                                            0.0000   0.0519   1.0000   0.0000   0.0000     1.1910 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_/Q (SDFFX2_HVT)
                                                     0.2371   1.0000            1.2906     2.4816 f
  I_RISC_CORE/Oprnd_B[12] (net)
                               9   4.8118 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_/SI (SDFFX2_HVT)
                                            0.0000   0.2371   1.0000   0.0000   0.0000     2.4816 f
  data arrival time                                                                        2.4816

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1911     3.3945 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.3945 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0463   0.9500            0.0868     3.4812 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16   7.7387 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_/CLK (SDFFX2_HVT)
                                            0.0000   0.0463   0.9500   0.0000   0.0000     3.4812 r
  clock reconvergence pessimism                                                 0.1098     3.5910
  clock uncertainty                                                            -0.1000     3.4910
  library setup time                                          1.0000           -1.2951     2.1959
  data required time                                                                       2.1959
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1959
  data arrival time                                                                       -2.4816
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2857

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0568 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0568 

  slack (with derating applied) (VIOLATED)                                     -0.2857 
  clock reconvergence pessimism (due to derating)                              -0.0568 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2857 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0582   1.0000            0.2112     1.1085 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.6601 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0582   1.0000   0.0000   0.0000     1.1085 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0512   1.0000            0.0971     1.2056 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16  10.0885 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_/CLK (SDFFX2_HVT)
                                            0.0000   0.0512   1.0000   0.0000   0.0000     1.2056 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_/Q (SDFFX2_HVT)
                                                     0.2357   1.0000            1.2887     2.4943 f
  I_RISC_CORE/Oprnd_A[10] (net)
                               9   4.7184 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_/SI (SDFFX2_HVT)
                                            0.0000   0.2357   1.0000   0.0000   0.0000     2.4943 f
  data arrival time                                                                        2.4943

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1948     3.4049 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ctsbuf_net_11523301 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.4049 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/cts_buf_689157555/Y (NBUFFX8_LVT)
                                                     0.0462   0.9500            0.0867     3.4915 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/ENCLK (net)
                              16   7.6687 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_/CLK (SDFFX2_HVT)
                                            0.0000   0.0462   0.9500   0.0000   0.0000     3.4915 r
  clock reconvergence pessimism                                                 0.1141     3.6056
  clock uncertainty                                                            -0.1000     3.5056
  library setup time                                          1.0000           -1.2944     2.2112
  data required time                                                                       2.2112
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2112
  data arrival time                                                                       -2.4943
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2831

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.2831 
  clock reconvergence pessimism (due to derating)                              -0.0573 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2831 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     3.2121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     3.2974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     3.2974 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     3.3739 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.3739 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     3.4479 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     3.4479 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[3] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0824     3.5303 r
  I_RISC_CORE/I_REG_FILE_data_out_A[3] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_140/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5303 r
  I_RISC_CORE/sram_fixcell_140/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7510 r
  I_RISC_CORE/sram_fixnet_140 (net)
                               1   0.9037 
  I_RISC_CORE/U186/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7510 r
  I_RISC_CORE/U186/SO (HADDX1_HVT)                   0.2461   1.0000            0.8224     4.5734 f
  I_RISC_CORE/RESULT_DATA[3] (net)
                               2   0.9925 
  RESULT_DATA_3__UPF_LS/A (LSDNSSX4_LVT)    0.0000   0.2461   1.0000   0.0000   0.0000     4.5734 f
  RESULT_DATA_3__UPF_LS/Y (LSDNSSX4_LVT)             0.0557   1.0000            0.2418     4.8152 f
  n405 (net)                   2   0.8543 
  U368/A4 (AOI22X1_HVT)                     0.0000   0.0557   1.0000   0.0000   0.0000     4.8152 f
  U368/Y (AOI22X1_HVT)                               0.1128   1.0000            0.4652     5.2804 r
  n255 (net)                   1   0.3942 
  U371/A2 (NAND3X2_HVT)                     0.0000   0.1128   1.0000   0.0000   0.0000     5.2804 r
  U371/Y (NAND3X2_HVT)                               0.1532   1.0000            0.7355     6.0159 f
  n679 (net)                   1   0.6202 
  I_PCI_TOP/HFSBUF_23_7/A (NBUFFX4_RVT)     0.0000   0.1532   1.0000   0.0000   0.0000     6.0159 f
  I_PCI_TOP/HFSBUF_23_7/Y (NBUFFX4_RVT)              0.0591   1.0000            0.1979     6.2138 f
  I_PCI_TOP/HFSNET_2 (net)     1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/I1[3] (SRAM2RW32x4)
                                            0.0000   0.0591   1.0000   0.0000   0.0000     6.2138 f
  data arrival time                                                                        6.2138

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cts_buf_698257646/A (NBUFFX16_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/cts_buf_698257646/Y (NBUFFX16_LVT)
                                                     0.0351   0.9500            0.0753     5.7541 r
  I_CLOCKING/occ_int1/ctsbuf_net_12923315 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cts_buf_697857642/A (NBUFFX16_LVT)
                                            0.0000   0.0351   0.9500   0.0000   0.0000     5.7541 r
  I_CLOCKING/occ_int1/cts_buf_697857642/Y (NBUFFX16_LVT)
                                                     0.0365   0.9500            0.0716     5.8257 r
  I_CLOCKING/occ_int1/ctsbuf_net_12823314 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_696657630/A (NBUFFX8_LVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8257 r
  I_CLOCKING/occ_int1/cts_buf_696657630/Y (NBUFFX8_LVT)
                                                     0.0365   0.9500            0.0702     5.8960 r
  I_CLOCKING/occ_int1/p_abuf5 (net)
                              12   3.1245 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5/CE1 (SRAM2RW32x4)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8960 r
  clock reconvergence pessimism                                                 0.0012     5.8972
  clock uncertainty                                                            -0.1000     5.7972
  library setup time                                          1.0000            0.1372     5.9343
  data required time                                                                       5.9343
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9343
  data arrival time                                                                       -6.2138
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2795

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.2795 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2219 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     3.2121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     3.2974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     3.2974 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     3.3739 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.3739 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     3.4479 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     3.4479 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[12] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0824     3.5303 r
  I_RISC_CORE/I_REG_FILE_data_out_A[12] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_131/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5303 r
  I_RISC_CORE/sram_fixcell_131/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7510 r
  I_RISC_CORE/sram_fixnet_131 (net)
                               1   0.9037 
  I_RISC_CORE/U197/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7510 r
  I_RISC_CORE/U197/SO (HADDX1_HVT)                   0.2444   1.0000            0.8202     4.5713 f
  I_RISC_CORE/RESULT_DATA[12] (net)
                               2   0.9452 
  RESULT_DATA_12__UPF_LS/A (LSDNSSX2_LVT)   0.0000   0.2444   1.0000   0.0000   0.0000     4.5713 f
  RESULT_DATA_12__UPF_LS/Y (LSDNSSX2_LVT)            0.0542   1.0000            0.2366     4.8079 f
  n396 (net)                   2   0.8543 
  U350/A4 (AOI22X1_HVT)                     0.0000   0.0542   1.0000   0.0000   0.0000     4.8079 f
  U350/Y (AOI22X1_HVT)                               0.1128   1.0000            0.4643     5.2722 r
  n240 (net)                   1   0.3942 
  U353/A2 (NAND3X2_HVT)                     0.0000   0.1128   1.0000   0.0000   0.0000     5.2722 r
  U353/Y (NAND3X2_HVT)                               0.1533   1.0000            0.7355     6.0077 f
  n683 (net)                   1   0.6202 
  I_PCI_TOP/HFSBUF_4_203/A (NBUFFX4_RVT)    0.0000   0.1533   1.0000   0.0000   0.0000     6.0077 f
  I_PCI_TOP/HFSBUF_4_203/Y (NBUFFX4_RVT)             0.0591   1.0000            0.1980     6.2057 f
  I_PCI_TOP/HFSNET_31 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/I1[0] (SRAM2RW32x4)
                                            0.0000   0.0591   1.0000   0.0000   0.0000     6.2057 f
  data arrival time                                                                        6.2057

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cts_buf_698257646/A (NBUFFX16_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/cts_buf_698257646/Y (NBUFFX16_LVT)
                                                     0.0351   0.9500            0.0753     5.7541 r
  I_CLOCKING/occ_int1/ctsbuf_net_12923315 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cts_buf_697857642/A (NBUFFX16_LVT)
                                            0.0000   0.0351   0.9500   0.0000   0.0000     5.7541 r
  I_CLOCKING/occ_int1/cts_buf_697857642/Y (NBUFFX16_LVT)
                                                     0.0365   0.9500            0.0716     5.8257 r
  I_CLOCKING/occ_int1/ctsbuf_net_12823314 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_696657630/A (NBUFFX8_LVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8257 r
  I_CLOCKING/occ_int1/cts_buf_696657630/Y (NBUFFX8_LVT)
                                                     0.0365   0.9500            0.0702     5.8960 r
  I_CLOCKING/occ_int1/p_abuf5 (net)
                              12   3.1245 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8/CE1 (SRAM2RW32x4)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8960 r
  clock reconvergence pessimism                                                 0.0012     5.8972
  clock uncertainty                                                            -0.1000     5.7972
  library setup time                                          1.0000            0.1372     5.9343
  data required time                                                                       5.9343
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9343
  data arrival time                                                                       -6.2057
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2714

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.2714 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2138 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     3.2121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.2877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.2877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.4984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.4984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/QN (SDFFX1_HVT)
                                                     0.2928   1.0000            0.8299     4.4340 r
  I_RISC_CORE/n294 (net)       1   0.5561 
  I_RISC_CORE/ZBUF_2_inst_79240/A (NBUFFX2_RVT)
                                            0.0000   0.2928   1.0000   0.0000   0.0000     4.4340 r
  I_RISC_CORE/ZBUF_2_inst_79240/Y (NBUFFX2_RVT)      0.1305   1.0000            0.2827     4.7168 r
  I_RISC_CORE/ZBUF_2_18 (net)
                               1   5.2975 
  I_RISC_CORE/HFSINV_228_4632/A (INVX8_RVT)
                                            0.0000   0.1305   1.0000   0.0000   0.0000     4.7168 r
  I_RISC_CORE/HFSINV_228_4632/Y (INVX8_RVT)          0.0564   1.0000            0.0596     4.7763 f
  I_RISC_CORE/Xecutng_Instrn[21] (net)
                               8   1.9824 
  Xecutng_Instrn_21__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.0564   1.0000   0.0000   0.0000     4.7763 f
  Xecutng_Instrn_21__UPF_LS/Y (LSDNSSX4_LVT)         0.0363   1.0000            0.1019     4.8782 f
  n358 (net)                   1   0.4763 
  U457/A4 (AOI22X2_RVT)                     0.0000   0.0363   1.0000   0.0000   0.0000     4.8782 f
  U457/Y (AOI22X2_RVT)                               0.0665   1.0000            0.2601     5.1383 r
  n335 (net)                   1   0.3942 
  U460/A2 (NAND3X2_HVT)                     0.0000   0.0665   1.0000   0.0000   0.0000     5.1383 r
  U460/Y (NAND3X2_HVT)                               0.1712   1.0000            0.7278     5.8661 f
  n671 (net)                   1   1.5798 
  I_PCI_TOP/HFSBUF_57_205/A (NBUFFX16_HVT)
                                            0.0000   0.1712   1.0000   0.0000   0.0000     5.8661 f
  I_PCI_TOP/HFSBUF_57_205/Y (NBUFFX16_HVT)           0.1225   1.0000            0.3089     6.1750 f
  I_PCI_TOP/HFSNET_33 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/I1[1] (SRAM2RW32x4)
                                            0.0000   0.1225   1.0000   0.0000   0.0000     6.1750 f
  data arrival time                                                                        6.1750

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cts_buf_698257646/A (NBUFFX16_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/cts_buf_698257646/Y (NBUFFX16_LVT)
                                                     0.0351   0.9500            0.0753     5.7541 r
  I_CLOCKING/occ_int1/ctsbuf_net_12923315 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cts_buf_697857642/A (NBUFFX16_LVT)
                                            0.0000   0.0351   0.9500   0.0000   0.0000     5.7541 r
  I_CLOCKING/occ_int1/cts_buf_697857642/Y (NBUFFX16_LVT)
                                                     0.0365   0.9500            0.0716     5.8257 r
  I_CLOCKING/occ_int1/ctsbuf_net_12823314 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_696657630/A (NBUFFX8_LVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8257 r
  I_CLOCKING/occ_int1/cts_buf_696657630/Y (NBUFFX8_LVT)
                                                     0.0365   0.9500            0.0702     5.8960 r
  I_CLOCKING/occ_int1/p_abuf5 (net)
                              12   3.1245 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2/CE1 (SRAM2RW32x4)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8960 r
  clock reconvergence pessimism                                                 0.0012     5.8972
  clock uncertainty                                                            -0.1000     5.7972
  library setup time                                          1.0000            0.1078     5.9050
  data required time                                                                       5.9050
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9050
  data arrival time                                                                       -6.1750
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2700

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.2700 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2125 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     3.2121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.2877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.2877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.4984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.4984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/Q (SDFFX2_HVT)
                                                     0.1948   1.0000            1.2392     4.8433 f
  I_RISC_CORE/Xecutng_Instrn[8] (net)
                               5   1.9791 
  Xecutng_Instrn_8__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     4.8433 f
  Xecutng_Instrn_8__UPF_LS/Y (LSDNSSX4_RVT)          0.1485   1.0000            0.3763     5.2196 f
  n371 (net)                   4   1.6976 
  U241/A2 (AO22X1_HVT)                      0.0000   0.1485   1.0000   0.0000   0.0000     5.2196 f
  U241/Y (AO22X1_HVT)                                0.1949   1.0000            0.6286     5.8482 f
  n697 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_202/A (NBUFFX16_HVT)
                                            0.0000   0.1949   1.0000   0.0000   0.0000     5.8482 f
  I_SDRAM_TOP/HFSBUF_23_202/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     6.1755 f
  I_SDRAM_TOP/HFSNET_76 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[8] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     6.1755 f
  data arrival time                                                                        6.1755

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/buf_drc_cln58209/A (NBUFFX8_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/buf_drc_cln58209/Y (NBUFFX8_LVT)
                                                     0.0361   0.9500            0.0742     5.7530 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               4   2.8348 
  I_CLOCKING/occ_int1/cto_buf_58704/A (NBUFFX8_LVT)
                                            0.0000   0.0361   0.9500   0.0000   0.0000     5.7530 r
  I_CLOCKING/occ_int1/cto_buf_58704/Y (NBUFFX8_LVT)
                                                     0.0328   0.9500            0.0668     5.8198 r
  I_CLOCKING/occ_int1/cts4 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696257626/A (NBUFFX16_LVT)
                                            0.0000   0.0328   0.9500   0.0000   0.0000     5.8198 r
  I_CLOCKING/occ_int1/cts_buf_696257626/Y (NBUFFX16_LVT)
                                                     0.0439   0.9500            0.0770     5.8968 r
  I_CLOCKING/occ_int1/p_abuf4 (net)
                              23  10.5230 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0439   0.9500   0.0000   0.0000     5.8968 r
  clock reconvergence pessimism                                                 0.0012     5.8980
  clock uncertainty                                                            -0.1000     5.7980
  library setup time                                          1.0000            0.1112     5.9092
  data required time                                                                       5.9092
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9092
  data arrival time                                                                       -6.1755
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2664

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.2664 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2087 



  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2153 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0780   1.0000   0.0000   0.0000     1.2153 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_2_/Q (SDFFX1_HVT)
                                                     0.1477   1.0000            1.0837     2.2990 f
  I_RISC_CORE/Op_Result[2] (net)
                               1   0.6258 
  I_RISC_CORE/ZINV_393_inst_35260/A (INVX1_HVT)
                                            0.0000   0.1477   1.0000   0.0000   0.0000     2.2990 f
  I_RISC_CORE/ZINV_393_inst_35260/Y (INVX1_HVT)      0.1407   1.0000            0.1764     2.4753 r
  I_RISC_CORE/ZINV_393_3908 (net)
                               2   1.9622 
  I_RISC_CORE/ZINV_359_inst_35259/A (INVX0_HVT)
                                            0.0000   0.1407   1.0000   0.0000   0.0000     2.4753 r
  I_RISC_CORE/ZINV_359_inst_35259/Y (INVX0_HVT)      0.0781   1.0000            0.1342     2.6096 f
  I_RISC_CORE/ZINV_359_3908 (net)
                               1   0.3899 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_8_/SI (SDFFX1_HVT)
                                            0.0000   0.0781   1.0000   0.0000   0.0000     2.6096 f
  data arrival time                                                                        2.6096

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5012 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_8_/CLK (SDFFX1_HVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5012 r
  clock reconvergence pessimism                                                 0.1141     3.6153
  clock uncertainty                                                            -0.1000     3.5153
  library setup time                                          1.0000           -1.1692     2.3460
  data required time                                                                       2.3460
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3460
  data arrival time                                                                       -2.6096
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2635

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0578 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0578 

  slack (with derating applied) (VIOLATED)                                     -0.2635 
  clock reconvergence pessimism (due to derating)                              -0.0578 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2635 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1874   1.0000            1.1701     2.3742 r
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               3   2.0238 
  I_RISC_CORE/ZBUF_772_inst_27088/A (NBUFFX8_HVT)
                                            0.0000   0.1874   1.0000   0.0000   0.0000     2.3742 r
  I_RISC_CORE/ZBUF_772_inst_27088/Y (NBUFFX8_HVT)    0.1287   1.0000            0.3216     2.6958 r
  I_RISC_CORE/ZBUF_772_97 (net)
                               6   1.6605 
  I_RISC_CORE/U374/A2 (AO22X1_HVT)          0.0000   0.1287   1.0000   0.0000   0.0000     2.6958 r
  I_RISC_CORE/U374/Y (AO22X1_HVT)                    0.1994   1.0000            0.5675     3.2632 r
  I_RISC_CORE/Addr_A[3] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_29887/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2632 r
  I_RISC_CORE/ZBUF_37_inst_29887/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.5996 r
  I_RISC_CORE/ZBUF_37_1276 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[3] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.5996 r
  data arrival time                                                                        3.5996

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.0091     3.3363
  data required time                                                                       3.3363
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3363
  data arrival time                                                                       -3.5996
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2633

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.2633 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2520 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1874   1.0000            1.1701     2.3742 r
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               3   2.0238 
  I_RISC_CORE/ZBUF_772_inst_27088/A (NBUFFX8_HVT)
                                            0.0000   0.1874   1.0000   0.0000   0.0000     2.3742 r
  I_RISC_CORE/ZBUF_772_inst_27088/Y (NBUFFX8_HVT)    0.1287   1.0000            0.3216     2.6958 r
  I_RISC_CORE/ZBUF_772_97 (net)
                               6   1.6605 
  I_RISC_CORE/U374/A2 (AO22X1_HVT)          0.0000   0.1287   1.0000   0.0000   0.0000     2.6958 r
  I_RISC_CORE/U374/Y (AO22X1_HVT)                    0.1994   1.0000            0.5675     3.2632 r
  I_RISC_CORE/Addr_A[3] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_29887/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.2632 r
  I_RISC_CORE/ZBUF_37_inst_29887/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.5996 r
  I_RISC_CORE/ZBUF_37_1276 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[3] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.5996 r
  data arrival time                                                                        3.5996

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.0091     3.3363
  data required time                                                                       3.3363
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3363
  data arrival time                                                                       -3.5996
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2633

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.2633 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2520 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     3.2121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.2877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.2877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.4984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.4984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX2_HVT)
                                                     0.1890   1.0000            1.2302     4.8343 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               4   1.6301 
  Xecutng_Instrn_2__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1890   1.0000   0.0000   0.0000     4.8343 f
  Xecutng_Instrn_2__UPF_LS/Y (LSDNSSX4_RVT)          0.1519   1.0000            0.3763     5.2106 f
  n377 (net)                   4   2.2244 
  U254/A2 (AO22X1_HVT)                      0.0000   0.1519   1.0000   0.0000   0.0000     5.2106 f
  U254/Y (AO22X1_HVT)                                0.1949   1.0000            0.6313     5.8419 f
  n733 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_4_196/A (NBUFFX16_HVT)
                                            0.0000   0.1949   1.0000   0.0000   0.0000     5.8419 f
  I_SDRAM_TOP/HFSBUF_4_196/Y (NBUFFX16_HVT)          0.1224   1.0000            0.3273     6.1693 f
  I_SDRAM_TOP/HFSNET_70 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[2] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     6.1693 f
  data arrival time                                                                        6.1693

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/buf_drc_cln58209/A (NBUFFX8_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/buf_drc_cln58209/Y (NBUFFX8_LVT)
                                                     0.0361   0.9500            0.0742     5.7530 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               4   2.8348 
  I_CLOCKING/occ_int1/cto_buf_58704/A (NBUFFX8_LVT)
                                            0.0000   0.0361   0.9500   0.0000   0.0000     5.7530 r
  I_CLOCKING/occ_int1/cto_buf_58704/Y (NBUFFX8_LVT)
                                                     0.0328   0.9500            0.0668     5.8198 r
  I_CLOCKING/occ_int1/cts4 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696257626/A (NBUFFX16_LVT)
                                            0.0000   0.0328   0.9500   0.0000   0.0000     5.8198 r
  I_CLOCKING/occ_int1/cts_buf_696257626/Y (NBUFFX16_LVT)
                                                     0.0439   0.9500            0.0770     5.8968 r
  I_CLOCKING/occ_int1/p_abuf4 (net)
                              23  10.5230 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0439   0.9500   0.0000   0.0000     5.8968 r
  clock reconvergence pessimism                                                 0.0012     5.8980
  clock uncertainty                                                            -0.1000     5.7980
  library setup time                                          1.0000            0.1112     5.9092
  data required time                                                                       5.9092
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9092
  data arrival time                                                                       -6.1693
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2601

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.2601 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2025 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0683   1.0000            0.2201     1.1175 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.8552 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0683   1.0000   0.0000   0.0000     1.1175 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_/Q (SDFFARX1_HVT)
                                                     0.1741   1.0000            1.2869     2.4044 r
  I_RISC_CORE/n1542 (net)      1   0.3892 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/SI (SDFFARX1_HVT)
                                            0.0000   0.1741   1.0000   0.0000   0.0000     2.4044 r
  data arrival time                                                                        2.4044

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0638   0.9500            0.2036     3.4137 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.3126 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0638   0.9500   0.0000   0.0000     3.4137 r
  clock reconvergence pessimism                                                 0.1038     3.5175
  clock uncertainty                                                            -0.1000     3.4175
  library setup time                                          1.0000           -1.2680     2.1495
  data required time                                                                       2.1495
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1495
  data arrival time                                                                       -2.4044
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2549

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0532 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0532 

  slack (with derating applied) (VIOLATED)                                     -0.2549 
  clock reconvergence pessimism (due to derating)                              -0.0532 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2549 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cto_buf_58692/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     0.9739 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.9739 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0479 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0479 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1244 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1244 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1741   1.0000            1.2649     2.3892 r
  I_RISC_CORE/n1543 (net)      1   0.3892 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/SI (SDFFARX1_HVT)
                                            0.0000   0.1741   1.0000   0.0000   0.0000     2.3892 r
  data arrival time                                                                        2.3892

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0365   0.9500            0.0714     3.4197 r
  I_RISC_CORE/cts0 (net)       7   3.2412 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     3.4197 r
  clock reconvergence pessimism                                                 0.1047     3.5244
  clock uncertainty                                                            -0.1000     3.4244
  library setup time                                          1.0000           -1.2876     2.1368
  data required time                                                                       2.1368
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1368
  data arrival time                                                                       -2.3892
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2525

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0535 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0535 

  slack (with derating applied) (VIOLATED)                                     -0.2525 
  clock reconvergence pessimism (due to derating)                              -0.0535 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2525 



  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0582   1.0000            0.2056     1.0933 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.6601 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0582   1.0000   0.0000   0.0000     1.0933 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0519   1.0000            0.0976     1.1910 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16  10.4755 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_11_/CLK (SDFFX2_HVT)
                                            0.0000   0.0519   1.0000   0.0000   0.0000     1.1910 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_11_/Q (SDFFX2_HVT)
                                                     0.2104   1.0000            1.2589     2.4499 f
  I_RISC_CORE/Oprnd_B[11] (net)
                               6   3.0181 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_/SI (SDFFX2_HVT)
                                            0.0000   0.2104   1.0000   0.0000   0.0000     2.4499 f
  data arrival time                                                                        2.4499

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0540   0.9500            0.1911     3.3945 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ctsbuf_net_11623302 (net)
                               1   1.1656 
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/A (NBUFFX8_LVT)
                                            0.0000   0.0540   0.9500   0.0000   0.0000     3.3945 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/cts_buf_689657560/Y (NBUFFX8_LVT)
                                                     0.0463   0.9500            0.0868     3.4812 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/ENCLK (net)
                              16   7.7387 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_/CLK (SDFFX2_HVT)
                                            0.0000   0.0463   0.9500   0.0000   0.0000     3.4812 r
  clock reconvergence pessimism                                                 0.1098     3.5910
  clock uncertainty                                                            -0.1000     3.4910
  library setup time                                          1.0000           -1.2811     2.2099
  data required time                                                                       2.2099
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2099
  data arrival time                                                                       -2.4499
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2400

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0568 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0568 

  slack (with derating applied) (VIOLATED)                                     -0.2400 
  clock reconvergence pessimism (due to derating)                              -0.0568 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2400 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_/Q (SDFFX1_HVT)
                                                     0.1432   1.0000            1.0622     2.2629 f
  I_RISC_CORE/Return_Addr[6] (net)
                               1   0.4816 
  I_RISC_CORE/ZINV_396_inst_35248/A (INVX0_HVT)
                                            0.0000   0.1432   1.0000   0.0000   0.0000     2.2629 f
  I_RISC_CORE/ZINV_396_inst_35248/Y (INVX0_HVT)      0.1270   1.0000            0.1698     2.4328 r
  I_RISC_CORE/ZINV_396_3907 (net)
                               2   1.0514 
  I_RISC_CORE/ZINV_362_inst_35247/A (INVX0_HVT)
                                            0.0000   0.1270   1.0000   0.0000   0.0000     2.4328 r
  I_RISC_CORE/ZINV_362_inst_35247/Y (INVX0_HVT)      0.0731   1.0000            0.1259     2.5586 f
  I_RISC_CORE/ZINV_362_3907 (net)
                               1   0.3899 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_/SI (SDFFX1_HVT)
                                            0.0000   0.0731   1.0000   0.0000   0.0000     2.5586 f
  data arrival time                                                                        2.5586

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.1104     3.6007
  clock uncertainty                                                            -0.1000     3.5007
  library setup time                                          1.0000           -1.1808     2.3199
  data required time                                                                       2.3199
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3199
  data arrival time                                                                       -2.5586
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2387

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.2387 
  clock reconvergence pessimism (due to derating)                              -0.0573 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2387 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_/Q (SDFFX1_HVT)
                                                     0.1571   1.0000            1.0794     2.2801 f
  I_RISC_CORE/Return_Addr[5] (net)
                               2   0.9312 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/SI (SDFFARX2_HVT)
                                            0.0000   0.1571   1.0000   0.0000   0.0000     2.2801 f
  data arrival time                                                                        2.2801

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0755   0.9500            0.2130     3.4231 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   3.7095 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0755   0.9500   0.0000   0.0000     3.4231 r
  clock reconvergence pessimism                                                 0.0873     3.5103
  clock uncertainty                                                            -0.1000     3.4103
  library setup time                                          1.0000           -1.3573     2.0530
  data required time                                                                       2.0530
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0530
  data arrival time                                                                       -2.2801
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2271

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0537 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0537 

  slack (with derating applied) (VIOLATED)                                     -0.2271 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2159 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_/Q (SDFFX1_HVT)
                                                     0.1543   1.0000            1.0759     2.2766 f
  I_RISC_CORE/Return_Addr[0] (net)
                               2   0.8397 
  I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg/SI (SDFFARX1_HVT)
                                            0.0000   0.1543   1.0000   0.0000   0.0000     2.2766 f
  data arrival time                                                                        2.2766

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0603   0.9500            0.2007     3.4108 r
  I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/ENCLK (net)
                               4   1.9051 
  I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0603   0.9500   0.0000   0.0000     3.4108 r
  clock reconvergence pessimism                                                 0.0873     3.4981
  clock uncertainty                                                            -0.1000     3.3981
  library setup time                                          1.0000           -1.3454     2.0527
  data required time                                                                       2.0527
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0527
  data arrival time                                                                       -2.2766
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2240

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0531 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0531 

  slack (with derating applied) (VIOLATED)                                     -0.2240 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2134 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/Q (SDFFX1_HVT)
                                                     0.1537   1.0000            1.0752     2.2759 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_2__1_ (net)
                               2   0.8207 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/SI (SDFFARX2_HVT)
                                            0.0000   0.1537   1.0000   0.0000   0.0000     2.2759 f
  data arrival time                                                                        2.2759

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0755   0.9500            0.2130     3.4231 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   3.7095 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0755   0.9500   0.0000   0.0000     3.4231 r
  clock reconvergence pessimism                                                 0.0873     3.5103
  clock uncertainty                                                            -0.1000     3.4103
  library setup time                                          1.0000           -1.3555     2.0549
  data required time                                                                       2.0549
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0549
  data arrival time                                                                       -2.2759
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2211

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0537 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0537 

  slack (with derating applied) (VIOLATED)                                     -0.2211 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2099 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     3.2121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.2877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.2877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.4984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.4984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFX2_HVT)
                                                     0.1926   1.0000            1.2358     4.8399 f
  I_RISC_CORE/Xecutng_Instrn[3] (net)
                               3   1.8482 
  Xecutng_Instrn_3__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1926   1.0000   0.0000   0.0000     4.8399 f
  Xecutng_Instrn_3__UPF_LS/Y (LSDNSSX4_RVT)          0.1516   1.0000            0.3789     5.2188 f
  n376 (net)                   4   2.1749 
  U251/A2 (AO22X1_HVT)                      0.0000   0.1516   1.0000   0.0000   0.0000     5.2188 f
  U251/Y (AO22X1_HVT)                                0.1802   1.0000            0.6152     5.8340 f
  n757 (net)                   1   1.0990 
  I_SDRAM_TOP/ZBUF_4_inst_28733/A (NBUFFX8_HVT)
                                            0.0000   0.1802   1.0000   0.0000   0.0000     5.8340 f
  I_SDRAM_TOP/ZBUF_4_inst_28733/Y (NBUFFX8_HVT)      0.1100   1.0000            0.3007     6.1347 f
  I_SDRAM_TOP/ZBUF_4_864 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[3] (SRAM2RW64x32)
                                            0.0000   0.1100   1.0000   0.0000   0.0000     6.1347 f
  data arrival time                                                                        6.1347

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/buf_drc_cln58209/A (NBUFFX8_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/buf_drc_cln58209/Y (NBUFFX8_LVT)
                                                     0.0361   0.9500            0.0742     5.7530 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               4   2.8348 
  I_CLOCKING/occ_int1/cto_buf_58704/A (NBUFFX8_LVT)
                                            0.0000   0.0361   0.9500   0.0000   0.0000     5.7530 r
  I_CLOCKING/occ_int1/cto_buf_58704/Y (NBUFFX8_LVT)
                                                     0.0328   0.9500            0.0668     5.8198 r
  I_CLOCKING/occ_int1/cts4 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696257626/A (NBUFFX16_LVT)
                                            0.0000   0.0328   0.9500   0.0000   0.0000     5.8198 r
  I_CLOCKING/occ_int1/cts_buf_696257626/Y (NBUFFX16_LVT)
                                                     0.0439   0.9500            0.0770     5.8968 r
  I_CLOCKING/occ_int1/p_abuf4 (net)
                              23  10.5230 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0439   0.9500   0.0000   0.0000     5.8968 r
  clock reconvergence pessimism                                                 0.0012     5.8980
  clock uncertainty                                                            -0.1000     5.7980
  library setup time                                          1.0000            0.1168     5.9148
  data required time                                                                       5.9148
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9148
  data arrival time                                                                       -6.1347
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2199

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.2199 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1623 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_/Q (SDFFX1_HVT)
                                                     0.1530   1.0000            1.0743     2.2750 f
  I_RISC_CORE/Return_Addr[1] (net)
                               2   0.7961 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/SI (SDFFARX2_HVT)
                                            0.0000   0.1530   1.0000   0.0000   0.0000     2.2750 f
  data arrival time                                                                        2.2750

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0755   0.9500            0.2130     3.4231 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   3.7095 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0755   0.9500   0.0000   0.0000     3.4231 r
  clock reconvergence pessimism                                                 0.0873     3.5103
  clock uncertainty                                                            -0.1000     3.4103
  library setup time                                          1.0000           -1.3551     2.0553
  data required time                                                                       2.0553
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0553
  data arrival time                                                                       -2.2750
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2197

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0537 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0537 

  slack (with derating applied) (VIOLATED)                                     -0.2197 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.2085 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFX1_HVT)
                                                     0.1544   1.0000            1.0747     2.2788 f
  I_RISC_CORE/n1530 (net)      2   0.8430 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/SI (SDFFARX1_HVT)
                                            0.0000   0.1544   1.0000   0.0000   0.0000     2.2788 f
  data arrival time                                                                        2.2788

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0755   0.9500            0.2130     3.4231 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   3.7095 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0755   0.9500   0.0000   0.0000     3.4231 r
  clock reconvergence pessimism                                                 0.0789     3.5020
  clock uncertainty                                                            -0.1000     3.4020
  library setup time                                          1.0000           -1.3337     2.0683
  data required time                                                                       2.0683
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0683
  data arrival time                                                                       -2.2788
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2105

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0537 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0537 

  slack (with derating applied) (VIOLATED)                                     -0.2105 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1952 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_/Q (SDFFX1_HVT)
                                                     0.1538   1.0000            1.0753     2.2760 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_6__0_ (net)
                               2   0.8237 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/SI (SDFFARX1_HVT)
                                            0.0000   0.1538   1.0000   0.0000   0.0000     2.2760 f
  data arrival time                                                                        2.2760

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0755   0.9500            0.2130     3.4231 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   3.7095 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0755   0.9500   0.0000   0.0000     3.4231 r
  clock reconvergence pessimism                                                 0.0873     3.5103
  clock uncertainty                                                            -0.1000     3.4103
  library setup time                                          1.0000           -1.3334     2.0770
  data required time                                                                       2.0770
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0770
  data arrival time                                                                       -2.2760
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1991

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0537 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0537 

  slack (with derating applied) (VIOLATED)                                     -0.1991 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1879 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     3.2121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.2877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.2877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.4984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.4984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/Q (SDFFX2_HVT)
                                                     0.2384   1.0000            1.2933     4.8974 f
  I_RISC_CORE/Xecutng_Instrn[25] (net)
                               8   4.9047 
  Xecutng_Instrn_25__UPF_LS/A (LSDNSSX8_HVT)
                                            0.0000   0.2384   1.0000   0.0000   0.0000     4.8974 f
  Xecutng_Instrn_25__UPF_LS/Y (LSDNSSX8_HVT)         0.0699   1.0000            0.3095     5.2070 f
  n354 (net)                   1   0.4455 
  U299/A4 (AOI22X1_HVT)                     0.0000   0.0699   1.0000   0.0000   0.0000     5.2070 f
  U299/Y (AOI22X1_HVT)                               0.1182   1.0000            0.4781     5.6851 r
  n613 (net)                   1   0.5503 
  U436/A2 (NAND3X0_RVT)                     0.0000   0.1182   1.0000   0.0000   0.0000     5.6851 r
  U436/Y (NAND3X0_RVT)                               0.1969   1.0000            0.2131     5.8982 f
  n668 (net)                   1   1.7135 
  I_PCI_TOP/HFSBUF_180_240/A (NBUFFX16_RVT)
                                            0.0000   0.1969   1.0000   0.0000   0.0000     5.8982 f
  I_PCI_TOP/HFSBUF_180_240/Y (NBUFFX16_RVT)          0.0643   1.0000            0.2301     6.1283 f
  I_PCI_TOP/HFSNET_45 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3/I1[1] (SRAM2RW32x4)
                                            0.0000   0.0643   1.0000   0.0000   0.0000     6.1283 f
  data arrival time                                                                        6.1283

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cts_buf_698257646/A (NBUFFX16_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/cts_buf_698257646/Y (NBUFFX16_LVT)
                                                     0.0351   0.9500            0.0753     5.7541 r
  I_CLOCKING/occ_int1/ctsbuf_net_12923315 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cts_buf_697857642/A (NBUFFX16_LVT)
                                            0.0000   0.0351   0.9500   0.0000   0.0000     5.7541 r
  I_CLOCKING/occ_int1/cts_buf_697857642/Y (NBUFFX16_LVT)
                                                     0.0365   0.9500            0.0716     5.8257 r
  I_CLOCKING/occ_int1/ctsbuf_net_12823314 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_696957633/A (NBUFFX16_LVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8257 r
  I_CLOCKING/occ_int1/cts_buf_696957633/Y (NBUFFX16_LVT)
                                                     0.0331   0.9500            0.0690     5.8947 r
  I_CLOCKING/occ_int1/p_abuf8 (net)
                               3   0.0784 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3/CE1 (SRAM2RW32x4)
                                            0.0000   0.0331   0.9500   0.0000   0.0000     5.8947 r
  clock reconvergence pessimism                                                 0.0012     5.8960
  clock uncertainty                                                            -0.1000     5.7960
  library setup time                                          1.0000            0.1334     5.9294
  data required time                                                                       5.9294
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9294
  data arrival time                                                                       -6.1283
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1989

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0575 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0575 

  slack (with derating applied) (VIOLATED)                                     -0.1989 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1414 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2753 f
  I_RISC_CORE/Return_Addr[3] (net)
                               2   0.8034 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/SI (SDFFARX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2753 f
  data arrival time                                                                        2.2753

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0755   0.9500            0.2130     3.4231 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   3.7095 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0755   0.9500   0.0000   0.0000     3.4231 r
  clock reconvergence pessimism                                                 0.0873     3.5103
  clock uncertainty                                                            -0.1000     3.4103
  library setup time                                          1.0000           -1.3330     2.0773
  data required time                                                                       2.0773
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0773
  data arrival time                                                                       -2.2753
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1979

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0537 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0537 

  slack (with derating applied) (VIOLATED)                                     -0.1979 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1867 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1290 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1290 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.2033   1.0000            1.3285     2.4575 r
  I_RISC_CORE/n1539 (net)      3   1.2569 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_/SI (SDFFX1_HVT)
                                            0.0000   0.2033   1.0000   0.0000   0.0000     2.4575 r
  data arrival time                                                                        2.4575

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2170     2.2605
  data required time                                                                       2.2605
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2605
  data arrival time                                                                       -2.4575
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1970

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.1970 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1823 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1423   1.0000            1.0596     2.2637 f
  I_RISC_CORE/n796 (net)       1   0.4533 
  I_RISC_CORE/ZBUF_2_inst_79220/A (NBUFFX2_HVT)
                                            0.0000   0.1423   1.0000   0.0000   0.0000     2.2637 f
  I_RISC_CORE/ZBUF_2_inst_79220/Y (NBUFFX2_HVT)      0.1448   1.0000            0.3088     2.5725 f
  I_RISC_CORE/Xecutng_Instrn[5] (net)
                               2   1.4243 
  I_RISC_CORE/ZBUF_344_inst_83359/A (NBUFFX8_HVT)
                                            0.0000   0.1448   1.0000   0.0000   0.0000     2.5725 f
  I_RISC_CORE/ZBUF_344_inst_83359/Y (NBUFFX8_HVT)    0.1215   1.0000            0.2851     2.8576 f
  I_RISC_CORE/ZBUF_344_223 (net)
                               7   2.0817 
  I_RISC_CORE/U220/A2 (AO22X1_HVT)          0.0000   0.1215   1.0000   0.0000   0.0000     2.8576 f
  I_RISC_CORE/U220/Y (AO22X1_HVT)                    0.1696   1.0000            0.5768     3.4345 f
  I_RISC_CORE/RegPort_C[5] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_33256/A (INVX1_LVT)
                                            0.0000   0.1696   1.0000   0.0000   0.0000     3.4345 f
  I_RISC_CORE/ZINV_97_inst_33256/Y (INVX1_LVT)       0.1063   1.0000            0.1392     3.5737 r
  I_RISC_CORE/ZINV_97_2851 (net)
                               2   3.2591 
  I_RISC_CORE/ZINV_63_inst_33254/A (INVX4_HVT)
                                            0.0000   0.1063   1.0000   0.0000   0.0000     3.5737 r
  I_RISC_CORE/ZINV_63_inst_33254/Y (INVX4_HVT)       0.0505   1.0000            0.0882     3.6619 f
  I_RISC_CORE/ZINV_63_2851 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[5] (SRAM2RW128x16)
                                            0.0000   0.0505   1.0000   0.0000   0.0000     3.6619 f
  data arrival time                                                                        3.6619

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.1405     3.4678
  data required time                                                                       3.4678
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4678
  data arrival time                                                                       -3.6619
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1941

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.1941 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1828 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1423   1.0000            1.0596     2.2637 f
  I_RISC_CORE/n796 (net)       1   0.4533 
  I_RISC_CORE/ZBUF_2_inst_79220/A (NBUFFX2_HVT)
                                            0.0000   0.1423   1.0000   0.0000   0.0000     2.2637 f
  I_RISC_CORE/ZBUF_2_inst_79220/Y (NBUFFX2_HVT)      0.1448   1.0000            0.3088     2.5725 f
  I_RISC_CORE/Xecutng_Instrn[5] (net)
                               2   1.4243 
  I_RISC_CORE/ZBUF_344_inst_83359/A (NBUFFX8_HVT)
                                            0.0000   0.1448   1.0000   0.0000   0.0000     2.5725 f
  I_RISC_CORE/ZBUF_344_inst_83359/Y (NBUFFX8_HVT)    0.1215   1.0000            0.2851     2.8576 f
  I_RISC_CORE/ZBUF_344_223 (net)
                               7   2.0817 
  I_RISC_CORE/U220/A2 (AO22X1_HVT)          0.0000   0.1215   1.0000   0.0000   0.0000     2.8576 f
  I_RISC_CORE/U220/Y (AO22X1_HVT)                    0.1696   1.0000            0.5768     3.4345 f
  I_RISC_CORE/RegPort_C[5] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_33256/A (INVX1_LVT)
                                            0.0000   0.1696   1.0000   0.0000   0.0000     3.4345 f
  I_RISC_CORE/ZINV_97_inst_33256/Y (INVX1_LVT)       0.1063   1.0000            0.1392     3.5737 r
  I_RISC_CORE/ZINV_97_2851 (net)
                               2   3.2591 
  I_RISC_CORE/ZINV_63_inst_33254/A (INVX4_HVT)
                                            0.0000   0.1063   1.0000   0.0000   0.0000     3.5737 r
  I_RISC_CORE/ZINV_63_inst_33254/Y (INVX4_HVT)       0.0505   1.0000            0.0882     3.6619 f
  I_RISC_CORE/ZINV_63_2851 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[5] (SRAM2RW128x16)
                                            0.0000   0.0505   1.0000   0.0000   0.0000     3.6619 f
  data arrival time                                                                        3.6619

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.1405     3.4678
  data required time                                                                       3.4678
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4678
  data arrival time                                                                       -3.6619
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1941

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.1941 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1828 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1423   1.0000            1.0596     2.2637 f
  I_RISC_CORE/n796 (net)       1   0.4533 
  I_RISC_CORE/ZBUF_2_inst_79220/A (NBUFFX2_HVT)
                                            0.0000   0.1423   1.0000   0.0000   0.0000     2.2637 f
  I_RISC_CORE/ZBUF_2_inst_79220/Y (NBUFFX2_HVT)      0.1448   1.0000            0.3088     2.5725 f
  I_RISC_CORE/Xecutng_Instrn[5] (net)
                               2   1.4243 
  I_RISC_CORE/ZBUF_344_inst_83359/A (NBUFFX8_HVT)
                                            0.0000   0.1448   1.0000   0.0000   0.0000     2.5725 f
  I_RISC_CORE/ZBUF_344_inst_83359/Y (NBUFFX8_HVT)    0.1215   1.0000            0.2851     2.8576 f
  I_RISC_CORE/ZBUF_344_223 (net)
                               7   2.0817 
  I_RISC_CORE/U220/A2 (AO22X1_HVT)          0.0000   0.1215   1.0000   0.0000   0.0000     2.8576 f
  I_RISC_CORE/U220/Y (AO22X1_HVT)                    0.1696   1.0000            0.5768     3.4345 f
  I_RISC_CORE/RegPort_C[5] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_33256/A (INVX1_LVT)
                                            0.0000   0.1696   1.0000   0.0000   0.0000     3.4345 f
  I_RISC_CORE/ZINV_97_inst_33256/Y (INVX1_LVT)       0.1063   1.0000            0.1392     3.5737 r
  I_RISC_CORE/ZINV_97_2851 (net)
                               2   3.2591 
  I_RISC_CORE/ZINV_63_inst_33254/A (INVX4_HVT)
                                            0.0000   0.1063   1.0000   0.0000   0.0000     3.5737 r
  I_RISC_CORE/ZINV_63_inst_33254/Y (INVX4_HVT)       0.0505   1.0000            0.0882     3.6619 f
  I_RISC_CORE/ZINV_63_2851 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[5] (SRAM2RW128x16)
                                            0.0000   0.0505   1.0000   0.0000   0.0000     3.6619 f
  data arrival time                                                                        3.6619

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.1405     3.4678
  data required time                                                                       3.4678
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4678
  data arrival time                                                                       -3.6619
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1941

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.1941 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1828 



  Startpoint: I_RISC_CORE/I_CONTROL_EndOfInstrn_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cto_buf_58692/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     0.9739 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.9739 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0479 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0479 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1244 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_CONTROL_EndOfInstrn_reg/CLK (SDFFX1_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1244 r
  I_RISC_CORE/I_CONTROL_EndOfInstrn_reg/Q (SDFFX1_HVT)
                                                     0.1942   1.0000            1.1038     2.2281 f
  I_RISC_CORE/EndOfInstrn (net)
                               2   2.1453 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg/SI (SDFFARX1_HVT)
                                            0.0000   0.1942   1.0000   0.0000   0.0000     2.2281 f
  data arrival time                                                                        2.2281

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0365   0.9500            0.0714     3.4197 r
  I_RISC_CORE/cts0 (net)       7   3.2412 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     3.4197 r
  clock reconvergence pessimism                                                 0.1047     3.5244
  clock uncertainty                                                            -0.1000     3.4244
  library setup time                                          1.0000           -1.3885     2.0358
  data required time                                                                       2.0358
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0358
  data arrival time                                                                       -2.2281
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1923

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0535 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0535 

  slack (with derating applied) (VIOLATED)                                     -0.1923 
  clock reconvergence pessimism (due to derating)                              -0.0535 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1923 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/Q (SDFFX2_HVT)
                                                     0.1948   1.0000            1.2392     2.4433 f
  I_RISC_CORE/Xecutng_Instrn[8] (net)
                               5   1.9791 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/SI (SDFFX1_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     2.4433 f
  data arrival time                                                                        2.4433

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.4919 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.4919 r
  clock reconvergence pessimism                                                 0.1122     3.6041
  clock uncertainty                                                            -0.1000     3.5041
  library setup time                                          1.0000           -1.2492     2.2549
  data required time                                                                       2.2549
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2549
  data arrival time                                                                       -2.4433
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1885

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.1885 
  clock reconvergence pessimism (due to derating)                              -0.0573 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1885 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/QN (SDFFX2_HVT)
                                                     0.4168   1.0000            1.0095     2.2136 r
  I_RISC_CORE/n283 (net)       1   4.8908 
  I_RISC_CORE/HFSINV_355_4634/A (INVX8_HVT)
                                            0.0000   0.4168   1.0000   0.0000   0.0000     2.2136 r
  I_RISC_CORE/HFSINV_355_4634/Y (INVX8_HVT)          0.1720   1.0000            0.2374     2.4509 f
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               8   1.9609 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/SI (SDFFX1_HVT)
                                            0.0000   0.1720   1.0000   0.0000   0.0000     2.4509 f
  data arrival time                                                                        2.4509

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.4919 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.4919 r
  clock reconvergence pessimism                                                 0.1122     3.6041
  clock uncertainty                                                            -0.1000     3.5041
  library setup time                                          1.0000           -1.2366     2.2675
  data required time                                                                       2.2675
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2675
  data arrival time                                                                       -2.4509
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1834

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.1834 
  clock reconvergence pessimism (due to derating)                              -0.0573 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1834 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     3.2121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     3.2974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     3.2974 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     3.3739 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.3739 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     3.4479 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     3.4479 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[10] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0824     3.5303 r
  I_RISC_CORE/I_REG_FILE_data_out_A[10] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_133/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5303 r
  I_RISC_CORE/sram_fixcell_133/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7510 r
  I_RISC_CORE/sram_fixnet_133 (net)
                               1   0.9037 
  I_RISC_CORE/U198/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7510 r
  I_RISC_CORE/U198/SO (HADDX1_HVT)                   0.2840   1.0000            0.8635     4.6145 f
  I_RISC_CORE/RESULT_DATA[10] (net)
                               2   2.2096 
  RESULT_DATA_10__UPF_LS/A (LSDNSSX8_HVT)   0.0000   0.2840   1.0000   0.0000   0.0000     4.6145 f
  RESULT_DATA_10__UPF_LS/Y (LSDNSSX8_HVT)            0.0749   1.0000            0.3509     4.9654 f
  n398 (net)                   2   0.8946 
  U475/A4 (AOI22X1_RVT)                     0.0000   0.0749   1.0000   0.0000   0.0000     4.9654 f
  U475/Y (AOI22X1_RVT)                               0.0546   1.0000            0.2525     5.2180 r
  n412 (net)                   1   0.3942 
  U478/A2 (NAND3X2_HVT)                     0.0000   0.0546   1.0000   0.0000   0.0000     5.2180 r
  U478/Y (NAND3X2_HVT)                               0.1529   1.0000            0.6981     5.9160 f
  n654 (net)                   1   0.6202 
  I_PCI_TOP/HFSBUF_23_216/A (NBUFFX4_RVT)   0.0000   0.1529   1.0000   0.0000   0.0000     5.9160 f
  I_PCI_TOP/HFSBUF_23_216/Y (NBUFFX4_RVT)            0.0591   1.0000            0.1977     6.1137 f
  I_PCI_TOP/HFSNET_44 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/I1[2] (SRAM2RW32x4)
                                            0.0000   0.0591   1.0000   0.0000   0.0000     6.1137 f
  data arrival time                                                                        6.1137

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cts_buf_698257646/A (NBUFFX16_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/cts_buf_698257646/Y (NBUFFX16_LVT)
                                                     0.0351   0.9500            0.0753     5.7541 r
  I_CLOCKING/occ_int1/ctsbuf_net_12923315 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cts_buf_697857642/A (NBUFFX16_LVT)
                                            0.0000   0.0351   0.9500   0.0000   0.0000     5.7541 r
  I_CLOCKING/occ_int1/cts_buf_697857642/Y (NBUFFX16_LVT)
                                                     0.0365   0.9500            0.0716     5.8257 r
  I_CLOCKING/occ_int1/ctsbuf_net_12823314 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_696657630/A (NBUFFX8_LVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8257 r
  I_CLOCKING/occ_int1/cts_buf_696657630/Y (NBUFFX8_LVT)
                                                     0.0365   0.9500            0.0702     5.8960 r
  I_CLOCKING/occ_int1/p_abuf5 (net)
                              12   3.1245 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1 (SRAM2RW32x4)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8960 r
  clock reconvergence pessimism                                                 0.0012     5.8972
  clock uncertainty                                                            -0.1000     5.7972
  library setup time                                          1.0000            0.1372     5.9344
  data required time                                                                       5.9344
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9344
  data arrival time                                                                       -6.1137
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1794

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.1794 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1218 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX1_HVT)
                                                     0.1646   1.0000            1.0861     2.2902 f
  I_RISC_CORE/n1537 (net)      1   1.1742 
  I_RISC_CORE/ZINV_396_inst_27107/A (INVX2_HVT)
                                            0.0000   0.1646   1.0000   0.0000   0.0000     2.2902 f
  I_RISC_CORE/ZINV_396_inst_27107/Y (INVX2_HVT)      0.1688   1.0000            0.2002     2.4904 r
  I_RISC_CORE/ZINV_396_99 (net)
                               2   5.4170 
  I_RISC_CORE/ZINV_354_inst_27105/A (INVX8_HVT)
                                            0.0000   0.1688   1.0000   0.0000   0.0000     2.4904 r
  I_RISC_CORE/ZINV_354_inst_27105/Y (INVX8_HVT)      0.0785   1.0000            0.1270     2.6173 f
  I_RISC_CORE/ZINV_354_99 (net)
                               6   1.6598 
  I_RISC_CORE/U219/A2 (AO22X1_HVT)          0.0000   0.0785   1.0000   0.0000   0.0000     2.6173 f
  I_RISC_CORE/U219/Y (AO22X1_HVT)                    0.1695   1.0000            0.5420     3.1593 f
  I_RISC_CORE/n806 (net)       1   0.7585 
  I_RISC_CORE/ZINV_97_inst_32768/A (INVX1_LVT)
                                            0.0000   0.1695   1.0000   0.0000   0.0000     3.1593 f
  I_RISC_CORE/ZINV_97_inst_32768/Y (INVX1_LVT)       0.0868   1.0000            0.1087     3.2680 r
  I_RISC_CORE/ZINV_97_2577 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_63_inst_32766/A (IBUFFX2_HVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000     3.2680 r
  I_RISC_CORE/ZINV_63_inst_32766/Y (IBUFFX2_HVT)     0.1151   1.0000            0.3469     3.6149 f
  I_RISC_CORE/ZINV_63_2577 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[6] (SRAM2RW128x16)
                                            0.0000   0.1151   1.0000   0.0000   0.0000     3.6149 f
  data arrival time                                                                        3.6149

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.1103     3.4376
  data required time                                                                       3.4376
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4376
  data arrival time                                                                       -3.6149
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1773

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.1773 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1660 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX1_HVT)
                                                     0.1646   1.0000            1.0861     2.2902 f
  I_RISC_CORE/n1537 (net)      1   1.1742 
  I_RISC_CORE/ZINV_396_inst_27107/A (INVX2_HVT)
                                            0.0000   0.1646   1.0000   0.0000   0.0000     2.2902 f
  I_RISC_CORE/ZINV_396_inst_27107/Y (INVX2_HVT)      0.1688   1.0000            0.2002     2.4904 r
  I_RISC_CORE/ZINV_396_99 (net)
                               2   5.4170 
  I_RISC_CORE/ZINV_354_inst_27105/A (INVX8_HVT)
                                            0.0000   0.1688   1.0000   0.0000   0.0000     2.4904 r
  I_RISC_CORE/ZINV_354_inst_27105/Y (INVX8_HVT)      0.0785   1.0000            0.1270     2.6173 f
  I_RISC_CORE/ZINV_354_99 (net)
                               6   1.6598 
  I_RISC_CORE/U219/A2 (AO22X1_HVT)          0.0000   0.0785   1.0000   0.0000   0.0000     2.6173 f
  I_RISC_CORE/U219/Y (AO22X1_HVT)                    0.1695   1.0000            0.5420     3.1593 f
  I_RISC_CORE/n806 (net)       1   0.7585 
  I_RISC_CORE/ZINV_97_inst_32768/A (INVX1_LVT)
                                            0.0000   0.1695   1.0000   0.0000   0.0000     3.1593 f
  I_RISC_CORE/ZINV_97_inst_32768/Y (INVX1_LVT)       0.0868   1.0000            0.1087     3.2680 r
  I_RISC_CORE/ZINV_97_2577 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_63_inst_32766/A (IBUFFX2_HVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000     3.2680 r
  I_RISC_CORE/ZINV_63_inst_32766/Y (IBUFFX2_HVT)     0.1151   1.0000            0.3469     3.6149 f
  I_RISC_CORE/ZINV_63_2577 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[6] (SRAM2RW128x16)
                                            0.0000   0.1151   1.0000   0.0000   0.0000     3.6149 f
  data arrival time                                                                        3.6149

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.1103     3.4376
  data required time                                                                       3.4376
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4376
  data arrival time                                                                       -3.6149
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1773

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.1773 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1660 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX1_HVT)
                                                     0.1646   1.0000            1.0861     2.2902 f
  I_RISC_CORE/n1537 (net)      1   1.1742 
  I_RISC_CORE/ZINV_396_inst_27107/A (INVX2_HVT)
                                            0.0000   0.1646   1.0000   0.0000   0.0000     2.2902 f
  I_RISC_CORE/ZINV_396_inst_27107/Y (INVX2_HVT)      0.1688   1.0000            0.2002     2.4904 r
  I_RISC_CORE/ZINV_396_99 (net)
                               2   5.4170 
  I_RISC_CORE/ZINV_354_inst_27105/A (INVX8_HVT)
                                            0.0000   0.1688   1.0000   0.0000   0.0000     2.4904 r
  I_RISC_CORE/ZINV_354_inst_27105/Y (INVX8_HVT)      0.0785   1.0000            0.1270     2.6173 f
  I_RISC_CORE/ZINV_354_99 (net)
                               6   1.6598 
  I_RISC_CORE/U219/A2 (AO22X1_HVT)          0.0000   0.0785   1.0000   0.0000   0.0000     2.6173 f
  I_RISC_CORE/U219/Y (AO22X1_HVT)                    0.1695   1.0000            0.5420     3.1593 f
  I_RISC_CORE/n806 (net)       1   0.7585 
  I_RISC_CORE/ZINV_97_inst_32768/A (INVX1_LVT)
                                            0.0000   0.1695   1.0000   0.0000   0.0000     3.1593 f
  I_RISC_CORE/ZINV_97_inst_32768/Y (INVX1_LVT)       0.0868   1.0000            0.1087     3.2680 r
  I_RISC_CORE/ZINV_97_2577 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_63_inst_32766/A (IBUFFX2_HVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000     3.2680 r
  I_RISC_CORE/ZINV_63_inst_32766/Y (IBUFFX2_HVT)     0.1151   1.0000            0.3469     3.6149 f
  I_RISC_CORE/ZINV_63_2577 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[6] (SRAM2RW128x16)
                                            0.0000   0.1151   1.0000   0.0000   0.0000     3.6149 f
  data arrival time                                                                        3.6149

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.1103     3.4376
  data required time                                                                       3.4376
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4376
  data arrival time                                                                       -3.6149
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1773

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.1773 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1660 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     3.2121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.2877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.2877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.4984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.4984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/QN (SDFFX1_HVT)
                                                     0.2949   1.0000            0.8331     4.4372 r
  I_RISC_CORE/n275 (net)       1   0.6041 
  I_RISC_CORE/HFSINV_324_4540/A (IBUFFX8_LVT)
                                            0.0000   0.2949   1.0000   0.0000   0.0000     4.4372 r
  I_RISC_CORE/HFSINV_324_4540/Y (IBUFFX8_LVT)        0.0453   1.0000            0.2212     4.6584 f
  I_RISC_CORE/Xecutng_Instrn[17] (net)
                               8   1.6426 
  Xecutng_Instrn_17__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.0453   1.0000   0.0000   0.0000     4.6584 f
  Xecutng_Instrn_17__UPF_LS/Y (LSDNSSX4_RVT)         0.1397   1.0000            0.2442     4.9026 f
  n362 (net)                   1   0.5464 
  U308/A4 (AOI22X1_LVT)                     0.0000   0.1397   1.0000   0.0000   0.0000     4.9026 f
  U308/Y (AOI22X1_LVT)                               0.0292   1.0000            0.1739     5.0765 r
  n205 (net)                   1   0.4035 
  U311/A2 (NAND3X1_HVT)                     0.0000   0.0292   1.0000   0.0000   0.0000     5.0765 r
  U311/Y (NAND3X1_HVT)                               0.1668   1.0000            0.6960     5.7725 f
  n677 (net)                   1   1.5798 
  I_PCI_TOP/HFSBUF_290_9/A (NBUFFX16_HVT)   0.0000   0.1668   1.0000   0.0000   0.0000     5.7725 f
  I_PCI_TOP/HFSBUF_290_9/Y (NBUFFX16_HVT)            0.1225   1.0000            0.3055     6.0780 f
  I_PCI_TOP/HFSNET_4 (net)     1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/I1[1] (SRAM2RW32x4)
                                            0.0000   0.1225   1.0000   0.0000   0.0000     6.0780 f
  data arrival time                                                                        6.0780

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cts_buf_698257646/A (NBUFFX16_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/cts_buf_698257646/Y (NBUFFX16_LVT)
                                                     0.0351   0.9500            0.0753     5.7541 r
  I_CLOCKING/occ_int1/ctsbuf_net_12923315 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cts_buf_697857642/A (NBUFFX16_LVT)
                                            0.0000   0.0351   0.9500   0.0000   0.0000     5.7541 r
  I_CLOCKING/occ_int1/cts_buf_697857642/Y (NBUFFX16_LVT)
                                                     0.0365   0.9500            0.0716     5.8257 r
  I_CLOCKING/occ_int1/ctsbuf_net_12823314 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_696957633/A (NBUFFX16_LVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8257 r
  I_CLOCKING/occ_int1/cts_buf_696957633/Y (NBUFFX16_LVT)
                                                     0.0331   0.9500            0.0690     5.8947 r
  I_CLOCKING/occ_int1/p_abuf8 (net)
                               3   0.0784 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/CE1 (SRAM2RW32x4)
                                            0.0000   0.0331   0.9500   0.0000   0.0000     5.8947 r
  clock reconvergence pessimism                                                 0.0012     5.8960
  clock uncertainty                                                            -0.1000     5.7960
  library setup time                                          1.0000            0.1062     5.9021
  data required time                                                                       5.9021
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9021
  data arrival time                                                                       -6.0780
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1758

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0575 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0575 

  slack (with derating applied) (VIOLATED)                                     -0.1758 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1183 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     3.2121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.2877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.2877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.4984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.4984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/Q (SDFFX2_HVT)
                                                     0.2173   1.0000            1.2695     4.8736 f
  I_RISC_CORE/Xecutng_Instrn[9] (net)
                               5   3.4807 
  Xecutng_Instrn_9__UPF_LS/A (LSDNSSX8_HVT)
                                            0.0000   0.2173   1.0000   0.0000   0.0000     4.8736 f
  Xecutng_Instrn_9__UPF_LS/Y (LSDNSSX8_HVT)          0.0779   1.0000            0.2986     5.1722 f
  n370 (net)                   4   1.7121 
  U240/A2 (AO22X1_HVT)                      0.0000   0.0779   1.0000   0.0000   0.0000     5.1722 f
  U240/Y (AO22X1_HVT)                                0.1948   1.0000            0.5709     5.7431 f
  n737 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_190/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.7431 f
  I_SDRAM_TOP/HFSBUF_23_190/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     6.0704 f
  I_SDRAM_TOP/HFSNET_64 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[9] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     6.0704 f
  data arrival time                                                                        6.0704

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/buf_drc_cln58209/A (NBUFFX8_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/buf_drc_cln58209/Y (NBUFFX8_LVT)
                                                     0.0361   0.9500            0.0742     5.7530 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               4   2.8348 
  I_CLOCKING/occ_int1/cto_buf_58704/A (NBUFFX8_LVT)
                                            0.0000   0.0361   0.9500   0.0000   0.0000     5.7530 r
  I_CLOCKING/occ_int1/cto_buf_58704/Y (NBUFFX8_LVT)
                                                     0.0328   0.9500            0.0668     5.8198 r
  I_CLOCKING/occ_int1/cts4 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696257626/A (NBUFFX16_LVT)
                                            0.0000   0.0328   0.9500   0.0000   0.0000     5.8198 r
  I_CLOCKING/occ_int1/cts_buf_696257626/Y (NBUFFX16_LVT)
                                                     0.0439   0.9500            0.0770     5.8968 r
  I_CLOCKING/occ_int1/p_abuf4 (net)
                              23  10.5230 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0439   0.9500   0.0000   0.0000     5.8968 r
  clock reconvergence pessimism                                                 0.0012     5.8980
  clock uncertainty                                                            -0.1000     5.7980
  library setup time                                          1.0000            0.1112     5.9092
  data required time                                                                       5.9092
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9092
  data arrival time                                                                       -6.0704
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1612

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.1612 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1036 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0683   1.0000            0.2201     1.1175 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/ENCLK (net)
                               5   2.8552 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0683   1.0000   0.0000   0.0000     1.1175 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1906   1.0000            1.3058     2.4232 r
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               2   0.8750 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1906   1.0000   0.0000   0.0000     2.4232 r
  data arrival time                                                                        2.4232

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2099     2.2677
  data required time                                                                       2.2677
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2677
  data arrival time                                                                       -2.4232
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1556

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.1556 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1408 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     3.2121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.2877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.2877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.4984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.4984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/Q (SDFFX1_HVT)
                                                     0.1683   1.0000            1.0900     4.6941 f
  I_RISC_CORE/aps_rename_50_ (net)
                               3   1.2983 
  I_RISC_CORE/ZBUF_20_inst_27131/A (NBUFFX2_HVT)
                                            0.0000   0.1683   1.0000   0.0000   0.0000     4.6941 f
  I_RISC_CORE/ZBUF_20_inst_27131/Y (NBUFFX2_HVT)     0.1616   1.0000            0.3443     5.0384 f
  I_RISC_CORE/Xecutng_Instrn[13] (net)
                               2   2.3877 
  Xecutng_Instrn_13__UPF_LS/A (LSDNSSX8_LVT)
                                            0.0000   0.1616   1.0000   0.0000   0.0000     5.0384 f
  Xecutng_Instrn_13__UPF_LS/Y (LSDNSSX8_LVT)         0.0352   1.0000            0.1563     5.1946 f
  n366 (net)                   4   2.1477 
  U245/A2 (AO22X1_HVT)                      0.0000   0.0352   1.0000   0.0000   0.0000     5.1946 f
  U245/Y (AO22X1_HVT)                                0.1948   1.0000            0.5370     5.7317 f
  n698 (net)                   1   1.5798 
  I_SDRAM_TOP/ZBUF_2_inst_30260/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.7317 f
  I_SDRAM_TOP/ZBUF_2_inst_30260/Y (NBUFFX16_HVT)     0.1224   1.0000            0.3273     6.0589 f
  I_SDRAM_TOP/ZBUF_2_1413 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[13] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     6.0589 f
  data arrival time                                                                        6.0589

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/buf_drc_cln58209/A (NBUFFX8_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/buf_drc_cln58209/Y (NBUFFX8_LVT)
                                                     0.0361   0.9500            0.0742     5.7530 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               4   2.8348 
  I_CLOCKING/occ_int1/cto_buf_58704/A (NBUFFX8_LVT)
                                            0.0000   0.0361   0.9500   0.0000   0.0000     5.7530 r
  I_CLOCKING/occ_int1/cto_buf_58704/Y (NBUFFX8_LVT)
                                                     0.0328   0.9500            0.0668     5.8198 r
  I_CLOCKING/occ_int1/cts4 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696257626/A (NBUFFX16_LVT)
                                            0.0000   0.0328   0.9500   0.0000   0.0000     5.8198 r
  I_CLOCKING/occ_int1/cts_buf_696257626/Y (NBUFFX16_LVT)
                                                     0.0439   0.9500            0.0770     5.8968 r
  I_CLOCKING/occ_int1/p_abuf4 (net)
                              23  10.5230 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0439   0.9500   0.0000   0.0000     5.8968 r
  clock reconvergence pessimism                                                 0.0012     5.8980
  clock uncertainty                                                            -0.1000     5.7980
  library setup time                                          1.0000            0.1112     5.9092
  data required time                                                                       5.9092
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9092
  data arrival time                                                                       -6.0589
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1498

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.1498 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0922 



  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2153 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/CLK (SDFFX2_HVT)
                                            0.0000   0.0780   1.0000   0.0000   0.0000     1.2153 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/Q (SDFFX2_HVT)
                                                     0.1750   1.0000            1.2256     2.4409 f
  I_RISC_CORE/Op_Result[4] (net)
                               2   0.8271 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_2_/SI (SDFFX1_HVT)
                                            0.0000   0.1750   1.0000   0.0000   0.0000     2.4409 f
  data arrival time                                                                        2.4409

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5012 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5012 r
  clock reconvergence pessimism                                                 0.1141     3.6153
  clock uncertainty                                                            -0.1000     3.5153
  library setup time                                          1.0000           -1.2232     2.2921
  data required time                                                                       2.2921
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2921
  data arrival time                                                                       -2.4409
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1488

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0578 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0578 

  slack (with derating applied) (VIOLATED)                                     -0.1488 
  clock reconvergence pessimism (due to derating)                              -0.0578 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1488 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/Q (SDFFX1_HVT)
                                                     0.1434   1.0000            1.0611     2.2652 f
  I_RISC_CORE/aps_rename_52_ (net)
                               1   0.4886 
  I_RISC_CORE/ZBUF_184_inst_27132/A (NBUFFX2_RVT)
                                            0.0000   0.1434   1.0000   0.0000   0.0000     2.2652 f
  I_RISC_CORE/ZBUF_184_inst_27132/Y (NBUFFX2_RVT)    0.0688   1.0000            0.2061     2.4714 f
  I_RISC_CORE/Xecutng_Instrn[10] (net)
                               4   1.7799 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/SI (SDFFX1_HVT)
                                            0.0000   0.0688   1.0000   0.0000   0.0000     2.4714 f
  data arrival time                                                                        2.4714

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.4919 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.4919 r
  clock reconvergence pessimism                                                 0.1122     3.6041
  clock uncertainty                                                            -0.1000     3.5041
  library setup time                                          1.0000           -1.1807     2.3234
  data required time                                                                       2.3234
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3234
  data arrival time                                                                       -2.4714
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1479

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.1479 
  clock reconvergence pessimism (due to derating)                              -0.0573 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1479 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     3.2121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     3.2974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     3.2974 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     3.3739 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.3739 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     3.4479 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     3.4479 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[11] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0824     3.5303 r
  I_RISC_CORE/I_REG_FILE_data_out_A[11] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_132/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5303 r
  I_RISC_CORE/sram_fixcell_132/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7510 r
  I_RISC_CORE/sram_fixnet_132 (net)
                               1   0.9037 
  I_RISC_CORE/U196/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7510 r
  I_RISC_CORE/U196/SO (HADDX1_HVT)                   0.2391   1.0000            0.8129     4.5639 f
  I_RISC_CORE/RESULT_DATA[11] (net)
                               2   0.7836 
  RESULT_DATA_11__UPF_LS/A (LSDNSSX2_RVT)   0.0000   0.2391   1.0000   0.0000   0.0000     4.5639 f
  RESULT_DATA_11__UPF_LS/Y (LSDNSSX2_RVT)            0.1025   1.0000            0.3515     4.9155 f
  n397 (net)                   2   0.8946 
  U314/A4 (AOI22X1_RVT)                     0.0000   0.1025   1.0000   0.0000   0.0000     4.9155 f
  U314/Y (AOI22X1_RVT)                               0.0546   1.0000            0.2693     5.1848 r
  n210 (net)                   1   0.3942 
  U317/A2 (NAND3X2_HVT)                     0.0000   0.0546   1.0000   0.0000   0.0000     5.1848 r
  U317/Y (NAND3X2_HVT)                               0.1529   1.0000            0.6981     5.8829 f
  n655 (net)                   1   0.6202 
  I_PCI_TOP/HFSBUF_23_215/A (NBUFFX4_RVT)   0.0000   0.1529   1.0000   0.0000   0.0000     5.8829 f
  I_PCI_TOP/HFSBUF_23_215/Y (NBUFFX4_RVT)            0.0591   1.0000            0.1977     6.0805 f
  I_PCI_TOP/HFSNET_43 (net)    1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/I1[3] (SRAM2RW32x4)
                                            0.0000   0.0591   1.0000   0.0000   0.0000     6.0805 f
  data arrival time                                                                        6.0805

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cts_buf_698257646/A (NBUFFX16_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/cts_buf_698257646/Y (NBUFFX16_LVT)
                                                     0.0351   0.9500            0.0753     5.7541 r
  I_CLOCKING/occ_int1/ctsbuf_net_12923315 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cts_buf_697857642/A (NBUFFX16_LVT)
                                            0.0000   0.0351   0.9500   0.0000   0.0000     5.7541 r
  I_CLOCKING/occ_int1/cts_buf_697857642/Y (NBUFFX16_LVT)
                                                     0.0365   0.9500            0.0716     5.8257 r
  I_CLOCKING/occ_int1/ctsbuf_net_12823314 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_696657630/A (NBUFFX8_LVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8257 r
  I_CLOCKING/occ_int1/cts_buf_696657630/Y (NBUFFX8_LVT)
                                                     0.0365   0.9500            0.0702     5.8960 r
  I_CLOCKING/occ_int1/p_abuf5 (net)
                              12   3.1245 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7/CE1 (SRAM2RW32x4)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8960 r
  clock reconvergence pessimism                                                 0.0012     5.8972
  clock uncertainty                                                            -0.1000     5.7972
  library setup time                                          1.0000            0.1372     5.9344
  data required time                                                                       5.9344
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9344
  data arrival time                                                                       -6.0805
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1462

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.1462 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0886 



  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cto_buf_58692/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     0.9739 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.9739 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     1.0479 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     1.0479 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0373   1.0000            0.0764     1.1244 r
  I_RISC_CORE/cts0 (net)       7   4.0019 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0373   1.0000   0.0000   0.0000     1.1244 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/QN (SDFFARX1_HVT)
                                                     0.2893   1.0000            0.8246     1.9490 r
  I_RISC_CORE/n1294 (net)      1   0.7793 
  I_RISC_CORE/ZINV_1959_inst_29563/A (INVX1_LVT)
                                            0.0000   0.2893   1.0000   0.0000   0.0000     1.9490 r
  I_RISC_CORE/ZINV_1959_inst_29563/Y (INVX1_LVT)     0.1527   1.0000            0.1038     2.0528 f
  I_RISC_CORE/ZINV_1959_1147 (net)
                               3   5.0946 
  I_RISC_CORE/ZINV_1400_inst_29562/A (INVX4_HVT)
                                            0.0000   0.1527   1.0000   0.0000   0.0000     2.0528 f
  I_RISC_CORE/ZINV_1400_inst_29562/Y (INVX4_HVT)     0.1015   1.0000            0.1545     2.2073 r
  I_RISC_CORE/ZINV_1400_1147 (net)
                               6   4.9928 
  I_RISC_CORE/HFSINV_708_3070/A (INVX4_LVT)
                                            0.0000   0.1015   1.0000   0.0000   0.0000     2.2073 r
  I_RISC_CORE/HFSINV_708_3070/Y (INVX4_LVT)          0.0562   1.0000            0.0436     2.2508 f
  I_RISC_CORE/HFSNET_8 (net)  19   7.6643 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg/SI (SDFFARX1_HVT)
                                            0.0000   0.0562   1.0000   0.0000   0.0000     2.2508 f
  data arrival time                                                                        2.2508

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/cto_buf_58692/A (NBUFFX16_LVT)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  I_RISC_CORE/cto_buf_58692/Y (NBUFFX16_LVT)         0.0365   0.9500            0.0714     3.4197 r
  I_RISC_CORE/cts0 (net)       7   3.2412 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg/CLK (SDFFARX1_HVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     3.4197 r
  clock reconvergence pessimism                                                 0.1047     3.5244
  clock uncertainty                                                            -0.1000     3.4244
  library setup time                                          1.0000           -1.3128     2.1115
  data required time                                                                       2.1115
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1115
  data arrival time                                                                       -2.2508
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1393

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0535 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0535 

  slack (with derating applied) (VIOLATED)                                     -0.1393 
  clock reconvergence pessimism (due to derating)                              -0.0535 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1393 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     3.2121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.2877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.2877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.4984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.4984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/Q (SDFFX1_HVT)
                                                     0.1423   1.0000            1.0596     4.6637 f
  I_RISC_CORE/n762 (net)       1   0.4533 
  I_RISC_CORE/ZBUF_2_inst_79602/A (NBUFFX2_HVT)
                                            0.0000   0.1423   1.0000   0.0000   0.0000     4.6637 f
  I_RISC_CORE/ZBUF_2_inst_79602/Y (NBUFFX2_HVT)      0.1581   1.0000            0.3209     4.9845 f
  I_RISC_CORE/Xecutng_Instrn[7] (net)
                               5   2.2085 
  Xecutng_Instrn_7__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1581   1.0000   0.0000   0.0000     4.9845 f
  Xecutng_Instrn_7__UPF_LS/Y (LSDNSSX4_LVT)          0.0481   1.0000            0.1860     5.1706 f
  n372 (net)                   4   2.2099 
  U248/A2 (AO22X1_HVT)                      0.0000   0.0481   1.0000   0.0000   0.0000     5.1706 f
  U248/Y (AO22X1_HVT)                                0.1948   1.0000            0.5471     5.7177 f
  n756 (net)                   1   1.5798 
  I_SDRAM_TOP/ZBUF_23_inst_28731/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.7177 f
  I_SDRAM_TOP/ZBUF_23_inst_28731/Y (NBUFFX16_HVT)    0.1224   1.0000            0.3273     6.0450 f
  I_SDRAM_TOP/ZBUF_23_862 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[7] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     6.0450 f
  data arrival time                                                                        6.0450

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/buf_drc_cln58209/A (NBUFFX8_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/buf_drc_cln58209/Y (NBUFFX8_LVT)
                                                     0.0361   0.9500            0.0742     5.7530 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               4   2.8348 
  I_CLOCKING/occ_int1/cto_buf_58704/A (NBUFFX8_LVT)
                                            0.0000   0.0361   0.9500   0.0000   0.0000     5.7530 r
  I_CLOCKING/occ_int1/cto_buf_58704/Y (NBUFFX8_LVT)
                                                     0.0328   0.9500            0.0668     5.8198 r
  I_CLOCKING/occ_int1/cts4 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696257626/A (NBUFFX16_LVT)
                                            0.0000   0.0328   0.9500   0.0000   0.0000     5.8198 r
  I_CLOCKING/occ_int1/cts_buf_696257626/Y (NBUFFX16_LVT)
                                                     0.0439   0.9500            0.0770     5.8968 r
  I_CLOCKING/occ_int1/p_abuf4 (net)
                              23  10.5230 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0439   0.9500   0.0000   0.0000     5.8968 r
  clock reconvergence pessimism                                                 0.0012     5.8980
  clock uncertainty                                                            -0.1000     5.7980
  library setup time                                          1.0000            0.1112     5.9092
  data required time                                                                       5.9092
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9092
  data arrival time                                                                       -6.0450
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1358

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.1358 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0782 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFX1_HVT)
                                                     0.1423   1.0000            1.0596     2.2637 f
  I_RISC_CORE/n796 (net)       1   0.4533 
  I_RISC_CORE/ZBUF_2_inst_79220/A (NBUFFX2_HVT)
                                            0.0000   0.1423   1.0000   0.0000   0.0000     2.2637 f
  I_RISC_CORE/ZBUF_2_inst_79220/Y (NBUFFX2_HVT)      0.1448   1.0000            0.3088     2.5725 f
  I_RISC_CORE/Xecutng_Instrn[5] (net)
                               2   1.4243 
  I_RISC_CORE/ZBUF_344_inst_83359/A (NBUFFX8_HVT)
                                            0.0000   0.1448   1.0000   0.0000   0.0000     2.5725 f
  I_RISC_CORE/ZBUF_344_inst_83359/Y (NBUFFX8_HVT)    0.1215   1.0000            0.2851     2.8576 f
  I_RISC_CORE/ZBUF_344_223 (net)
                               7   2.0817 
  I_RISC_CORE/U220/A2 (AO22X1_HVT)          0.0000   0.1215   1.0000   0.0000   0.0000     2.8576 f
  I_RISC_CORE/U220/Y (AO22X1_HVT)                    0.1696   1.0000            0.5768     3.4345 f
  I_RISC_CORE/RegPort_C[5] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_33256/A (INVX1_LVT)
                                            0.0000   0.1696   1.0000   0.0000   0.0000     3.4345 f
  I_RISC_CORE/ZINV_97_inst_33256/Y (INVX1_LVT)       0.1063   1.0000            0.1392     3.5737 r
  I_RISC_CORE/ZINV_97_2851 (net)
                               2   3.2591 
  I_RISC_CORE/ZINV_6_inst_33255/A (INVX1_LVT)
                                            0.0000   0.1063   1.0000   0.0000   0.0000     3.5737 r
  I_RISC_CORE/ZINV_6_inst_33255/Y (INVX1_LVT)        0.0414   1.0000            0.0171     3.5908 f
  I_RISC_CORE/ZINV_6_2851 (net)
                               1   0.0039 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[5] (SRAM2RW128x16)
                                            0.0000   0.0414   1.0000   0.0000   0.0000     3.5908 f
  data arrival time                                                                        3.5908

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.1449     3.4721
  data required time                                                                       3.4721
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4721
  data arrival time                                                                       -3.5908
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1187

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.1187 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1074 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX1_HVT)
                                                     0.1835   1.0000            1.0195     2.2236 r
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               3   1.9450 
  I_RISC_CORE/U623/A (NBUFFX8_HVT)          0.0000   0.1835   1.0000   0.0000   0.0000     2.2236 r
  I_RISC_CORE/U623/Y (NBUFFX8_HVT)                   0.1287   1.0000            0.3187     2.5423 r
  I_RISC_CORE/n1486 (net)      6   1.6638 
  I_RISC_CORE/U221/A2 (AO22X1_HVT)          0.0000   0.1287   1.0000   0.0000   0.0000     2.5423 r
  I_RISC_CORE/U221/Y (AO22X1_HVT)                    0.1994   1.0000            0.5675     3.1098 r
  I_RISC_CORE/RegPort_C[4] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_31451/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.1098 r
  I_RISC_CORE/ZBUF_81_inst_31451/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4463 r
  I_RISC_CORE/ZBUF_81_1913 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[4] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4463 r
  data arrival time                                                                        3.4463

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.0090     3.3363
  data required time                                                                       3.3363
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3363
  data arrival time                                                                       -3.4463
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1100

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.1100 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0987 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX1_HVT)
                                                     0.1835   1.0000            1.0195     2.2236 r
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               3   1.9450 
  I_RISC_CORE/U623/A (NBUFFX8_HVT)          0.0000   0.1835   1.0000   0.0000   0.0000     2.2236 r
  I_RISC_CORE/U623/Y (NBUFFX8_HVT)                   0.1287   1.0000            0.3187     2.5423 r
  I_RISC_CORE/n1486 (net)      6   1.6638 
  I_RISC_CORE/U221/A2 (AO22X1_HVT)          0.0000   0.1287   1.0000   0.0000   0.0000     2.5423 r
  I_RISC_CORE/U221/Y (AO22X1_HVT)                    0.1994   1.0000            0.5675     3.1098 r
  I_RISC_CORE/RegPort_C[4] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_31451/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.1098 r
  I_RISC_CORE/ZBUF_81_inst_31451/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4463 r
  I_RISC_CORE/ZBUF_81_1913 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[4] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4463 r
  data arrival time                                                                        3.4463

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.0090     3.3363
  data required time                                                                       3.3363
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3363
  data arrival time                                                                       -3.4463
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1100

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.1100 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0987 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX1_HVT)
                                                     0.1835   1.0000            1.0195     2.2236 r
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               3   1.9450 
  I_RISC_CORE/U623/A (NBUFFX8_HVT)          0.0000   0.1835   1.0000   0.0000   0.0000     2.2236 r
  I_RISC_CORE/U623/Y (NBUFFX8_HVT)                   0.1287   1.0000            0.3187     2.5423 r
  I_RISC_CORE/n1486 (net)      6   1.6638 
  I_RISC_CORE/U221/A2 (AO22X1_HVT)          0.0000   0.1287   1.0000   0.0000   0.0000     2.5423 r
  I_RISC_CORE/U221/Y (AO22X1_HVT)                    0.1994   1.0000            0.5675     3.1098 r
  I_RISC_CORE/RegPort_C[4] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_31451/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.1098 r
  I_RISC_CORE/ZBUF_81_inst_31451/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4463 r
  I_RISC_CORE/ZBUF_81_1913 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[4] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4463 r
  data arrival time                                                                        3.4463

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.0090     3.3363
  data required time                                                                       3.3363
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3363
  data arrival time                                                                       -3.4463
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1100

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.1100 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0987 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX1_HVT)
                                                     0.1835   1.0000            1.0195     2.2236 r
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               3   1.9450 
  I_RISC_CORE/U623/A (NBUFFX8_HVT)          0.0000   0.1835   1.0000   0.0000   0.0000     2.2236 r
  I_RISC_CORE/U623/Y (NBUFFX8_HVT)                   0.1287   1.0000            0.3187     2.5423 r
  I_RISC_CORE/n1486 (net)      6   1.6638 
  I_RISC_CORE/U221/A2 (AO22X1_HVT)          0.0000   0.1287   1.0000   0.0000   0.0000     2.5423 r
  I_RISC_CORE/U221/Y (AO22X1_HVT)                    0.1994   1.0000            0.5675     3.1098 r
  I_RISC_CORE/RegPort_C[4] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_31451/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.1098 r
  I_RISC_CORE/ZBUF_81_inst_31451/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4463 r
  I_RISC_CORE/ZBUF_81_1913 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[4] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4463 r
  data arrival time                                                                        3.4463

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.0090     3.3363
  data required time                                                                       3.3363
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3363
  data arrival time                                                                       -3.4463
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1100

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.1100 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0987 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX1_HVT)
                                                     0.1835   1.0000            1.0195     2.2236 r
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               3   1.9450 
  I_RISC_CORE/U623/A (NBUFFX8_HVT)          0.0000   0.1835   1.0000   0.0000   0.0000     2.2236 r
  I_RISC_CORE/U623/Y (NBUFFX8_HVT)                   0.1287   1.0000            0.3187     2.5423 r
  I_RISC_CORE/n1486 (net)      6   1.6638 
  I_RISC_CORE/U373/A2 (AO22X1_HVT)          0.0000   0.1287   1.0000   0.0000   0.0000     2.5423 r
  I_RISC_CORE/U373/Y (AO22X1_HVT)                    0.1994   1.0000            0.5675     3.1098 r
  I_RISC_CORE/n714 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_31179/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.1098 r
  I_RISC_CORE/ZBUF_37_inst_31179/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.4462 r
  I_RISC_CORE/ZBUF_37_1791 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[4] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.4462 r
  data arrival time                                                                        3.4462

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.0091     3.3363
  data required time                                                                       3.3363
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3363
  data arrival time                                                                       -3.4462
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1098

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.1098 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0985 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX1_HVT)
                                                     0.1835   1.0000            1.0195     2.2236 r
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               3   1.9450 
  I_RISC_CORE/U623/A (NBUFFX8_HVT)          0.0000   0.1835   1.0000   0.0000   0.0000     2.2236 r
  I_RISC_CORE/U623/Y (NBUFFX8_HVT)                   0.1287   1.0000            0.3187     2.5423 r
  I_RISC_CORE/n1486 (net)      6   1.6638 
  I_RISC_CORE/U373/A2 (AO22X1_HVT)          0.0000   0.1287   1.0000   0.0000   0.0000     2.5423 r
  I_RISC_CORE/U373/Y (AO22X1_HVT)                    0.1994   1.0000            0.5675     3.1098 r
  I_RISC_CORE/n714 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_31179/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.1098 r
  I_RISC_CORE/ZBUF_37_inst_31179/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.4462 r
  I_RISC_CORE/ZBUF_37_1791 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[4] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.4462 r
  data arrival time                                                                        3.4462

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.0091     3.3363
  data required time                                                                       3.3363
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3363
  data arrival time                                                                       -3.4462
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1098

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.1098 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0985 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     3.2121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.2877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.2877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.4984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.4984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/Q (SDFFX1_HVT)
                                                     0.1645   1.0000            1.0860     4.6901 f
  I_RISC_CORE/Xecutng_Instrn[11] (net)
                               3   1.1727 
  Xecutng_Instrn_11__UPF_LS/A (LSDNSSX4_RVT)
                                            0.0000   0.1645   1.0000   0.0000   0.0000     4.6901 f
  Xecutng_Instrn_11__UPF_LS/Y (LSDNSSX4_RVT)         0.1512   1.0000            0.3560     5.0461 f
  n368 (net)                   3   2.1637 
  U243/A2 (AO22X1_HVT)                      0.0000   0.1512   1.0000   0.0000   0.0000     5.0461 f
  U243/Y (AO22X1_HVT)                                0.1949   1.0000            0.6308     5.6769 f
  n753 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_4_172/A (NBUFFX16_HVT)
                                            0.0000   0.1949   1.0000   0.0000   0.0000     5.6769 f
  I_SDRAM_TOP/HFSBUF_4_172/Y (NBUFFX16_HVT)          0.1224   1.0000            0.3273     6.0042 f
  I_SDRAM_TOP/HFSNET_46 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[11] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     6.0042 f
  data arrival time                                                                        6.0042

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/buf_drc_cln58209/A (NBUFFX8_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/buf_drc_cln58209/Y (NBUFFX8_LVT)
                                                     0.0361   0.9500            0.0742     5.7530 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               4   2.8348 
  I_CLOCKING/occ_int1/cto_buf_58704/A (NBUFFX8_LVT)
                                            0.0000   0.0361   0.9500   0.0000   0.0000     5.7530 r
  I_CLOCKING/occ_int1/cto_buf_58704/Y (NBUFFX8_LVT)
                                                     0.0328   0.9500            0.0668     5.8198 r
  I_CLOCKING/occ_int1/cts4 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696257626/A (NBUFFX16_LVT)
                                            0.0000   0.0328   0.9500   0.0000   0.0000     5.8198 r
  I_CLOCKING/occ_int1/cts_buf_696257626/Y (NBUFFX16_LVT)
                                                     0.0439   0.9500            0.0770     5.8968 r
  I_CLOCKING/occ_int1/p_abuf4 (net)
                              23  10.5230 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0439   0.9500   0.0000   0.0000     5.8968 r
  clock reconvergence pessimism                                                 0.0012     5.8980
  clock uncertainty                                                            -0.1000     5.7980
  library setup time                                          1.0000            0.1112     5.9092
  data required time                                                                       5.9092
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9092
  data arrival time                                                                       -6.0042
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0951

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.0951 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0375 



  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0826   1.0000            0.2317     1.1290 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/ENCLK (net)
                               8   4.5772 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0826   1.0000   0.0000   0.0000     1.1290 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/QN (SDFFARX1_HVT)
                                                     0.3140   1.0000            0.8843     2.0133 r
  I_RISC_CORE/n739 (net)       1   1.2766 
  I_RISC_CORE/U103/A (INVX2_HVT)            0.0000   0.3140   1.0000   0.0000   0.0000     2.0133 r
  I_RISC_CORE/U103/Y (INVX2_HVT)                     0.1974   1.0000            0.2920     2.3053 f
  I_RISC_CORE/PSW[9] (net)    12   4.9185 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/SI (SDFFX1_HVT)
                                            0.0000   0.1974   1.0000   0.0000   0.0000     2.3053 f
  data arrival time                                                                        2.3053

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.4919 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.4919 r
  clock reconvergence pessimism                                                 0.0789     3.5708
  clock uncertainty                                                            -0.1000     3.4708
  library setup time                                          1.0000           -1.2507     2.2201
  data required time                                                                       2.2201
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2201
  data arrival time                                                                       -2.3053
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0852

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0852 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0663 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/Q (SDFFX1_HVT)
                                                     0.1389   1.0000            0.9786     2.1827 r
  I_RISC_CORE/n762 (net)       1   0.4809 
  I_RISC_CORE/ZBUF_2_inst_79602/A (NBUFFX2_HVT)
                                            0.0000   0.1389   1.0000   0.0000   0.0000     2.1827 r
  I_RISC_CORE/ZBUF_2_inst_79602/Y (NBUFFX2_HVT)      0.1640   1.0000            0.3055     2.4882 r
  I_RISC_CORE/Xecutng_Instrn[7] (net)
                               5   2.3461 
  I_RISC_CORE/U218/A2 (AO22X1_HVT)          0.0000   0.1640   1.0000   0.0000   0.0000     2.4882 r
  I_RISC_CORE/U218/Y (AO22X1_HVT)                    0.1994   1.0000            0.5943     3.0826 r
  I_RISC_CORE/RegPort_C[7] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_28727/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0826 r
  I_RISC_CORE/ZBUF_81_inst_28727/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4191 r
  I_RISC_CORE/ZBUF_81_861 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[7] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4191 r
  data arrival time                                                                        3.4191

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.0090     3.3363
  data required time                                                                       3.3363
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3363
  data arrival time                                                                       -3.4191
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0828

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.0828 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0715 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/Q (SDFFX1_HVT)
                                                     0.1389   1.0000            0.9786     2.1827 r
  I_RISC_CORE/n762 (net)       1   0.4809 
  I_RISC_CORE/ZBUF_2_inst_79602/A (NBUFFX2_HVT)
                                            0.0000   0.1389   1.0000   0.0000   0.0000     2.1827 r
  I_RISC_CORE/ZBUF_2_inst_79602/Y (NBUFFX2_HVT)      0.1640   1.0000            0.3055     2.4882 r
  I_RISC_CORE/Xecutng_Instrn[7] (net)
                               5   2.3461 
  I_RISC_CORE/U218/A2 (AO22X1_HVT)          0.0000   0.1640   1.0000   0.0000   0.0000     2.4882 r
  I_RISC_CORE/U218/Y (AO22X1_HVT)                    0.1994   1.0000            0.5943     3.0826 r
  I_RISC_CORE/RegPort_C[7] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_28727/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0826 r
  I_RISC_CORE/ZBUF_81_inst_28727/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4191 r
  I_RISC_CORE/ZBUF_81_861 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[7] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4191 r
  data arrival time                                                                        3.4191

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.0090     3.3363
  data required time                                                                       3.3363
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3363
  data arrival time                                                                       -3.4191
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0828

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.0828 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0715 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/Q (SDFFX1_HVT)
                                                     0.1389   1.0000            0.9786     2.1827 r
  I_RISC_CORE/n762 (net)       1   0.4809 
  I_RISC_CORE/ZBUF_2_inst_79602/A (NBUFFX2_HVT)
                                            0.0000   0.1389   1.0000   0.0000   0.0000     2.1827 r
  I_RISC_CORE/ZBUF_2_inst_79602/Y (NBUFFX2_HVT)      0.1640   1.0000            0.3055     2.4882 r
  I_RISC_CORE/Xecutng_Instrn[7] (net)
                               5   2.3461 
  I_RISC_CORE/U218/A2 (AO22X1_HVT)          0.0000   0.1640   1.0000   0.0000   0.0000     2.4882 r
  I_RISC_CORE/U218/Y (AO22X1_HVT)                    0.1994   1.0000            0.5943     3.0826 r
  I_RISC_CORE/RegPort_C[7] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_28727/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0826 r
  I_RISC_CORE/ZBUF_81_inst_28727/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4191 r
  I_RISC_CORE/ZBUF_81_861 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[7] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4191 r
  data arrival time                                                                        3.4191

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.0090     3.3363
  data required time                                                                       3.3363
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3363
  data arrival time                                                                       -3.4191
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0828

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.0828 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0715 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/Q (SDFFX1_HVT)
                                                     0.1389   1.0000            0.9786     2.1827 r
  I_RISC_CORE/n762 (net)       1   0.4809 
  I_RISC_CORE/ZBUF_2_inst_79602/A (NBUFFX2_HVT)
                                            0.0000   0.1389   1.0000   0.0000   0.0000     2.1827 r
  I_RISC_CORE/ZBUF_2_inst_79602/Y (NBUFFX2_HVT)      0.1640   1.0000            0.3055     2.4882 r
  I_RISC_CORE/Xecutng_Instrn[7] (net)
                               5   2.3461 
  I_RISC_CORE/U218/A2 (AO22X1_HVT)          0.0000   0.1640   1.0000   0.0000   0.0000     2.4882 r
  I_RISC_CORE/U218/Y (AO22X1_HVT)                    0.1994   1.0000            0.5943     3.0826 r
  I_RISC_CORE/RegPort_C[7] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_28727/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0826 r
  I_RISC_CORE/ZBUF_81_inst_28727/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4191 r
  I_RISC_CORE/ZBUF_81_861 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[7] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4191 r
  data arrival time                                                                        3.4191

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.0090     3.3363
  data required time                                                                       3.3363
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3363
  data arrival time                                                                       -3.4191
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0828

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.0828 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0715 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/Q (SDFFX1_HVT)
                                                     0.1630   1.0000            1.0022     2.2063 r
  I_RISC_CORE/Xecutng_Instrn[11] (net)
                               3   1.2780 
  I_RISC_CORE/ZBUF_28_inst_79593/A (NBUFFX2_HVT)
                                            0.0000   0.1630   1.0000   0.0000   0.0000     2.2063 r
  I_RISC_CORE/ZBUF_28_inst_79593/Y (NBUFFX2_HVT)     0.1345   1.0000            0.3031     2.5094 r
  I_RISC_CORE/ZBUF_28_65 (net)
                               2   0.8302 
  I_RISC_CORE/U228/A2 (AO22X1_HVT)          0.0000   0.1345   1.0000   0.0000   0.0000     2.5094 r
  I_RISC_CORE/U228/Y (AO22X1_HVT)                    0.1994   1.0000            0.5719     3.0812 r
  I_RISC_CORE/RegPort_C_11 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_30284/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0812 r
  I_RISC_CORE/ZBUF_81_inst_30284/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4178 r
  I_RISC_CORE/ZBUF_81_1423 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[11] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4178 r
  data arrival time                                                                        3.4178

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.0090     3.3363
  data required time                                                                       3.3363
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3363
  data arrival time                                                                       -3.4178
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0815

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.0815 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0701 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/Q (SDFFX1_HVT)
                                                     0.1630   1.0000            1.0022     2.2063 r
  I_RISC_CORE/Xecutng_Instrn[11] (net)
                               3   1.2780 
  I_RISC_CORE/ZBUF_28_inst_79593/A (NBUFFX2_HVT)
                                            0.0000   0.1630   1.0000   0.0000   0.0000     2.2063 r
  I_RISC_CORE/ZBUF_28_inst_79593/Y (NBUFFX2_HVT)     0.1345   1.0000            0.3031     2.5094 r
  I_RISC_CORE/ZBUF_28_65 (net)
                               2   0.8302 
  I_RISC_CORE/U228/A2 (AO22X1_HVT)          0.0000   0.1345   1.0000   0.0000   0.0000     2.5094 r
  I_RISC_CORE/U228/Y (AO22X1_HVT)                    0.1994   1.0000            0.5719     3.0812 r
  I_RISC_CORE/RegPort_C_11 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_30284/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0812 r
  I_RISC_CORE/ZBUF_81_inst_30284/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4178 r
  I_RISC_CORE/ZBUF_81_1423 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[11] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4178 r
  data arrival time                                                                        3.4178

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.0090     3.3363
  data required time                                                                       3.3363
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3363
  data arrival time                                                                       -3.4178
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0815

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.0815 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0701 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/Q (SDFFX1_HVT)
                                                     0.1630   1.0000            1.0022     2.2063 r
  I_RISC_CORE/Xecutng_Instrn[11] (net)
                               3   1.2780 
  I_RISC_CORE/ZBUF_28_inst_79593/A (NBUFFX2_HVT)
                                            0.0000   0.1630   1.0000   0.0000   0.0000     2.2063 r
  I_RISC_CORE/ZBUF_28_inst_79593/Y (NBUFFX2_HVT)     0.1345   1.0000            0.3031     2.5094 r
  I_RISC_CORE/ZBUF_28_65 (net)
                               2   0.8302 
  I_RISC_CORE/U228/A2 (AO22X1_HVT)          0.0000   0.1345   1.0000   0.0000   0.0000     2.5094 r
  I_RISC_CORE/U228/Y (AO22X1_HVT)                    0.1994   1.0000            0.5719     3.0812 r
  I_RISC_CORE/RegPort_C_11 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_30284/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0812 r
  I_RISC_CORE/ZBUF_81_inst_30284/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4178 r
  I_RISC_CORE/ZBUF_81_1423 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[11] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4178 r
  data arrival time                                                                        3.4178

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.0090     3.3363
  data required time                                                                       3.3363
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3363
  data arrival time                                                                       -3.4178
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0815

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.0815 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0701 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/Q (SDFFX1_HVT)
                                                     0.1630   1.0000            1.0022     2.2063 r
  I_RISC_CORE/Xecutng_Instrn[11] (net)
                               3   1.2780 
  I_RISC_CORE/ZBUF_28_inst_79593/A (NBUFFX2_HVT)
                                            0.0000   0.1630   1.0000   0.0000   0.0000     2.2063 r
  I_RISC_CORE/ZBUF_28_inst_79593/Y (NBUFFX2_HVT)     0.1345   1.0000            0.3031     2.5094 r
  I_RISC_CORE/ZBUF_28_65 (net)
                               2   0.8302 
  I_RISC_CORE/U228/A2 (AO22X1_HVT)          0.0000   0.1345   1.0000   0.0000   0.0000     2.5094 r
  I_RISC_CORE/U228/Y (AO22X1_HVT)                    0.1994   1.0000            0.5719     3.0812 r
  I_RISC_CORE/RegPort_C_11 (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_81_inst_30284/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0812 r
  I_RISC_CORE/ZBUF_81_inst_30284/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.4178 r
  I_RISC_CORE/ZBUF_81_1423 (net)
                               4   0.0201 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[11] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.4178 r
  data arrival time                                                                        3.4178

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.0090     3.3363
  data required time                                                                       3.3363
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3363
  data arrival time                                                                       -3.4178
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0815

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.0815 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0701 



  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2153 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0780   1.0000   0.0000   0.0000     1.2153 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/Q (SDFFX1_HVT)
                                                     0.1639   1.0000            1.1026     2.3178 f
  I_RISC_CORE/Op_Result[1] (net)
                               2   1.1493 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/SI (SDFFX1_HVT)
                                            0.0000   0.1639   1.0000   0.0000   0.0000     2.3178 f
  data arrival time                                                                        2.3178

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.4919 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.4919 r
  clock reconvergence pessimism                                                 0.0789     3.5708
  clock uncertainty                                                            -0.1000     3.4708
  library setup time                                          1.0000           -1.2321     2.2386
  data required time                                                                       2.2386
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2386
  data arrival time                                                                       -2.3178
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0792

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0792 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0603 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     3.2121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.2877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.2877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.4984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.4984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/QN (SDFFX1_HVT)
                                                     0.4255   1.0000            0.9244     4.5285 f
  I_RISC_CORE/n282 (net)       1   5.2803 
  I_RISC_CORE/HFSINV_388_4635/A (INVX8_LVT)
                                            0.0000   0.4255   1.0000   0.0000   0.0000     4.5285 f
  I_RISC_CORE/HFSINV_388_4635/Y (INVX8_LVT)          0.1550   1.0000            0.1304     4.6589 r
  I_RISC_CORE/Xecutng_Instrn[18] (net)
                               8   1.8684 
  Xecutng_Instrn_18__UPF_LS/A (LSDNSSX2_RVT)
                                            0.0000   0.1550   1.0000   0.0000   0.0000     4.6589 r
  Xecutng_Instrn_18__UPF_LS/Y (LSDNSSX2_RVT)         0.0582   1.0000            0.1365     4.7953 r
  n361 (net)                   1   0.4180 
  U283/A4 (AOI22X1_HVT)                     0.0000   0.0582   1.0000   0.0000   0.0000     4.7953 r
  U283/Y (AOI22X1_HVT)                               0.1279   1.0000            0.5915     5.3868 f
  n610 (net)                   1   0.4803 
  U329/A2 (NAND3X0_RVT)                     0.0000   0.1279   1.0000   0.0000   0.0000     5.3868 f
  U329/Y (NAND3X0_RVT)                               0.1650   1.0000            0.1785     5.5653 r
  n673 (net)                   1   1.6433 
  I_PCI_TOP/ZBUF_188_inst_29439/A (NBUFFX16_HVT)
                                            0.0000   0.1650   1.0000   0.0000   0.0000     5.5653 r
  I_PCI_TOP/ZBUF_188_inst_29439/Y (NBUFFX16_HVT)     0.1349   1.0000            0.3160     5.8812 r
  I_PCI_TOP/ZBUF_188_1123 (net)
                               1   0.0042 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/I1[2] (SRAM2RW32x4)
                                            0.0000   0.1349   1.0000   0.0000   0.0000     5.8812 r
  data arrival time                                                                        5.8812

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/cts_buf_698257646/A (NBUFFX16_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/cts_buf_698257646/Y (NBUFFX16_LVT)
                                                     0.0351   0.9500            0.0753     5.7541 r
  I_CLOCKING/occ_int1/ctsbuf_net_12923315 (net)
                               2   1.8454 
  I_CLOCKING/occ_int1/cts_buf_697857642/A (NBUFFX16_LVT)
                                            0.0000   0.0351   0.9500   0.0000   0.0000     5.7541 r
  I_CLOCKING/occ_int1/cts_buf_697857642/Y (NBUFFX16_LVT)
                                                     0.0365   0.9500            0.0716     5.8257 r
  I_CLOCKING/occ_int1/ctsbuf_net_12823314 (net)
                               3   3.2058 
  I_CLOCKING/occ_int1/cts_buf_696957633/A (NBUFFX16_LVT)
                                            0.0000   0.0365   0.9500   0.0000   0.0000     5.8257 r
  I_CLOCKING/occ_int1/cts_buf_696957633/Y (NBUFFX16_LVT)
                                                     0.0331   0.9500            0.0690     5.8947 r
  I_CLOCKING/occ_int1/p_abuf8 (net)
                               3   0.0784 
  I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1/CE1 (SRAM2RW32x4)
                                            0.0000   0.0331   0.9500   0.0000   0.0000     5.8947 r
  clock reconvergence pessimism                                                 0.0012     5.8960
  clock uncertainty                                                            -0.1000     5.7960
  library setup time                                          1.0000            0.0076     5.8036
  data required time                                                                       5.8036
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.8036
  data arrival time                                                                       -5.8812
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0776

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0575 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0575 

  slack (with derating applied) (VIOLATED)                                     -0.0776 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0201 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/QN (SDFFX1_HVT)
                                                     0.2928   1.0000            0.8299     2.0340 r
  I_RISC_CORE/n294 (net)       1   0.5561 
  I_RISC_CORE/ZBUF_2_inst_79240/A (NBUFFX2_RVT)
                                            0.0000   0.2928   1.0000   0.0000   0.0000     2.0340 r
  I_RISC_CORE/ZBUF_2_inst_79240/Y (NBUFFX2_RVT)      0.1305   1.0000            0.2827     2.3168 r
  I_RISC_CORE/ZBUF_2_18 (net)
                               1   5.2975 
  I_RISC_CORE/HFSINV_228_4632/A (INVX8_RVT)
                                            0.0000   0.1305   1.0000   0.0000   0.0000     2.3168 r
  I_RISC_CORE/HFSINV_228_4632/Y (INVX8_RVT)          0.0564   1.0000            0.0596     2.3763 f
  I_RISC_CORE/Xecutng_Instrn[21] (net)
                               8   1.9824 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/SI (SDFFX2_HVT)
                                            0.0000   0.0564   1.0000   0.0000   0.0000     2.3763 f
  data arrival time                                                                        2.3763

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.4919 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFX2_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.4919 r
  clock reconvergence pessimism                                                 0.1122     3.6041
  clock uncertainty                                                            -0.1000     3.5041
  library setup time                                          1.0000           -1.1943     2.3098
  data required time                                                                       2.3098
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3098
  data arrival time                                                                       -2.3763
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0666

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0666 
  clock reconvergence pessimism (due to derating)                              -0.0573 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0666 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     3.2121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     3.2877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.2877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     3.4984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     3.4984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     3.6041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     3.6041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX1_HVT)
                                                     0.1646   1.0000            1.0861     4.6902 f
  I_RISC_CORE/n1537 (net)      1   1.1742 
  I_RISC_CORE/ZINV_396_inst_27107/A (INVX2_HVT)
                                            0.0000   0.1646   1.0000   0.0000   0.0000     4.6902 f
  I_RISC_CORE/ZINV_396_inst_27107/Y (INVX2_HVT)      0.1688   1.0000            0.2002     4.8904 r
  I_RISC_CORE/ZINV_396_99 (net)
                               2   5.4170 
  I_RISC_CORE/ZINV_217_inst_27106/A (INVX0_HVT)
                                            0.0000   0.1688   1.0000   0.0000   0.0000     4.8904 r
  I_RISC_CORE/ZINV_217_inst_27106/Y (INVX0_HVT)      0.1117   1.0000            0.1729     5.0632 f
  I_RISC_CORE/Xecutng_Instrn[6] (net)
                               2   0.9293 
  Xecutng_Instrn_6__UPF_LS/A (LSDNSSX4_LVT)
                                            0.0000   0.1117   1.0000   0.0000   0.0000     5.0632 f
  Xecutng_Instrn_6__UPF_LS/Y (LSDNSSX4_LVT)          0.0439   1.0000            0.1516     5.2148 f
  n373 (net)                   4   2.1749 
  U252/A2 (AO22X1_HVT)                      0.0000   0.0439   1.0000   0.0000   0.0000     5.2148 f
  U252/Y (AO22X1_HVT)                                0.1990   1.0000            0.5483     5.7631 f
  n729 (net)                   1   1.7135 
  I_SDRAM_TOP/HFSBUF_23_197/A (NBUFFX16_RVT)
                                            0.0000   0.1990   1.0000   0.0000   0.0000     5.7631 f
  I_SDRAM_TOP/HFSBUF_23_197/Y (NBUFFX16_RVT)         0.0646   1.0000            0.2316     5.9948 f
  I_SDRAM_TOP/HFSNET_71 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[6] (SRAM2RW64x32)
                                            0.0000   0.0646   1.0000   0.0000   0.0000     5.9948 f
  data arrival time                                                                        5.9948

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/buf_drc_cln58209/A (NBUFFX8_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/buf_drc_cln58209/Y (NBUFFX8_LVT)
                                                     0.0361   0.9500            0.0742     5.7530 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               4   2.8348 
  I_CLOCKING/occ_int1/cto_buf_58704/A (NBUFFX8_LVT)
                                            0.0000   0.0361   0.9500   0.0000   0.0000     5.7530 r
  I_CLOCKING/occ_int1/cto_buf_58704/Y (NBUFFX8_LVT)
                                                     0.0328   0.9500            0.0668     5.8198 r
  I_CLOCKING/occ_int1/cts4 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696257626/A (NBUFFX16_LVT)
                                            0.0000   0.0328   0.9500   0.0000   0.0000     5.8198 r
  I_CLOCKING/occ_int1/cts_buf_696257626/Y (NBUFFX16_LVT)
                                                     0.0439   0.9500            0.0770     5.8968 r
  I_CLOCKING/occ_int1/p_abuf4 (net)
                              23  10.5230 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0439   0.9500   0.0000   0.0000     5.8968 r
  clock reconvergence pessimism                                                 0.0012     5.8980
  clock uncertainty                                                            -0.1000     5.7980
  library setup time                                          1.0000            0.1371     5.9351
  data required time                                                                       5.9351
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9351
  data arrival time                                                                       -5.9948
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0596

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.0596 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0020 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     3.2121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     3.2974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     3.2974 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     3.3739 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.3739 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     3.4479 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     3.4479 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[7] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0824     3.5303 r
  I_RISC_CORE/I_REG_FILE_data_out_A[7] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_136/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5303 r
  I_RISC_CORE/sram_fixcell_136/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7510 r
  I_RISC_CORE/sram_fixnet_136 (net)
                               1   0.9037 
  I_RISC_CORE/U187/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7510 r
  I_RISC_CORE/U187/SO (HADDX1_HVT)                   0.2391   1.0000            0.8129     4.5639 f
  I_RISC_CORE/RESULT_DATA[7] (net)
                               2   0.7836 
  RESULT_DATA_7__UPF_LS/A (LSDNSSX2_RVT)    0.0000   0.2391   1.0000   0.0000   0.0000     4.5639 f
  RESULT_DATA_7__UPF_LS/Y (LSDNSSX2_RVT)             0.1022   1.0000            0.3512     4.9152 f
  n401 (net)                   2   0.8723 
  U265/A2 (AO22X2_HVT)                      0.0000   0.1022   1.0000   0.0000   0.0000     4.9152 f
  U265/Y (AO22X2_HVT)                                0.2526   1.0000            0.6793     5.5945 f
  n735 (net)                   1   1.5798 
  I_SDRAM_TOP/ZBUF_23_inst_28744/A (NBUFFX16_HVT)
                                            0.0000   0.2526   1.0000   0.0000   0.0000     5.5945 f
  I_SDRAM_TOP/ZBUF_23_inst_28744/Y (NBUFFX16_HVT)    0.1222   1.0000            0.3723     5.9668 f
  I_SDRAM_TOP/ZBUF_23_868 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[23] (SRAM2RW64x32)
                                            0.0000   0.1222   1.0000   0.0000   0.0000     5.9668 f
  data arrival time                                                                        5.9668

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/buf_drc_cln58209/A (NBUFFX8_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/buf_drc_cln58209/Y (NBUFFX8_LVT)
                                                     0.0361   0.9500            0.0742     5.7530 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               4   2.8348 
  I_CLOCKING/occ_int1/cto_buf_58704/A (NBUFFX8_LVT)
                                            0.0000   0.0361   0.9500   0.0000   0.0000     5.7530 r
  I_CLOCKING/occ_int1/cto_buf_58704/Y (NBUFFX8_LVT)
                                                     0.0328   0.9500            0.0668     5.8198 r
  I_CLOCKING/occ_int1/cts4 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696257626/A (NBUFFX16_LVT)
                                            0.0000   0.0328   0.9500   0.0000   0.0000     5.8198 r
  I_CLOCKING/occ_int1/cts_buf_696257626/Y (NBUFFX16_LVT)
                                                     0.0439   0.9500            0.0770     5.8968 r
  I_CLOCKING/occ_int1/p_abuf4 (net)
                              23  10.5230 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0439   0.9500   0.0000   0.0000     5.8968 r
  clock reconvergence pessimism                                                 0.0012     5.8980
  clock uncertainty                                                            -0.1000     5.7980
  library setup time                                          1.0000            0.1113     5.9093
  data required time                                                                       5.9093
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9093
  data arrival time                                                                       -5.9668
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0575

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.0575 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0001 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     3.2121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     3.2974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     3.2974 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     3.3739 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.3739 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     3.4479 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     3.4479 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[4] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0824     3.5303 r
  I_RISC_CORE/I_REG_FILE_data_out_A[4] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_139/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5303 r
  I_RISC_CORE/sram_fixcell_139/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7510 r
  I_RISC_CORE/sram_fixnet_139 (net)
                               1   0.9037 
  I_RISC_CORE/U189/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7510 r
  I_RISC_CORE/U189/SO (HADDX1_HVT)                   0.2391   1.0000            0.8129     4.5639 f
  I_RISC_CORE/RESULT_DATA[4] (net)
                               2   0.7836 
  RESULT_DATA_4__UPF_LS/A (LSDNSSX2_RVT)    0.0000   0.2391   1.0000   0.0000   0.0000     4.5639 f
  RESULT_DATA_4__UPF_LS/Y (LSDNSSX2_RVT)             0.1022   1.0000            0.3512     4.9151 f
  n404 (net)                   2   0.8723 
  U268/A2 (AO22X2_HVT)                      0.0000   0.1022   1.0000   0.0000   0.0000     4.9151 f
  U268/Y (AO22X2_HVT)                                0.2526   1.0000            0.6793     5.5945 f
  n742 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_184/A (NBUFFX16_HVT)
                                            0.0000   0.2526   1.0000   0.0000   0.0000     5.5945 f
  I_SDRAM_TOP/HFSBUF_23_184/Y (NBUFFX16_HVT)         0.1222   1.0000            0.3723     5.9667 f
  I_SDRAM_TOP/HFSNET_58 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[20] (SRAM2RW64x32)
                                            0.0000   0.1222   1.0000   0.0000   0.0000     5.9667 f
  data arrival time                                                                        5.9667

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/buf_drc_cln58209/A (NBUFFX8_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/buf_drc_cln58209/Y (NBUFFX8_LVT)
                                                     0.0361   0.9500            0.0742     5.7530 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               4   2.8348 
  I_CLOCKING/occ_int1/cto_buf_58704/A (NBUFFX8_LVT)
                                            0.0000   0.0361   0.9500   0.0000   0.0000     5.7530 r
  I_CLOCKING/occ_int1/cto_buf_58704/Y (NBUFFX8_LVT)
                                                     0.0328   0.9500            0.0668     5.8198 r
  I_CLOCKING/occ_int1/cts4 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696257626/A (NBUFFX16_LVT)
                                            0.0000   0.0328   0.9500   0.0000   0.0000     5.8198 r
  I_CLOCKING/occ_int1/cts_buf_696257626/Y (NBUFFX16_LVT)
                                                     0.0439   0.9500            0.0770     5.8968 r
  I_CLOCKING/occ_int1/p_abuf4 (net)
                              23  10.5230 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0439   0.9500   0.0000   0.0000     5.8968 r
  clock reconvergence pessimism                                                 0.0012     5.8980
  clock uncertainty                                                            -0.1000     5.7980
  library setup time                                          1.0000            0.1113     5.9093
  data required time                                                                       5.9093
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9093
  data arrival time                                                                       -5.9667
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0575

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.0575 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0001 



  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2153 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_12_/CLK (SDFFX1_HVT)
                                            0.0000   0.0780   1.0000   0.0000   0.0000     1.2153 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_12_/Q (SDFFX1_HVT)
                                                     0.1540   1.0000            1.0913     2.3066 f
  I_RISC_CORE/Op_Result[12] (net)
                               2   0.8271 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_/SI (SDFFX1_HVT)
                                            0.0000   0.1540   1.0000   0.0000   0.0000     2.3066 f
  data arrival time                                                                        2.3066

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2248     2.2527
  data required time                                                                       2.2527
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2527
  data arrival time                                                                       -2.3066
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0539

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0539 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0392 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/Q (SDFFX1_HVT)
                                                     0.1645   1.0000            1.0860     2.2901 f
  I_RISC_CORE/Xecutng_Instrn[11] (net)
                               3   1.1727 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/SI (SDFFX2_HVT)
                                            0.0000   0.1645   1.0000   0.0000   0.0000     2.2901 f
  data arrival time                                                                        2.2901

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5012 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/CLK (SDFFX2_HVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5012 r
  clock reconvergence pessimism                                                 0.0789     3.5801
  clock uncertainty                                                            -0.1000     3.4801
  library setup time                                          1.0000           -1.2411     2.2390
  data required time                                                                       2.2390
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2390
  data arrival time                                                                       -2.2901
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0511

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0578 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0578 

  slack (with derating applied) (VIOLATED)                                     -0.0511 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0318 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFX1_HVT)
                                                     0.1843   1.0000            1.1064     2.3105 f
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               3   1.8218 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/SI (SDFFX1_HVT)
                                            0.0000   0.1843   1.0000   0.0000   0.0000     2.3105 f
  data arrival time                                                                        2.3105

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.4919 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.4919 r
  clock reconvergence pessimism                                                 0.1122     3.6041
  clock uncertainty                                                            -0.1000     3.5041
  library setup time                                          1.0000           -1.2434     2.2607
  data required time                                                                       2.2607
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2607
  data arrival time                                                                       -2.3105
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0498

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0498 
  clock reconvergence pessimism (due to derating)                              -0.0573 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0498 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/Q (SDFFX1_HVT)
                                                     0.1830   1.0000            1.1050     2.3091 f
  I_RISC_CORE/Xecutng_Instrn[12] (net)
                               4   1.7799 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/SI (SDFFX1_HVT)
                                            0.0000   0.1830   1.0000   0.0000   0.0000     2.3091 f
  data arrival time                                                                        2.3091

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.4919 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.4919 r
  clock reconvergence pessimism                                                 0.1122     3.6041
  clock uncertainty                                                            -0.1000     3.5041
  library setup time                                          1.0000           -1.2427     2.2614
  data required time                                                                       2.2614
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2614
  data arrival time                                                                       -2.3091
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0477

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0477 
  clock reconvergence pessimism (due to derating)                              -0.0573 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0477 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX1_HVT)
                                                     0.1630   1.0000            1.0022     2.2063 r
  I_RISC_CORE/n1537 (net)      1   1.2766 
  I_RISC_CORE/ZINV_396_inst_27107/A (INVX2_HVT)
                                            0.0000   0.1630   1.0000   0.0000   0.0000     2.2063 r
  I_RISC_CORE/ZINV_396_inst_27107/Y (INVX2_HVT)      0.1531   1.0000            0.1920     2.3983 f
  I_RISC_CORE/ZINV_396_99 (net)
                               2   5.1080 
  I_RISC_CORE/ZINV_354_inst_27105/A (INVX8_HVT)
                                            0.0000   0.1531   1.0000   0.0000   0.0000     2.3983 f
  I_RISC_CORE/ZINV_354_inst_27105/Y (INVX8_HVT)      0.0722   1.0000            0.1215     2.5197 r
  I_RISC_CORE/ZINV_354_99 (net)
                               6   1.6612 
  I_RISC_CORE/U371/A2 (AO22X1_HVT)          0.0000   0.0722   1.0000   0.0000   0.0000     2.5197 r
  I_RISC_CORE/U371/Y (AO22X1_HVT)                    0.1994   1.0000            0.5242     3.0440 r
  I_RISC_CORE/Addr_A[6] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_31449/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0440 r
  I_RISC_CORE/ZBUF_37_inst_31449/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.3804 r
  I_RISC_CORE/ZBUF_37_1913 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[6] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.3804 r
  data arrival time                                                                        3.3804

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.0091     3.3363
  data required time                                                                       3.3363
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3363
  data arrival time                                                                       -3.3804
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0440

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.0440 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0327 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFX1_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFX1_HVT)
                                                     0.1630   1.0000            1.0022     2.2063 r
  I_RISC_CORE/n1537 (net)      1   1.2766 
  I_RISC_CORE/ZINV_396_inst_27107/A (INVX2_HVT)
                                            0.0000   0.1630   1.0000   0.0000   0.0000     2.2063 r
  I_RISC_CORE/ZINV_396_inst_27107/Y (INVX2_HVT)      0.1531   1.0000            0.1920     2.3983 f
  I_RISC_CORE/ZINV_396_99 (net)
                               2   5.1080 
  I_RISC_CORE/ZINV_354_inst_27105/A (INVX8_HVT)
                                            0.0000   0.1531   1.0000   0.0000   0.0000     2.3983 f
  I_RISC_CORE/ZINV_354_inst_27105/Y (INVX8_HVT)      0.0722   1.0000            0.1215     2.5197 r
  I_RISC_CORE/ZINV_354_99 (net)
                               6   1.6612 
  I_RISC_CORE/U371/A2 (AO22X1_HVT)          0.0000   0.0722   1.0000   0.0000   0.0000     2.5197 r
  I_RISC_CORE/U371/Y (AO22X1_HVT)                    0.1994   1.0000            0.5242     3.0440 r
  I_RISC_CORE/Addr_A[6] (net)
                               1   0.6018 
  I_RISC_CORE/ZBUF_37_inst_31449/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0440 r
  I_RISC_CORE/ZBUF_37_inst_31449/Y (NBUFFX4_HVT)     0.1328   1.0000            0.3364     3.3804 r
  I_RISC_CORE/ZBUF_37_1913 (net)
                               2   0.0087 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[6] (SRAM2RW128x16)
                                            0.0000   0.1328   1.0000   0.0000   0.0000     3.3804 r
  data arrival time                                                                        3.3804

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.0091     3.3363
  data required time                                                                       3.3363
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3363
  data arrival time                                                                       -3.3804
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0440

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.0440 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0327 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFX2_HVT)
                                                     0.1890   1.0000            1.2302     2.4343 f
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               4   1.6301 
  I_RISC_CORE/ZBUF_128_inst_27085/A (NBUFFX2_HVT)
                                            0.0000   0.1890   1.0000   0.0000   0.0000     2.4343 f
  I_RISC_CORE/ZBUF_128_inst_27085/Y (NBUFFX2_HVT)    0.1516   1.0000            0.3522     2.7865 f
  I_RISC_CORE/ZBUF_128_97 (net)
                               4   1.7791 
  I_RISC_CORE/U223/A2 (AO22X1_HVT)          0.0000   0.1516   1.0000   0.0000   0.0000     2.7865 f
  I_RISC_CORE/U223/Y (AO22X1_HVT)                    0.1695   1.0000            0.6016     3.3881 f
  I_RISC_CORE/RegPort_C[2] (net)
                               1   0.7585 
  I_RISC_CORE/ZINV_97_inst_33103/A (INVX1_LVT)
                                            0.0000   0.1695   1.0000   0.0000   0.0000     3.3881 f
  I_RISC_CORE/ZINV_97_inst_33103/Y (INVX1_LVT)       0.0868   1.0000            0.1087     3.4968 r
  I_RISC_CORE/ZINV_97_2770 (net)
                               2   1.2263 
  I_RISC_CORE/ZINV_6_inst_33102/A (INVX1_LVT)
                                            0.0000   0.0868   1.0000   0.0000   0.0000     3.4968 r
  I_RISC_CORE/ZINV_6_inst_33102/Y (INVX1_LVT)        0.0353   1.0000            0.0176     3.5144 f
  I_RISC_CORE/ZINV_6_2770 (net)
                               1   0.0039 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[2] (SRAM2RW128x16)
                                            0.0000   0.0353   1.0000   0.0000   0.0000     3.5144 f
  data arrival time                                                                        3.5144

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.1478     3.4750
  data required time                                                                       3.4750
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4750
  data arrival time                                                                       -3.5144
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0394

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.0394 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0280 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/Q (SDFFX2_HVT)
                                                     0.2130   1.0000            1.2017     2.4058 r
  I_RISC_CORE/Xecutng_Instrn[9] (net)
                               5   3.9303 
  I_RISC_CORE/U89/A2 (AO22X1_HVT)           0.0000   0.2130   1.0000   0.0000   0.0000     2.4058 r
  I_RISC_CORE/U89/Y (AO22X1_HVT)                     0.1994   1.0000            0.6316     3.0374 r
  I_RISC_CORE/n245 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_52_inst_31708/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0374 r
  I_RISC_CORE/ZBUF_52_inst_31708/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3739 r
  I_RISC_CORE/ZBUF_52_2038 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[9] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3739 r
  data arrival time                                                                        3.3739

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.0091     3.3363
  data required time                                                                       3.3363
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3363
  data arrival time                                                                       -3.3739
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0376

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.0376 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0262 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/Q (SDFFX2_HVT)
                                                     0.2130   1.0000            1.2017     2.4058 r
  I_RISC_CORE/Xecutng_Instrn[9] (net)
                               5   3.9303 
  I_RISC_CORE/U89/A2 (AO22X1_HVT)           0.0000   0.2130   1.0000   0.0000   0.0000     2.4058 r
  I_RISC_CORE/U89/Y (AO22X1_HVT)                     0.1994   1.0000            0.6316     3.0374 r
  I_RISC_CORE/n245 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_52_inst_31708/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0374 r
  I_RISC_CORE/ZBUF_52_inst_31708/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3739 r
  I_RISC_CORE/ZBUF_52_2038 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[9] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3739 r
  data arrival time                                                                        3.3739

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.0091     3.3363
  data required time                                                                       3.3363
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3363
  data arrival time                                                                       -3.3739
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0376

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.0376 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0262 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/Q (SDFFX2_HVT)
                                                     0.2130   1.0000            1.2017     2.4058 r
  I_RISC_CORE/Xecutng_Instrn[9] (net)
                               5   3.9303 
  I_RISC_CORE/U89/A2 (AO22X1_HVT)           0.0000   0.2130   1.0000   0.0000   0.0000     2.4058 r
  I_RISC_CORE/U89/Y (AO22X1_HVT)                     0.1994   1.0000            0.6316     3.0374 r
  I_RISC_CORE/n245 (net)       1   0.6018 
  I_RISC_CORE/ZBUF_52_inst_31708/A (NBUFFX4_HVT)
                                            0.0000   0.1994   1.0000   0.0000   0.0000     3.0374 r
  I_RISC_CORE/ZBUF_52_inst_31708/Y (NBUFFX4_HVT)     0.1329   1.0000            0.3365     3.3739 r
  I_RISC_CORE/ZBUF_52_2038 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[9] (SRAM2RW128x16)
                                            0.0000   0.1329   1.0000   0.0000   0.0000     3.3739 r
  data arrival time                                                                        3.3739

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.0091     3.3363
  data required time                                                                       3.3363
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3363
  data arrival time                                                                       -3.3739
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0376

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.0376 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0262 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2765 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_6__2_ (net)
                               2   0.8354 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2765 f
  data arrival time                                                                        2.2765

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0340   0.9500            0.0702     3.2034 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   0.9739 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0340   0.9500   0.0000   0.0000     3.2034 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0576   0.9500            0.1945     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   1.5866 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0576   0.9500   0.0000   0.0000     3.3979 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0492   0.9500            0.0940     3.4919 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  15.4882 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFX1_HVT)
                                            0.0000   0.0492   0.9500   0.0000   0.0000     3.4919 r
  clock reconvergence pessimism                                                 0.0789     3.5708
  clock uncertainty                                                            -0.1000     3.4708
  library setup time                                          1.0000           -1.2267     2.2440
  data required time                                                                       2.2440
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2440
  data arrival time                                                                       -2.2765
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0324

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0324 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0136 



  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2153 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0780   1.0000   0.0000   0.0000     1.2153 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/Q (SDFFX1_HVT)
                                                     0.1598   1.0000            1.0170     2.2323 r
  I_RISC_CORE/Op_Result[1] (net)
                               2   1.1733 
  I_RISC_CORE/ZINV_27_inst_35250/A (INVX1_LVT)
                                            0.0000   0.1598   1.0000   0.0000   0.0000     2.2323 r
  I_RISC_CORE/ZINV_27_inst_35250/Y (INVX1_LVT)       0.0640   1.0000            0.0256     2.2579 f
  I_RISC_CORE/ZINV_27_3907 (net)
                               1   0.4816 
  I_RISC_CORE/ZINV_4_inst_35249/A (INVX0_HVT)
                                            0.0000   0.0640   1.0000   0.0000   0.0000     2.2579 f
  I_RISC_CORE/ZINV_4_inst_35249/Y (INVX0_HVT)        0.0706   1.0000            0.0855     2.3434 r
  I_RISC_CORE/ZINV_4_3907 (net)
                               1   0.4204 
  I_RISC_CORE/U224/A4 (AO22X1_HVT)          0.0000   0.0706   1.0000   0.0000   0.0000     2.3434 r
  I_RISC_CORE/U224/Y (AO22X1_HVT)                    0.2256   1.0000            0.4733     2.8168 r
  I_RISC_CORE/RegPort_C[1] (net)
                               1   1.2766 
  I_RISC_CORE/ZINV_97_inst_32951/A (INVX2_HVT)
                                            0.0000   0.2256   1.0000   0.0000   0.0000     2.8168 r
  I_RISC_CORE/ZINV_97_inst_32951/Y (INVX2_HVT)       0.1139   1.0000            0.1812     2.9980 f
  I_RISC_CORE/ZINV_97_2687 (net)
                               2   1.1802 
  I_RISC_CORE/ZINV_63_inst_32949/A (IBUFFX2_HVT)
                                            0.0000   0.1139   1.0000   0.0000   0.0000     2.9980 f
  I_RISC_CORE/ZINV_63_inst_32949/Y (IBUFFX2_HVT)     0.1182   1.0000            0.3802     3.3782 r
  I_RISC_CORE/ZINV_63_2687 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[1] (SRAM2RW128x16)
                                            0.0000   0.1182   1.0000   0.0000   0.0000     3.3782 r
  data arrival time                                                                        3.3782

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0873     3.4356
  clock uncertainty                                                            -0.1000     3.3356
  library setup time                                          1.0000            0.0148     3.3504
  data required time                                                                       3.3504
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3504
  data arrival time                                                                       -3.3782
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0278

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.0278 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0205 



  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2153 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0780   1.0000   0.0000   0.0000     1.2153 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/Q (SDFFX1_HVT)
                                                     0.1598   1.0000            1.0170     2.2323 r
  I_RISC_CORE/Op_Result[1] (net)
                               2   1.1733 
  I_RISC_CORE/ZINV_27_inst_35250/A (INVX1_LVT)
                                            0.0000   0.1598   1.0000   0.0000   0.0000     2.2323 r
  I_RISC_CORE/ZINV_27_inst_35250/Y (INVX1_LVT)       0.0640   1.0000            0.0256     2.2579 f
  I_RISC_CORE/ZINV_27_3907 (net)
                               1   0.4816 
  I_RISC_CORE/ZINV_4_inst_35249/A (INVX0_HVT)
                                            0.0000   0.0640   1.0000   0.0000   0.0000     2.2579 f
  I_RISC_CORE/ZINV_4_inst_35249/Y (INVX0_HVT)        0.0706   1.0000            0.0855     2.3434 r
  I_RISC_CORE/ZINV_4_3907 (net)
                               1   0.4204 
  I_RISC_CORE/U224/A4 (AO22X1_HVT)          0.0000   0.0706   1.0000   0.0000   0.0000     2.3434 r
  I_RISC_CORE/U224/Y (AO22X1_HVT)                    0.2256   1.0000            0.4733     2.8168 r
  I_RISC_CORE/RegPort_C[1] (net)
                               1   1.2766 
  I_RISC_CORE/ZINV_97_inst_32951/A (INVX2_HVT)
                                            0.0000   0.2256   1.0000   0.0000   0.0000     2.8168 r
  I_RISC_CORE/ZINV_97_inst_32951/Y (INVX2_HVT)       0.1139   1.0000            0.1812     2.9980 f
  I_RISC_CORE/ZINV_97_2687 (net)
                               2   1.1802 
  I_RISC_CORE/ZINV_63_inst_32949/A (IBUFFX2_HVT)
                                            0.0000   0.1139   1.0000   0.0000   0.0000     2.9980 f
  I_RISC_CORE/ZINV_63_inst_32949/Y (IBUFFX2_HVT)     0.1182   1.0000            0.3802     3.3782 r
  I_RISC_CORE/ZINV_63_2687 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[1] (SRAM2RW128x16)
                                            0.0000   0.1182   1.0000   0.0000   0.0000     3.3782 r
  data arrival time                                                                        3.3782

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0873     3.4356
  clock uncertainty                                                            -0.1000     3.3356
  library setup time                                          1.0000            0.0148     3.3504
  data required time                                                                       3.3504
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3504
  data arrival time                                                                       -3.3782
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0278

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.0278 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0205 



  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2153 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0780   1.0000   0.0000   0.0000     1.2153 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/Q (SDFFX1_HVT)
                                                     0.1598   1.0000            1.0170     2.2323 r
  I_RISC_CORE/Op_Result[1] (net)
                               2   1.1733 
  I_RISC_CORE/ZINV_27_inst_35250/A (INVX1_LVT)
                                            0.0000   0.1598   1.0000   0.0000   0.0000     2.2323 r
  I_RISC_CORE/ZINV_27_inst_35250/Y (INVX1_LVT)       0.0640   1.0000            0.0256     2.2579 f
  I_RISC_CORE/ZINV_27_3907 (net)
                               1   0.4816 
  I_RISC_CORE/ZINV_4_inst_35249/A (INVX0_HVT)
                                            0.0000   0.0640   1.0000   0.0000   0.0000     2.2579 f
  I_RISC_CORE/ZINV_4_inst_35249/Y (INVX0_HVT)        0.0706   1.0000            0.0855     2.3434 r
  I_RISC_CORE/ZINV_4_3907 (net)
                               1   0.4204 
  I_RISC_CORE/U224/A4 (AO22X1_HVT)          0.0000   0.0706   1.0000   0.0000   0.0000     2.3434 r
  I_RISC_CORE/U224/Y (AO22X1_HVT)                    0.2256   1.0000            0.4733     2.8168 r
  I_RISC_CORE/RegPort_C[1] (net)
                               1   1.2766 
  I_RISC_CORE/ZINV_97_inst_32951/A (INVX2_HVT)
                                            0.0000   0.2256   1.0000   0.0000   0.0000     2.8168 r
  I_RISC_CORE/ZINV_97_inst_32951/Y (INVX2_HVT)       0.1139   1.0000            0.1812     2.9980 f
  I_RISC_CORE/ZINV_97_2687 (net)
                               2   1.1802 
  I_RISC_CORE/ZINV_63_inst_32949/A (IBUFFX2_HVT)
                                            0.0000   0.1139   1.0000   0.0000   0.0000     2.9980 f
  I_RISC_CORE/ZINV_63_inst_32949/Y (IBUFFX2_HVT)     0.1182   1.0000            0.3802     3.3782 r
  I_RISC_CORE/ZINV_63_2687 (net)
                               3   0.0141 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[1] (SRAM2RW128x16)
                                            0.0000   0.1182   1.0000   0.0000   0.0000     3.3782 r
  data arrival time                                                                        3.3782

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0873     3.4356
  clock uncertainty                                                            -0.1000     3.3356
  library setup time                                          1.0000            0.0148     3.3504
  data required time                                                                       3.3504
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3504
  data arrival time                                                                       -3.3782
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0278

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.0278 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0205 



  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2153 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_8_/CLK (SDFFX1_HVT)
                                            0.0000   0.0780   1.0000   0.0000   0.0000     1.2153 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_8_/Q (SDFFX1_HVT)
                                                     0.1675   1.0000            1.1062     2.3215 f
  I_RISC_CORE/Op_Result[8] (net)
                               3   1.2648 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_10_/SI (SDFFX1_HVT)
                                            0.0000   0.1675   1.0000   0.0000   0.0000     2.3215 f
  data arrival time                                                                        2.3215

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5012 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_10_/CLK (SDFFX1_HVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5012 r
  clock reconvergence pessimism                                                 0.1141     3.6153
  clock uncertainty                                                            -0.1000     3.5153
  library setup time                                          1.0000           -1.2191     2.2961
  data required time                                                                       2.2961
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2961
  data arrival time                                                                       -2.3215
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0253

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0578 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0578 

  slack (with derating applied) (VIOLATED)                                     -0.0253 
  clock reconvergence pessimism (due to derating)                              -0.0578 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0253 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_/Q (SDFFX1_HVT)
                                                     0.1543   1.0000            1.0760     2.2767 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_3__2_ (net)
                               2   0.8402 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0000   0.0000   0.0000     2.2767 f
  data arrival time                                                                        2.2767

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2250     2.2525
  data required time                                                                       2.2525
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2525
  data arrival time                                                                       -2.2767
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0242

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0242 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0094 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_/Q (SDFFX1_HVT)
                                                     0.1543   1.0000            1.0760     2.2767 f
  I_RISC_CORE/Stack_Mem[14] (net)
                               2   0.8402 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0000   0.0000   0.0000     2.2767 f
  data arrival time                                                                        2.2767

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2250     2.2525
  data required time                                                                       2.2525
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2525
  data arrival time                                                                       -2.2767
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0242

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0242 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0094 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_/Q (SDFFX1_HVT)
                                                     0.1543   1.0000            1.0760     2.2767 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_3__3_ (net)
                               2   0.8402 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0000   0.0000   0.0000     2.2767 f
  data arrival time                                                                        2.2767

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2250     2.2525
  data required time                                                                       2.2525
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2525
  data arrival time                                                                       -2.2767
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0242

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0242 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0094 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_/Q (SDFFX1_HVT)
                                                     0.1543   1.0000            1.0760     2.2767 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_3__1_ (net)
                               2   0.8402 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0000   0.0000   0.0000     2.2767 f
  data arrival time                                                                        2.2767

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2250     2.2525
  data required time                                                                       2.2525
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2525
  data arrival time                                                                       -2.2767
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0242

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0242 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0094 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_/Q (SDFFX1_HVT)
                                                     0.1543   1.0000            1.0760     2.2767 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_3__3_ (net)
                               2   0.8402 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0000   0.0000   0.0000     2.2767 f
  data arrival time                                                                        2.2767

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2250     2.2525
  data required time                                                                       2.2525
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2525
  data arrival time                                                                       -2.2767
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0242

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0242 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0094 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_/Q (SDFFX1_HVT)
                                                     0.1543   1.0000            1.0760     2.2767 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_3__0_ (net)
                               2   0.8402 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0000   0.0000   0.0000     2.2767 f
  data arrival time                                                                        2.2767

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2250     2.2525
  data required time                                                                       2.2525
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2525
  data arrival time                                                                       -2.2767
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0242

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0242 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0094 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_/Q (SDFFX1_HVT)
                                                     0.1543   1.0000            1.0760     2.2767 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_3__1_ (net)
                               2   0.8402 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0000   0.0000   0.0000     2.2767 f
  data arrival time                                                                        2.2767

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2250     2.2525
  data required time                                                                       2.2525
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2525
  data arrival time                                                                       -2.2767
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0242

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0242 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0094 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_/Q (SDFFX1_HVT)
                                                     0.1543   1.0000            1.0760     2.2767 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_3__2_ (net)
                               2   0.8402 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0000   0.0000   0.0000     2.2767 f
  data arrival time                                                                        2.2767

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2250     2.2525
  data required time                                                                       2.2525
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2525
  data arrival time                                                                       -2.2767
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0242

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0242 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0094 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2765 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_5__2_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2765 f
  data arrival time                                                                        2.2765

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2249     2.2526
  data required time                                                                       2.2526
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2526
  data arrival time                                                                       -2.2765
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0239

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0239 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0091 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2765 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_5__3_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2765 f
  data arrival time                                                                        2.2765

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2249     2.2526
  data required time                                                                       2.2526
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2526
  data arrival time                                                                       -2.2765
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0239

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0239 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0091 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2765 f
  I_RISC_CORE/Stack_Mem[5] (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2765 f
  data arrival time                                                                        2.2765

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2249     2.2526
  data required time                                                                       2.2526
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2526
  data arrival time                                                                       -2.2765
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0239

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0239 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0091 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2765 f
  I_RISC_CORE/Stack_Mem[8] (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2765 f
  data arrival time                                                                        2.2765

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2249     2.2526
  data required time                                                                       2.2526
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2526
  data arrival time                                                                       -2.2765
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0239

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0239 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0091 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2765 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_5__1_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2765 f
  data arrival time                                                                        2.2765

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2249     2.2526
  data required time                                                                       2.2526
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2526
  data arrival time                                                                       -2.2765
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0239

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0239 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0091 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2765 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_5__0_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2765 f
  data arrival time                                                                        2.2765

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2249     2.2526
  data required time                                                                       2.2526
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2526
  data arrival time                                                                       -2.2765
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0239

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0239 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0091 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2765 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_5__0_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2765 f
  data arrival time                                                                        2.2765

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2249     2.2526
  data required time                                                                       2.2526
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2526
  data arrival time                                                                       -2.2765
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0239

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0239 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0091 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2765 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_5__1_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2765 f
  data arrival time                                                                        2.2765

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2249     2.2526
  data required time                                                                       2.2526
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2526
  data arrival time                                                                       -2.2765
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0239

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0239 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0091 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2765 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_5__2_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2765 f
  data arrival time                                                                        2.2765

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2249     2.2526
  data required time                                                                       2.2526
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2526
  data arrival time                                                                       -2.2765
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0239

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0239 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0091 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_/Q (SDFFX1_HVT)
                                                     0.1542   1.0000            1.0758     2.2765 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_5__3_ (net)
                               2   0.8354 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1542   1.0000   0.0000   0.0000     2.2765 f
  data arrival time                                                                        2.2765

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2249     2.2526
  data required time                                                                       2.2526
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2526
  data arrival time                                                                       -2.2765
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0239

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0239 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0091 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/Q (SDFFX1_HVT)
                                                     0.1539   1.0000            1.0755     2.2762 f
  I_RISC_CORE/PopDataOut_10_ (net)
                               2   0.8275 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1539   1.0000   0.0000   0.0000     2.2762 f
  data arrival time                                                                        2.2762

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2248     2.2527
  data required time                                                                       2.2527
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2527
  data arrival time                                                                       -2.2762
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0235

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0235 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0087 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_/Q (SDFFX1_HVT)
                                                     0.1538   1.0000            1.0754     2.2761 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_6__0_ (net)
                               2   0.8248 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1538   1.0000   0.0000   0.0000     2.2761 f
  data arrival time                                                                        2.2761

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2248     2.2528
  data required time                                                                       2.2528
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2528
  data arrival time                                                                       -2.2761
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0233

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0233 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0086 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_/Q (SDFFX1_HVT)
                                                     0.1538   1.0000            1.0754     2.2761 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_6__3_ (net)
                               2   0.8248 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1538   1.0000   0.0000   0.0000     2.2761 f
  data arrival time                                                                        2.2761

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2248     2.2528
  data required time                                                                       2.2528
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2528
  data arrival time                                                                       -2.2761
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0233

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0233 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0086 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_/Q (SDFFX1_HVT)
                                                     0.1538   1.0000            1.0754     2.2761 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_6__1_ (net)
                               2   0.8248 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1538   1.0000   0.0000   0.0000     2.2761 f
  data arrival time                                                                        2.2761

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2248     2.2528
  data required time                                                                       2.2528
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2528
  data arrival time                                                                       -2.2761
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0233

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0233 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0086 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_/Q (SDFFX1_HVT)
                                                     0.1538   1.0000            1.0754     2.2761 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_6__3_ (net)
                               2   0.8248 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1538   1.0000   0.0000   0.0000     2.2761 f
  data arrival time                                                                        2.2761

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2248     2.2528
  data required time                                                                       2.2528
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2528
  data arrival time                                                                       -2.2761
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0233

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0233 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0086 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_/Q (SDFFX1_HVT)
                                                     0.1538   1.0000            1.0754     2.2761 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_6__2_ (net)
                               2   0.8248 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1538   1.0000   0.0000   0.0000     2.2761 f
  data arrival time                                                                        2.2761

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2248     2.2528
  data required time                                                                       2.2528
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2528
  data arrival time                                                                       -2.2761
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0233

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0233 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0086 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_/Q (SDFFX1_HVT)
                                                     0.1538   1.0000            1.0753     2.2760 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_2__3_ (net)
                               2   0.8217 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1538   1.0000   0.0000   0.0000     2.2760 f
  data arrival time                                                                        2.2760

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2247     2.2528
  data required time                                                                       2.2528
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2528
  data arrival time                                                                       -2.2760
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0231

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0231 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0084 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_/Q (SDFFX1_HVT)
                                                     0.1538   1.0000            1.0753     2.2760 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_2__0_ (net)
                               2   0.8217 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1538   1.0000   0.0000   0.0000     2.2760 f
  data arrival time                                                                        2.2760

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2247     2.2528
  data required time                                                                       2.2528
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2528
  data arrival time                                                                       -2.2760
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0231

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0231 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0084 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_/Q (SDFFX1_HVT)
                                                     0.1538   1.0000            1.0753     2.2760 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_2__2_ (net)
                               2   0.8217 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1538   1.0000   0.0000   0.0000     2.2760 f
  data arrival time                                                                        2.2760

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2247     2.2528
  data required time                                                                       2.2528
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2528
  data arrival time                                                                       -2.2760
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0231

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0231 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0084 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_/Q (SDFFX1_HVT)
                                                     0.1538   1.0000            1.0753     2.2760 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_2__1_ (net)
                               2   0.8217 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1538   1.0000   0.0000   0.0000     2.2760 f
  data arrival time                                                                        2.2760

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2247     2.2528
  data required time                                                                       2.2528
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2528
  data arrival time                                                                       -2.2760
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0231

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0231 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0084 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_/Q (SDFFX1_HVT)
                                                     0.1538   1.0000            1.0753     2.2760 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_2__3_ (net)
                               2   0.8217 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1538   1.0000   0.0000   0.0000     2.2760 f
  data arrival time                                                                        2.2760

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2247     2.2528
  data required time                                                                       2.2528
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2528
  data arrival time                                                                       -2.2760
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0231

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0231 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0084 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_/Q (SDFFX1_HVT)
                                                     0.1538   1.0000            1.0753     2.2760 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_2__0_ (net)
                               2   0.8217 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1538   1.0000   0.0000   0.0000     2.2760 f
  data arrival time                                                                        2.2760

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2247     2.2528
  data required time                                                                       2.2528
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2528
  data arrival time                                                                       -2.2760
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0231

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0231 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0084 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2753 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_1__2_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2753 f
  data arrival time                                                                        2.2753

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2244     2.2531
  data required time                                                                       2.2531
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2531
  data arrival time                                                                       -2.2753
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0222

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0222 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2753 f
  I_RISC_CORE/Stack_Mem[11] (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2753 f
  data arrival time                                                                        2.2753

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2244     2.2531
  data required time                                                                       2.2531
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2531
  data arrival time                                                                       -2.2753
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0222

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0222 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2753 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_4__0_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2753 f
  data arrival time                                                                        2.2753

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2244     2.2531
  data required time                                                                       2.2531
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2531
  data arrival time                                                                       -2.2753
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0222

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0222 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2753 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_1__0_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2753 f
  data arrival time                                                                        2.2753

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2244     2.2531
  data required time                                                                       2.2531
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2531
  data arrival time                                                                       -2.2753
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0222

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0222 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2753 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_4__3_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2753 f
  data arrival time                                                                        2.2753

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2244     2.2531
  data required time                                                                       2.2531
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2531
  data arrival time                                                                       -2.2753
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0222

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0222 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2753 f
  I_RISC_CORE/Stack_Mem[17] (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2753 f
  data arrival time                                                                        2.2753

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2244     2.2531
  data required time                                                                       2.2531
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2531
  data arrival time                                                                       -2.2753
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0222

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0222 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2753 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_4__2_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2753 f
  data arrival time                                                                        2.2753

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2244     2.2531
  data required time                                                                       2.2531
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2531
  data arrival time                                                                       -2.2753
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0222

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0222 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2753 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_4__1_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2753 f
  data arrival time                                                                        2.2753

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2244     2.2531
  data required time                                                                       2.2531
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2531
  data arrival time                                                                       -2.2753
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0222

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0222 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2753 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_4__0_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2753 f
  data arrival time                                                                        2.2753

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2244     2.2531
  data required time                                                                       2.2531
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2531
  data arrival time                                                                       -2.2753
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0222

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0222 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2753 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_1__1_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2753 f
  data arrival time                                                                        2.2753

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2244     2.2531
  data required time                                                                       2.2531
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2531
  data arrival time                                                                       -2.2753
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0222

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0222 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2753 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_4__3_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2753 f
  data arrival time                                                                        2.2753

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2244     2.2531
  data required time                                                                       2.2531
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2531
  data arrival time                                                                       -2.2753
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0222

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0222 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2753 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_1__3_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2753 f
  data arrival time                                                                        2.2753

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2244     2.2531
  data required time                                                                       2.2531
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2531
  data arrival time                                                                       -2.2753
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0222

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0222 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2753 f
  I_RISC_CORE/n2 (net)         2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2753 f
  data arrival time                                                                        2.2753

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2244     2.2531
  data required time                                                                       2.2531
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2531
  data arrival time                                                                       -2.2753
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0222

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0222 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2753 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_1__0_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2753 f
  data arrival time                                                                        2.2753

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2244     2.2531
  data required time                                                                       2.2531
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2531
  data arrival time                                                                       -2.2753
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0222

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0222 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2753 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_4__1_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2753 f
  data arrival time                                                                        2.2753

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2244     2.2531
  data required time                                                                       2.2531
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2531
  data arrival time                                                                       -2.2753
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0222

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0222 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_/Q (SDFFX1_HVT)
                                                     0.1532   1.0000            1.0746     2.2753 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_1__2_ (net)
                               2   0.8045 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1532   1.0000   0.0000   0.0000     2.2753 f
  data arrival time                                                                        2.2753

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2244     2.2531
  data required time                                                                       2.2531
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2531
  data arrival time                                                                       -2.2753
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0222

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0222 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0074 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ctsbuf_net_11223298 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/cts_buf_687157535/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_/Q (SDFFX1_HVT)
                                                     0.1530   1.0000            1.0743     2.2750 f
  I_RISC_CORE/Return_Addr[4] (net)
                               2   0.7972 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1530   1.0000   0.0000   0.0000     2.2750 f
  data arrival time                                                                        2.2750

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2243     2.2532
  data required time                                                                       2.2532
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2532
  data arrival time                                                                       -2.2750
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0218

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0218 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0070 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_/Q (SDFFX1_HVT)
                                                     0.1528   1.0000            1.0741     2.2748 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_0__1_ (net)
                               2   0.7918 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1528   1.0000   0.0000   0.0000     2.2748 f
  data arrival time                                                                        2.2748

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2242     2.2533
  data required time                                                                       2.2533
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2533
  data arrival time                                                                       -2.2748
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0215

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0215 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0067 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2734 f
  I_RISC_CORE/Stack_Mem[2] (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2734 f
  data arrival time                                                                        2.2734

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2236     2.2540
  data required time                                                                       2.2540
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2540
  data arrival time                                                                       -2.2734
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0194 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2734 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_0__3_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2734 f
  data arrival time                                                                        2.2734

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2236     2.2540
  data required time                                                                       2.2540
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2540
  data arrival time                                                                       -2.2734
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0194 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2734 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_7__3_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2734 f
  data arrival time                                                                        2.2734

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ctsbuf_net_10923295 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/cts_buf_685657520/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2236     2.2540
  data required time                                                                       2.2540
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2540
  data arrival time                                                                       -2.2734
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0194 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2734 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_0__0_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2734 f
  data arrival time                                                                        2.2734

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2236     2.2540
  data required time                                                                       2.2540
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2540
  data arrival time                                                                       -2.2734
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0194 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2734 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_0__2_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2734 f
  data arrival time                                                                        2.2734

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2236     2.2540
  data required time                                                                       2.2540
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2540
  data arrival time                                                                       -2.2734
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0194 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2734 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_7__2_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2734 f
  data arrival time                                                                        2.2734

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2236     2.2540
  data required time                                                                       2.2540
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2540
  data arrival time                                                                       -2.2734
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0194 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2734 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_7__3_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2734 f
  data arrival time                                                                        2.2734

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2236     2.2540
  data required time                                                                       2.2540
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2540
  data arrival time                                                                       -2.2734
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0194 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2734 f
  I_RISC_CORE/Stack_Mem[23] (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2734 f
  data arrival time                                                                        2.2734

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ctsbuf_net_10523291 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/cts_buf_683657500/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2236     2.2540
  data required time                                                                       2.2540
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2540
  data arrival time                                                                       -2.2734
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0194 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2734 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_7__0_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2734 f
  data arrival time                                                                        2.2734

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2236     2.2540
  data required time                                                                       2.2540
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2540
  data arrival time                                                                       -2.2734
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0194 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2734 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_7__0_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2734 f
  data arrival time                                                                        2.2734

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2236     2.2540
  data required time                                                                       2.2540
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2540
  data arrival time                                                                       -2.2734
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0194 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2734 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_7__1_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2734 f
  data arrival time                                                                        2.2734

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2236     2.2540
  data required time                                                                       2.2540
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2540
  data arrival time                                                                       -2.2734
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0194 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2734 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_7__2_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2734 f
  data arrival time                                                                        2.2734

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2236     2.2540
  data required time                                                                       2.2540
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2540
  data arrival time                                                                       -2.2734
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0194 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000  -0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2734 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_0__1_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2734 f
  data arrival time                                                                        2.2734

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2236     2.2540
  data required time                                                                       2.2540
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2540
  data arrival time                                                                       -2.2734
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0194 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ctsbuf_net_11123297 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/cts_buf_686657530/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2734 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_7__1_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2734 f
  data arrival time                                                                        2.2734

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ctsbuf_net_10623292 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/cts_buf_684157505/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2236     2.2540
  data required time                                                                       2.2540
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2540
  data arrival time                                                                       -2.2734
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0194 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2734 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_0__3_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2734 f
  data arrival time                                                                        2.2734

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2236     2.2540
  data required time                                                                       2.2540
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2540
  data arrival time                                                                       -2.2734
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0194 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2734 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_0__2_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2734 f
  data arrival time                                                                        2.2734

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2236     2.2540
  data required time                                                                       2.2540
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2540
  data arrival time                                                                       -2.2734
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0194 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/cts_buf_699957663/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ctsbuf_net_10423290 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/cts_buf_683157495/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_/Q (SDFFX1_HVT)
                                                     0.1517   1.0000            1.0727     2.2734 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_0__0_ (net)
                               2   0.7542 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1517   1.0000   0.0000   0.0000     2.2734 f
  data arrival time                                                                        2.2734

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ctsbuf_net_10823294 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/cts_buf_685157515/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.0873     3.5775
  clock uncertainty                                                            -0.1000     3.4775
  library setup time                                          1.0000           -1.2236     2.2540
  data required time                                                                       2.2540
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2540
  data arrival time                                                                       -2.2734
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0194 
  clock reconvergence pessimism (due to derating)                              -0.0425 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0047 



  Startpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1
               (rising edge-triggered flip-flop clocked by SYS_CLK)
  Last common pin: sys_2x_clk
  Path Group: SYS_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0266                     0.0035     2.4035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     2.4035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     2.4776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     2.4776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     2.5541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     2.5541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     2.6296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     2.6296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     2.7047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     2.7047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     2.7756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     2.7756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     2.8437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     2.8437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     3.0125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     3.0125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     3.1195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     3.1195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     3.2121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.2121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     3.2974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     3.2974 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0345   1.0000            0.0766     3.3739 r
  I_RISC_CORE/cts1 (net)       1   2.0603 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     3.3739 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0354   1.0000            0.0740     3.4479 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   2.2792 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)
                                            0.0000   0.0354   1.0000   0.0000   0.0000     3.4479 r
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/O2[13] (SRAM2RW128x16)
                                                     0.0295   1.0000            0.0824     3.5303 r
  I_RISC_CORE/I_REG_FILE_data_out_A[13] (net)
                               1   0.6128 
  I_RISC_CORE/sram_fixcell_130/A (NBUFFX4_HVT)
                                            0.0000   0.0295   1.0000   0.0000   0.0000     3.5303 r
  I_RISC_CORE/sram_fixcell_130/Y (NBUFFX4_HVT)       0.1428   1.0000            0.2207     3.7510 r
  I_RISC_CORE/sram_fixnet_130 (net)
                               1   0.9037 
  I_RISC_CORE/U195/A0 (HADDX1_HVT)          0.0000   0.1428   1.0000   0.0000   0.0000     3.7510 r
  I_RISC_CORE/U195/SO (HADDX1_HVT)                   0.2389   1.0000            0.8127     4.5637 f
  I_RISC_CORE/RESULT_DATA[13] (net)
                               2   0.7793 
  RESULT_DATA_13__UPF_LS/A (LSDNSSX4_RVT)   0.0000   0.2389   1.0000   0.0000   0.0000     4.5637 f
  RESULT_DATA_13__UPF_LS/Y (LSDNSSX4_RVT)            0.1426   1.0000            0.4035     4.9672 f
  n395 (net)                   2   0.8543 
  U259/A2 (AO22X1_HVT)                      0.0000   0.1426   1.0000   0.0000   0.0000     4.9672 f
  U259/Y (AO22X1_HVT)                                0.1948   1.0000            0.6237     5.5909 f
  n739 (net)                   1   1.5798 
  I_SDRAM_TOP/HFSBUF_23_188/A (NBUFFX16_HVT)
                                            0.0000   0.1948   1.0000   0.0000   0.0000     5.5909 f
  I_SDRAM_TOP/HFSBUF_23_188/Y (NBUFFX16_HVT)         0.1224   1.0000            0.3273     5.9182 f
  I_SDRAM_TOP/HFSNET_62 (net)
                               1   0.0042 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I1[29] (SRAM2RW64x32)
                                            0.0000   0.1224   1.0000   0.0000   0.0000     5.9182 f
  data arrival time                                                                        5.9182

  clock SYS_CLK (rise edge)                                                     4.8000     4.8000
  clock SYS_2x_CLK (source latency)                                             0.0000     4.8000
  sys_2x_clk (in)                                    0.0243                     0.0023     4.8023 r
  sys_2x_clk (net)             2   0.9710 
  I_CLOCKING/sys_clk_in_reg/CLK (SDFFX1_RVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.8023 r
  I_CLOCKING/sys_clk_in_reg/Q (SDFFX1_RVT) (gclock source)
                                                     0.0919   0.9500            0.4470     5.2493 r
  I_CLOCKING/n17 (net)         2   1.4163 
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0919   0.9500   0.0000   0.0000     5.2493 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1884     5.4377 r
  I_CLOCKING/occ_int1/fast_clk_clkgt/clkout (net)
                               1   0.3692 
  I_CLOCKING/occ_int1/U1/A1 (AO21X1_LVT)    0.0000   0.0378   0.9500   0.0000   0.0000     5.4377 r
  I_CLOCKING/occ_int1/U1/Y (AO21X1_LVT)              0.0392   0.9500            0.0935     5.5313 r
  I_CLOCKING/occ_int1/ctsbuf_net_11823304 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_698657650/A (NBUFFX16_LVT)
                                            0.0000   0.0392   0.9500   0.0000   0.0000     5.5313 r
  I_CLOCKING/occ_int1/cts_buf_698657650/Y (NBUFFX16_LVT)
                                                     0.0341   0.9500            0.0714     5.6026 r
  I_CLOCKING/occ_int1/p_abuf15 (net)
                               2   0.9839 
  I_CLOCKING/occ_int1/cto_buf_58674/A (NBUFFX4_LVT)
                                            0.0000   0.0341   0.9500   0.0000   0.0000     5.6026 r
  I_CLOCKING/occ_int1/cto_buf_58674/Y (NBUFFX4_LVT)
                                                     0.0450   0.9500            0.0761     5.6788 r
  I_CLOCKING/occ_int1/cts1 (net)
                               3   2.6964 
  I_CLOCKING/occ_int1/buf_drc_cln58209/A (NBUFFX8_LVT)
                                            0.0000   0.0450   0.9500   0.0000   0.0000     5.6788 r
  I_CLOCKING/occ_int1/buf_drc_cln58209/Y (NBUFFX8_LVT)
                                                     0.0361   0.9500            0.0742     5.7530 r
  I_CLOCKING/occ_int1/p_abuf9 (net)
                               4   2.8348 
  I_CLOCKING/occ_int1/cto_buf_58704/A (NBUFFX8_LVT)
                                            0.0000   0.0361   0.9500   0.0000   0.0000     5.7530 r
  I_CLOCKING/occ_int1/cto_buf_58704/Y (NBUFFX8_LVT)
                                                     0.0328   0.9500            0.0668     5.8198 r
  I_CLOCKING/occ_int1/cts4 (net)
                               1   1.3481 
  I_CLOCKING/occ_int1/cts_buf_696257626/A (NBUFFX16_LVT)
                                            0.0000   0.0328   0.9500   0.0000   0.0000     5.8198 r
  I_CLOCKING/occ_int1/cts_buf_696257626/Y (NBUFFX16_LVT)
                                                     0.0439   0.9500            0.0770     5.8968 r
  I_CLOCKING/occ_int1/p_abuf4 (net)
                              23  10.5230 
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1 (SRAM2RW64x32)
                                            0.0000   0.0439   0.9500   0.0000   0.0000     5.8968 r
  clock reconvergence pessimism                                                 0.0012     5.8980
  clock uncertainty                                                            -0.1000     5.7980
  library setup time                                          1.0000            0.1112     5.9092
  data required time                                                                       5.9092
  --------------------------------------------------------------------------------------------------
  data required time                                                                       5.9092
  data arrival time                                                                       -5.9182
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0091

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0576 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0576 

  slack (with derating applied) (VIOLATED)                                     -0.0091 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0485 



  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_700357667/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_700357667/Y (NBUFFX16_LVT)     0.0345   1.0000            0.0756     0.8877 r
  I_RISC_CORE/ctsbuf_net_13423320 (net)
                               2   1.4040 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0345   1.0000   0.0000   0.0000     0.8877 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0637   1.0000            0.2106     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ctsbuf_net_11423300 (net)
                               1   2.3007 
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A (NBUFFX16_LVT)
                                            0.0000   0.0637   1.0000   0.0000   0.0000     1.0984 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y (NBUFFX16_LVT)
                                                     0.0539   1.0000            0.1057     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/ENCLK (net)
                              32  20.0813 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/CLK (SDFFX2_HVT)
                                            0.0000   0.0539   1.0000   0.0000   0.0000     1.2041 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/Q (SDFFX2_HVT)
                                                     0.2130   1.0000            1.2017     2.4058 r
  I_RISC_CORE/Xecutng_Instrn[9] (net)
                               5   3.9303 
  I_RISC_CORE/U216/A2 (AO22X1_HVT)          0.0000   0.2130   1.0000   0.0000   0.0000     2.4058 r
  I_RISC_CORE/U216/Y (AO22X1_HVT)                    0.1947   1.0000            0.6263     3.0322 r
  I_RISC_CORE/RegPort_C_9 (net)
                               1   0.4809 
  I_RISC_CORE/ZBUF_23_inst_31930/A (NBUFFX2_HVT)
                                            0.0000   0.1947   1.0000   0.0000   0.0000     3.0322 r
  I_RISC_CORE/ZBUF_23_inst_31930/Y (NBUFFX2_HVT)     0.1179   1.0000            0.3134     3.3456 r
  I_RISC_CORE/ZBUF_23_2149 (net)
                               1   0.0039 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[9] (SRAM2RW128x16)
                                            0.0000   0.1179   1.0000   0.0000   0.0000     3.3456 r
  data arrival time                                                                        3.3456

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/cto_buf_58694/A (NBUFFX8_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/cto_buf_58694/Y (NBUFFX8_LVT)          0.0329   0.9500            0.0695     3.2796 r
  I_RISC_CORE/cts1 (net)       1   1.3462 
  I_RISC_CORE/cts_buf_699157655/A (NBUFFX16_LVT)
                                            0.0000   0.0329   0.9500   0.0000   0.0000     3.2796 r
  I_RISC_CORE/cts_buf_699157655/Y (NBUFFX16_LVT)     0.0346   0.9500            0.0687     3.3483 r
  I_RISC_CORE/ctsbuf_net_13123317 (net)
                               9   1.5651 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)
                                            0.0000   0.0346   0.9500   0.0000   0.0000     3.3483 r
  clock reconvergence pessimism                                                 0.0789     3.4272
  clock uncertainty                                                            -0.1000     3.3272
  library setup time                                          1.0000            0.0149     3.3421
  data required time                                                                       3.3421
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3421
  data arrival time                                                                       -3.3456
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0035

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0498 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0498 

  slack (with derating applied) (VIOLATED)                                     -0.0035 
  clock reconvergence pessimism (due to derating)                              -0.0385 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0079 



  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/R_33
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2153 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_11_/CLK (SDFFX1_HVT)
                                            0.0000   0.0780   1.0000   0.0000   0.0000     1.2153 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_11_/Q (SDFFX1_HVT)
                                                     0.1540   1.0000            1.0913     2.3066 f
  I_RISC_CORE/Op_Result[11] (net)
                               2   0.8271 
  I_RISC_CORE/R_33/SI (SDFFX1_HVT)          0.0000   0.1540   1.0000   0.0000   0.0000     2.3066 f
  data arrival time                                                                        2.3066

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000   0.0000     3.2101 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5012 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/R_33/CLK (SDFFX1_HVT)         0.0000   0.0682   0.9500   0.0000   0.0000     3.5012 r
  clock reconvergence pessimism                                                 0.1141     3.6153
  clock uncertainty                                                            -0.1000     3.5153
  library setup time                                          1.0000           -1.2120     2.3033
  data required time                                                                       2.3033
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3033
  data arrival time                                                                       -2.3066
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0033

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0578 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0578 

  slack (with derating applied) (VIOLATED)                                     -0.0033 
  clock reconvergence pessimism (due to derating)                              -0.0578 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0033 



  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.9749 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0780   1.0000            0.1126     1.2153 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17  10.2185 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_10_/CLK (SDFFX1_HVT)
                                            0.0000   0.0780   1.0000   0.0000   0.0000     1.2153 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_10_/Q (SDFFX1_HVT)
                                                     0.1540   1.0000            1.0913     2.3066 f
  I_RISC_CORE/Op_Result[10] (net)
                               2   0.8271 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/SI (SDFFX1_HVT)
                                            0.0000   0.1540   1.0000   0.0000   0.0000     2.3066 f
  data arrival time                                                                        2.3066

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ctsbuf_net_11723303 (net)
                               1   0.7344 
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/cts_buf_690257566/Y (NBUFFX4_LVT)
                                                     0.0682   0.9500            0.1001     3.5012 r
  I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/ENCLK (net)
                              17   7.9945 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/CLK (SDFFX1_HVT)
                                            0.0000   0.0682   0.9500   0.0000   0.0000     3.5012 r
  clock reconvergence pessimism                                                 0.1141     3.6153
  clock uncertainty                                                            -0.1000     3.5153
  library setup time                                          1.0000           -1.2120     2.3033
  data required time                                                                       2.3033
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.3033
  data arrival time                                                                       -2.3066
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0033

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0578 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0578 

  slack (with derating applied) (VIOLATED)                                     -0.0033 
  clock reconvergence pessimism (due to derating)                              -0.0578 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0033 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_/Q (SDFFX1_HVT)
                                                     0.1543   1.0000            1.0760     2.2767 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_3__0_ (net)
                               2   0.8402 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1543   1.0000   0.0000   0.0000     2.2767 f
  data arrival time                                                                        2.2767

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ctsbuf_net_10723293 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/cts_buf_684657510/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.1104     3.6007
  clock uncertainty                                                            -0.1000     3.5007
  library setup time                                          1.0000           -1.2250     2.2757
  data required time                                                                       2.2757
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2757
  data arrival time                                                                       -2.2767
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0010

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0010 
  clock reconvergence pessimism (due to derating)                              -0.0573 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0010 



  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sys_2x_clk (in)                                    0.0266                     0.0035     0.0035 r
  sys_2x_clk (net)             2   1.4115 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0266   1.0000   0.0000   0.0000     0.0035 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0422   1.0000            0.0741     0.0776 r
  cts2 (net)                   1   2.0613 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0422   1.0000   0.0000   0.0000     0.0776 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0338   1.0000            0.0765     0.1541 r
  cts3 (net)                   1   0.7355 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0338   1.0000   0.0000   0.0000     0.1541 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0395   1.0000            0.0755     0.2296 r
  cts1 (net)                   1   1.4207 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0395   1.0000   0.0000   0.0000     0.2296 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0360   1.0000            0.0751     0.3047 r
  cts10 (net)                  2   2.8429 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000     0.3047 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0334   1.0000            0.0709     0.3756 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.6601 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0334   1.0000   0.0000   0.0000     0.3756 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0318   1.0000            0.0681     0.4437 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.9419 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000     0.4437 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1688     0.6125 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.5284 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.6125 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0622   1.0000            0.1070     0.7195 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   2.0622 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0622   1.0000   0.0000   0.0000     0.7195 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0392   1.0000            0.0926     0.8121 r
  occ_int2/clk[0] (net)        3   5.5472 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     0.8121 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0448   1.0000            0.0853     0.8974 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15  11.3357 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0448   1.0000   0.0000   0.0000     0.8974 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0524   1.0000            0.2053     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.9749 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0524   1.0000   0.0000   0.0000     1.1027 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0559   1.0000            0.0980     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   5.1471 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_/CLK (SDFFX1_HVT)
                                            0.0000   0.0559   1.0000   0.0000   0.0000     1.2007 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_/Q (SDFFX1_HVT)
                                                     0.1538   1.0000            1.0754     2.2761 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_6__1_ (net)
                               2   0.8248 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1538   1.0000   0.0000   0.0000     2.2761 f
  data arrival time                                                                        2.2761

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock source latency                                                          0.0000     2.4000
  sys_2x_clk (in)                                    0.0243                     0.0023     2.4023 r
  sys_2x_clk (net)             2   0.9710 
  cts_dlydt_57764/A (NBUFFX4_LVT)           0.0000   0.0243   0.9500   0.0000   0.0000     2.4023 r
  cts_dlydt_57764/Y (NBUFFX4_LVT)                    0.0391   0.9500            0.0667     2.4690 r
  cts2 (net)                   1   1.3472 
  cts_dlydt_57767/A (NBUFFX16_LVT)          0.0000   0.0391   0.9500   0.0000   0.0000     2.4690 r
  cts_dlydt_57767/Y (NBUFFX16_LVT)                   0.0335   0.9500            0.0708     2.5398 r
  cts3 (net)                   1   0.4950 
  cts_dlydt_57763/A (NBUFFX4_LVT)           0.0000   0.0335   0.9500   0.0000   0.0000     2.5398 r
  cts_dlydt_57763/Y (NBUFFX4_LVT)                    0.0373   0.9500            0.0698     2.6096 r
  cts1 (net)                   1   0.9262 
  cto_buf_58700/A (NBUFFX8_LVT)             0.0000   0.0373   0.9500   0.0000   0.0000     2.6096 r
  cto_buf_58700/Y (NBUFFX8_LVT)                      0.0339   0.9500            0.0685     2.6781 r
  cts10 (net)                  2   1.8538 
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/A (NBUFFX8_LVT)
                                            0.0000   0.0339   0.9500   0.0000   0.0000     2.6781 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y (NBUFFX8_LVT)
                                                     0.0323   0.9500            0.0653     2.7434 r
  occ_int2/fast_clk_0_clkgt/cts1 (net)
                               1   1.1656 
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/A (NBUFFX8_LVT)
                                            0.0000   0.0323   0.9500   0.0000   0.0000     2.7434 r
  occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y (NBUFFX8_LVT)
                                                     0.0313   0.9500            0.0636     2.8070 r
  occ_int2/fast_clk_0_clkgt/cts0 (net)
                               1   0.7263 
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0313   0.9500   0.0000   0.0000     2.8070 r
  occ_int2/fast_clk_0_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1587     2.9657 r
  occ_int2/fast_clk_0_clkgt/clkout (net)
                               1   0.3692 
  occ_int2/U3/A1 (AO21X1_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     2.9657 r
  occ_int2/U3/Y (AO21X1_LVT)                         0.0387   0.9500            0.0935     3.0593 r
  occ_int2/ctsbuf_net_13823324 (net)
                               1   1.3481 
  occ_int2/cts_buf_701957683/A (NBUFFX16_LVT)
                                            0.0000   0.0387   0.9500   0.0000   0.0000     3.0593 r
  occ_int2/cts_buf_701957683/Y (NBUFFX16_LVT)        0.0370   0.9500            0.0739     3.1332 r
  occ_int2/clk[0] (net)        3   3.6244 
  I_RISC_CORE/cts_buf_699957663/A (NBUFFX16_LVT)
                                            0.0000   0.0370   0.9500   0.0000   0.0000     3.1332 r
  I_RISC_CORE/cts_buf_699957663/Y (NBUFFX16_LVT)     0.0412   0.9500            0.0769     3.2101 r
  I_RISC_CORE/ctsbuf_net_13323319 (net)
                              15   7.8309 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0412   0.9500   0.0000  -0.0000     3.2101 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0503   0.9500            0.1909     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ctsbuf_net_11023296 (net)
                               1   0.7344 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/A (NBUFFX4_LVT)
                                            0.0000   0.0503   0.9500   0.0000   0.0000     3.4010 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/cts_buf_686157525/Y (NBUFFX4_LVT)
                                                     0.0516   0.9500            0.0892     3.4903 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/ENCLK (net)
                               9   4.1615 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0516   0.9500   0.0000   0.0000     3.4903 r
  clock reconvergence pessimism                                                 0.1104     3.6007
  clock uncertainty                                                            -0.1000     3.5007
  library setup time                                          1.0000           -1.2248     2.2759
  data required time                                                                       2.2759
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.2759
  data arrival time                                                                       -2.2761
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0001

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0573 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0573 

  slack (with derating applied) (VIOLATED)                                     -0.0001 
  clock reconvergence pessimism (due to derating)                              -0.0573 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0001 



1
