package test

top scheduled_block __test__P_0_next(clk: clock, rst: bits[1]) {
  #![reset(port="rst", asynchronous=false, active_low=false)]
  reg ____state(bits[32], reset_value=0)

  reg ____state_full(bits[1], reset_value=1)

  source proc __test__P_0_next__src<a: bits[32] in, b: bits[32] in, result: bits[32] out>() {
    chan_interface a(direction=receive, kind=streaming, strictness=proven_mutually_exclusive, flow_control=ready_valid, flop_kind=none)
    chan_interface b(direction=receive, kind=streaming, strictness=proven_mutually_exclusive, flow_control=ready_valid, flop_kind=none)
    chan_interface result(direction=send, kind=streaming, strictness=proven_mutually_exclusive, flow_control=ready_valid, flop_kind=none)
  }
  stage_inputs_valid_0: bits[1] = literal(value=1, id=36)
  stage_outputs_ready_0: bits[1] = literal(value=1, id=37)
  controlled_stage(stage_inputs_valid_0, stage_outputs_ready_0) {
    active_inputs_valid active_inputs_valid_0: bits[1] = literal(value=1, id=38)
    after_all.5: token = after_all(id=5)
    literal.3: bits[1] = literal(value=1, id=3)
    receive.6: (token, bits[32]) = receive(after_all.5, predicate=literal.3, channel=a, id=6)
    tok: token = tuple_index(receive.6, index=0, id=8)
    receive.10: (token, bits[32]) = receive(tok, predicate=literal.3, channel=b, id=10)
    a_value: bits[32] = tuple_index(receive.6, index=1, id=9)
    b_value: bits[32] = tuple_index(receive.10, index=1, id=13)
    literal.15: bits[32] = literal(value=1, id=15)
    ugt.16: bits[1] = ugt(a_value, literal.15, id=16)
    literal.17: bits[32] = literal(value=52, id=17)
    ret stage_outputs_valid_0: bits[1] = and(stage_inputs_valid_0, active_inputs_valid_0, id=39)
  }
  stage_inputs_valid_1: bits[1] = literal(value=1, id=40)
  stage_outputs_ready_1: bits[1] = literal(value=1, id=41)
  controlled_stage(stage_inputs_valid_1, stage_outputs_ready_1) {
    ____state_full: bits[1] = register_read(register=____state_full, id=74)
    not.75: bits[1] = not(ugt.16, id=75)
    active_inputs_valid active_inputs_valid_1: bits[1] = or(____state_full, not.75, id=76)
    ____state__1: bits[32] = register_read(register=____state, id=73)
    __token: token = literal(value=token, id=1)
    tuple.4: () = tuple(id=4)
    tuple_index.7: token = tuple_index(receive.6, index=0, id=7)
    tuple_index.11: token = tuple_index(receive.10, index=0, id=11)
    tok__1: token = tuple_index(receive.10, index=0, id=12)
    umul.14: bits[32] = umul(a_value, b_value, id=14)
    sel.18: bits[32] = sel(ugt.16, cases=[literal.17, ____state__1], id=18)
    result_value: bits[32] = add(umul.14, sel.18, id=19)
    literal.21: bits[32] = literal(value=1, id=21)
    ugt.22: bits[1] = ugt(b_value, literal.21, id=22)
    literal.23: bits[32] = literal(value=42, id=23)
    sel.24: bits[32] = sel(ugt.22, cases=[literal.23, result_value], id=24)
    send.20: token = send(tok__1, result_value, predicate=literal.3, channel=result, id=20)
    ret stage_outputs_valid_1: bits[1] = and(stage_inputs_valid_1, active_inputs_valid_1, id=27)
  }
  stage_inputs_valid_2: bits[1] = literal(value=1, id=28)
  stage_outputs_ready_2: bits[1] = literal(value=1, id=29)
  controlled_stage(stage_inputs_valid_2, stage_outputs_ready_2) {
    active_inputs_valid active_inputs_valid_2: bits[1] = literal(value=1, id=30)
    identity.77: bits[32] = identity(sel.24, id=77)
    identity.78: bits[1] = identity(ugt.22, id=78)
    ret stage_outputs_valid_2: bits[1] = and(stage_inputs_valid_2, active_inputs_valid_2, id=43)
  }
  rst: bits[1] = input_port(name=rst, id=35)
  and.79: bits[1] = and(stage_inputs_valid_2, active_inputs_valid_2, identity.78, id=79)
  and.80: bits[1] = and(stage_outputs_valid_2, stage_outputs_ready_2, identity.78, id=80)
  register_write.81: () = register_write(identity.77, register=____state, load_enable=and.80, reset=rst, id=81)
  tuple.82: () = tuple(id=82)
  and.83: bits[1] = and(stage_outputs_valid_1, stage_outputs_ready_1, ugt.16, id=83)
  or.84: bits[1] = or(and.83, and.80, id=84)
  register_write.85: () = register_write(and.80, register=____state_full, load_enable=or.84, reset=rst, id=85)
}
