Analysis & Synthesis report for sisau
Mon May 13 22:19:43 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon May 13 22:19:43 2024        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; sisau                                        ;
; Top-level Entity Name              ; main                                         ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 135                                          ;
;     Total combinational functions  ; 131                                          ;
;     Dedicated logic registers      ; 53                                           ;
; Total registers                    ; 53                                           ;
; Total pins                         ; 64                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0                                            ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C5T144C8        ;                    ;
; Top-level entity name                                                      ; main               ; sisau              ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; main.bdf                         ; yes             ; User Block Diagram/Schematic File  ; C:/Users/gabri/OneDrive/Desktop/GoDigital/sisau-car-godigital_TEST-PWM-generator_v2/Proiect-GoDigital/main.bdf              ;
; divizor_10.bdf                   ; yes             ; User Block Diagram/Schematic File  ; C:/Users/gabri/OneDrive/Desktop/GoDigital/sisau-car-godigital_TEST-PWM-generator_v2/Proiect-GoDigital/divizor_10.bdf        ;
; divizor_1000.bdf                 ; yes             ; User Block Diagram/Schematic File  ; C:/Users/gabri/OneDrive/Desktop/GoDigital/sisau-car-godigital_TEST-PWM-generator_v2/Proiect-GoDigital/divizor_1000.bdf      ;
; divizor_frecventa.bdf            ; yes             ; User Block Diagram/Schematic File  ; C:/Users/gabri/OneDrive/Desktop/GoDigital/sisau-car-godigital_TEST-PWM-generator_v2/Proiect-GoDigital/divizor_frecventa.bdf ;
; debouncing.bdf                   ; yes             ; User Block Diagram/Schematic File  ; C:/Users/gabri/OneDrive/Desktop/GoDigital/sisau-car-godigital_TEST-PWM-generator_v2/Proiect-GoDigital/debouncing.bdf        ;
; numarator_10.bdf                 ; yes             ; User Block Diagram/Schematic File  ; C:/Users/gabri/OneDrive/Desktop/GoDigital/sisau-car-godigital_TEST-PWM-generator_v2/Proiect-GoDigital/numarator_10.bdf      ;
; divizor_5.bdf                    ; yes             ; User Block Diagram/Schematic File  ; C:/Users/gabri/OneDrive/Desktop/GoDigital/sisau-car-godigital_TEST-PWM-generator_v2/Proiect-GoDigital/divizor_5.bdf         ;
; START_STOP.bdf                   ; yes             ; User Block Diagram/Schematic File  ; C:/Users/gabri/OneDrive/Desktop/GoDigital/sisau-car-godigital_TEST-PWM-generator_v2/Proiect-GoDigital/START_STOP.bdf        ;
; Logica_miscare.v                 ; yes             ; User Verilog HDL File              ; C:/Users/gabri/OneDrive/Desktop/GoDigital/sisau-car-godigital_TEST-PWM-generator_v2/Proiect-GoDigital/Logica_miscare.v      ;
; Selectie_proba.v                 ; yes             ; User Verilog HDL File              ; C:/Users/gabri/OneDrive/Desktop/GoDigital/sisau-car-godigital_TEST-PWM-generator_v2/Proiect-GoDigital/Selectie_proba.v      ;
; generator_PWM_v2.v               ; yes             ; User Verilog HDL File              ; C:/Users/gabri/OneDrive/Desktop/GoDigital/sisau-car-godigital_TEST-PWM-generator_v2/Proiect-GoDigital/generator_PWM_v2.v    ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                  ;
+---------------------------------------------+------------------------------------------------+
; Resource                                    ; Usage                                          ;
+---------------------------------------------+------------------------------------------------+
; Estimated Total logic elements              ; 135                                            ;
;                                             ;                                                ;
; Total combinational functions               ; 131                                            ;
; Logic element usage by number of LUT inputs ;                                                ;
;     -- 4 input functions                    ; 38                                             ;
;     -- 3 input functions                    ; 53                                             ;
;     -- <=2 input functions                  ; 40                                             ;
;                                             ;                                                ;
; Logic elements by mode                      ;                                                ;
;     -- normal mode                          ; 112                                            ;
;     -- arithmetic mode                      ; 19                                             ;
;                                             ;                                                ;
; Total registers                             ; 53                                             ;
;     -- Dedicated logic registers            ; 53                                             ;
;     -- I/O registers                        ; 0                                              ;
;                                             ;                                                ;
; I/O pins                                    ; 64                                             ;
; Maximum fan-out node                        ; divizor_frecventa:inst2|divizor_10:inst|inst12 ;
; Maximum fan-out                             ; 18                                             ;
; Total fan-out                               ; 546                                            ;
; Average fan-out                             ; 2.20                                           ;
+---------------------------------------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                            ;
+-------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                 ; Library Name ;
+-------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------+--------------+
; |main                         ; 131 (0)           ; 53 (0)       ; 0           ; 0            ; 0       ; 0         ; 64   ; 0            ; |main                                                               ; work         ;
;    |Logica_miscare:inst6|     ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Logica_miscare:inst6                                          ;              ;
;    |START_STOP:inst15|        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|START_STOP:inst15                                             ;              ;
;    |Selectie_proba:inst1|     ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|Selectie_proba:inst1                                          ;              ;
;    |debouncing:inst16|        ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|debouncing:inst16                                             ;              ;
;    |debouncing:inst5|         ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|debouncing:inst5                                              ;              ;
;    |divizor_frecventa:inst2|  ; 32 (0)            ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|divizor_frecventa:inst2                                       ;              ;
;       |divizor_1000:inst1|    ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|divizor_frecventa:inst2|divizor_1000:inst1                    ;              ;
;          |numarator_10:inst1| ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1 ;              ;
;          |numarator_10:inst2| ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2 ;              ;
;          |numarator_10:inst|  ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst  ;              ;
;       |divizor_1000:inst2|    ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|divizor_frecventa:inst2|divizor_1000:inst2                    ;              ;
;          |numarator_10:inst1| ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1 ;              ;
;          |numarator_10:inst2| ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2 ;              ;
;          |numarator_10:inst|  ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst  ;              ;
;       |divizor_10:inst|       ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|divizor_frecventa:inst2|divizor_10:inst                       ;              ;
;       |divizor_5:inst3|       ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|divizor_frecventa:inst2|divizor_5:inst3                       ;              ;
;    |generator_PWM_v2:inst|    ; 36 (36)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|generator_PWM_v2:inst                                         ;              ;
+-------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                      ;
+-----------------------------------------------------+-------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                       ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------------------+------------------------+
; Logica_miscare:inst6|factor_dc_driverA[11]          ; Logica_miscare:inst6|Equal0               ; yes                    ;
; Logica_miscare:inst6|factor_dc_driverA[10]          ; Logica_miscare:inst6|Equal0               ; yes                    ;
; Logica_miscare:inst6|factor_dc_driverA[9]           ; Logica_miscare:inst6|Equal0               ; yes                    ;
; Logica_miscare:inst6|factor_dc_driverA[8]           ; Logica_miscare:inst6|factor_dc_driverA[8] ; yes                    ;
; Logica_miscare:inst6|factor_dc_driverA[7]           ; Logica_miscare:inst6|factor_dc_driverA[8] ; yes                    ;
; Logica_miscare:inst6|factor_dc_driverA[6]           ; Logica_miscare:inst6|Equal0               ; yes                    ;
; Logica_miscare:inst6|factor_dc_driverA[4]           ; Logica_miscare:inst6|factor_dc_driverA[8] ; yes                    ;
; Logica_miscare:inst6|factor_dc_driverA[3]           ; Logica_miscare:inst6|factor_dc_driverA[8] ; yes                    ;
; Logica_miscare:inst6|factor_dc_driverA[0]           ; Logica_miscare:inst6|factor_dc_driverA[8] ; yes                    ;
; Logica_miscare:inst6|factor_dc_driverB[11]          ; Logica_miscare:inst6|Equal0               ; yes                    ;
; Logica_miscare:inst6|factor_dc_driverB[10]          ; Logica_miscare:inst6|Equal0               ; yes                    ;
; Logica_miscare:inst6|factor_dc_driverB[9]           ; Logica_miscare:inst6|Equal0               ; yes                    ;
; Logica_miscare:inst6|factor_dc_driverB[8]           ; Logica_miscare:inst6|factor_dc_driverA[8] ; yes                    ;
; Logica_miscare:inst6|factor_dc_driverB[7]           ; Logica_miscare:inst6|factor_dc_driverA[8] ; yes                    ;
; Logica_miscare:inst6|factor_dc_driverB[6]           ; Logica_miscare:inst6|Equal0               ; yes                    ;
; Logica_miscare:inst6|factor_dc_driverB[4]           ; Logica_miscare:inst6|factor_dc_driverA[8] ; yes                    ;
; Logica_miscare:inst6|factor_dc_driverB[3]           ; Logica_miscare:inst6|factor_dc_driverA[8] ; yes                    ;
; Logica_miscare:inst6|factor_dc_driverB[0]           ; Logica_miscare:inst6|factor_dc_driverA[8] ; yes                    ;
; Logica_miscare:inst6|stanga                         ; Logica_miscare:inst6|stanga               ; yes                    ;
; Logica_miscare:inst6|dreapta                        ; Logica_miscare:inst6|stanga               ; yes                    ;
; Logica_miscare:inst6|count_ture[0]                  ; Logica_miscare:inst6|always0              ; yes                    ;
; Logica_miscare:inst6|count_ture[1]                  ; Logica_miscare:inst6|always0              ; yes                    ;
; Logica_miscare:inst6|count_ture[2]                  ; Logica_miscare:inst6|always0              ; yes                    ;
; Logica_miscare:inst6|count_ture[3]                  ; Logica_miscare:inst6|always0              ; yes                    ;
; Logica_miscare:inst6|count_ture[4]                  ; Logica_miscare:inst6|always0              ; yes                    ;
; Logica_miscare:inst6|count_ture[5]                  ; Logica_miscare:inst6|always0              ; yes                    ;
; Logica_miscare:inst6|count_ture[6]                  ; Logica_miscare:inst6|always0              ; yes                    ;
; Logica_miscare:inst6|count_ture[7]                  ; Logica_miscare:inst6|always0              ; yes                    ;
; Number of user-specified and inferred latches = 28  ;                                           ;                        ;
+-----------------------------------------------------+-------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                               ;
+------------------------------------------+-------------------------------------------------------+
; Register name                            ; Reason for Removal                                    ;
+------------------------------------------+-------------------------------------------------------+
; generator_PWM_v2:inst|stare_numarator[8] ; Merged with generator_PWM_v2:inst|sute[0]             ;
; generator_PWM_v2:inst|sute[3]            ; Merged with generator_PWM_v2:inst|stare_numarator[11] ;
; generator_PWM_v2:inst|sute[2]            ; Merged with generator_PWM_v2:inst|stare_numarator[10] ;
; generator_PWM_v2:inst|sute[1]            ; Merged with generator_PWM_v2:inst|stare_numarator[9]  ;
; generator_PWM_v2:inst|zeci[3]            ; Merged with generator_PWM_v2:inst|stare_numarator[7]  ;
; generator_PWM_v2:inst|zeci[2]            ; Merged with generator_PWM_v2:inst|stare_numarator[6]  ;
; generator_PWM_v2:inst|zeci[1]            ; Merged with generator_PWM_v2:inst|stare_numarator[5]  ;
; generator_PWM_v2:inst|zeci[0]            ; Merged with generator_PWM_v2:inst|stare_numarator[4]  ;
; generator_PWM_v2:inst|unitati[3]         ; Merged with generator_PWM_v2:inst|stare_numarator[3]  ;
; generator_PWM_v2:inst|unitati[2]         ; Merged with generator_PWM_v2:inst|stare_numarator[2]  ;
; generator_PWM_v2:inst|unitati[1]         ; Merged with generator_PWM_v2:inst|stare_numarator[1]  ;
; generator_PWM_v2:inst|unitati[0]         ; Merged with generator_PWM_v2:inst|stare_numarator[0]  ;
; Total Number of Removed Registers = 12   ;                                                       ;
+------------------------------------------+-------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 53    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|generator_PWM_v2:inst|stare_numarator[7]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|generator_PWM_v2:inst|stare_numarator[11] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |main|Logica_miscare:inst6|directie_driverB[0]  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |main|Logica_miscare:inst6|directie_driverB[1]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon May 13 22:19:42 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sisau -c sisau
Info: Found 1 design units, including 1 entities, in source file main.bdf
    Info: Found entity 1: main
Info: Found 1 design units, including 1 entities, in source file divizor_10.bdf
    Info: Found entity 1: divizor_10
Warning: Can't analyze file -- file divizor_10_test.bdf is missing
Info: Found 1 design units, including 1 entities, in source file divizor_1000.bdf
    Info: Found entity 1: divizor_1000
Info: Found 1 design units, including 1 entities, in source file divizor_frecventa.bdf
    Info: Found entity 1: divizor_frecventa
Info: Found 1 design units, including 1 entities, in source file debouncing.bdf
    Info: Found entity 1: debouncing
Info: Found 1 design units, including 1 entities, in source file numarator_10.bdf
    Info: Found entity 1: numarator_10
Info: Found 1 design units, including 1 entities, in source file numarator_1000.bdf
    Info: Found entity 1: numarator_1000
Info: Found 1 design units, including 1 entities, in source file comparator_1bit.bdf
    Info: Found entity 1: comparator_1BIT
Info: Found 1 design units, including 1 entities, in source file comparator_4bit.bdf
    Info: Found entity 1: comparator_4BIT
Info: Found 1 design units, including 1 entities, in source file comparator_12bit.bdf
    Info: Found entity 1: comparator_12BIT
Info: Found 1 design units, including 1 entities, in source file generator_semnalpwm.bdf
    Info: Found entity 1: generator_semnalPWM
Info: Found 1 design units, including 1 entities, in source file divizor_5.bdf
    Info: Found entity 1: divizor_5
Info: Found 1 design units, including 1 entities, in source file start_stop.bdf
    Info: Found entity 1: START_STOP
Info: Found 1 design units, including 1 entities, in source file generator_pwm.bdf
    Info: Found entity 1: generator_PWM
Info: Found 1 design units, including 1 entities, in source file logica_miscare.v
    Info: Found entity 1: Logica_miscare
Info: Found 1 design units, including 1 entities, in source file selectie_proba.v
    Info: Found entity 1: Selectie_proba
Info: Found 1 design units, including 1 entities, in source file generator_pwm_v2.v
    Info: Found entity 1: generator_PWM_v2
Info: Elaborating entity "main" for the top level hierarchy
Info: Elaborating entity "generator_PWM_v2" for hierarchy "generator_PWM_v2:inst"
Warning (10230): Verilog HDL assignment warning at generator_PWM_v2.v(31): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at generator_PWM_v2.v(34): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at generator_PWM_v2.v(37): truncated value with size 32 to match size of target (4)
Warning (10235): Verilog HDL Always Construct warning at generator_PWM_v2.v(49): variable "stare_numarator" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at generator_PWM_v2.v(57): variable "stare_numarator" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info: Elaborating entity "divizor_frecventa" for hierarchy "divizor_frecventa:inst2"
Info: Elaborating entity "divizor_10" for hierarchy "divizor_frecventa:inst2|divizor_10:inst"
Info: Elaborating entity "divizor_5" for hierarchy "divizor_frecventa:inst2|divizor_5:inst3"
Info: Elaborating entity "divizor_1000" for hierarchy "divizor_frecventa:inst2|divizor_1000:inst2"
Info: Elaborating entity "numarator_10" for hierarchy "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2"
Info: Elaborating entity "START_STOP" for hierarchy "START_STOP:inst15"
Info: Elaborating entity "debouncing" for hierarchy "debouncing:inst16"
Info: Elaborating entity "Logica_miscare" for hierarchy "Logica_miscare:inst6"
Warning (10230): Verilog HDL assignment warning at Logica_miscare.v(112): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at Logica_miscare.v(113): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at Logica_miscare.v(150): truncated value with size 32 to match size of target (8)
Warning (10240): Verilog HDL Always Construct warning at Logica_miscare.v(101): inferring latch(es) for variable "factor_dc_driverA", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Logica_miscare.v(101): inferring latch(es) for variable "factor_dc_driverB", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Logica_miscare.v(101): inferring latch(es) for variable "dreapta", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Logica_miscare.v(101): inferring latch(es) for variable "stanga", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Logica_miscare.v(101): inferring latch(es) for variable "count_ture", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "count_ture[0]" at Logica_miscare.v(149)
Info (10041): Inferred latch for "count_ture[1]" at Logica_miscare.v(149)
Info (10041): Inferred latch for "count_ture[2]" at Logica_miscare.v(149)
Info (10041): Inferred latch for "count_ture[3]" at Logica_miscare.v(149)
Info (10041): Inferred latch for "count_ture[4]" at Logica_miscare.v(149)
Info (10041): Inferred latch for "count_ture[5]" at Logica_miscare.v(149)
Info (10041): Inferred latch for "count_ture[6]" at Logica_miscare.v(149)
Info (10041): Inferred latch for "count_ture[7]" at Logica_miscare.v(149)
Info (10041): Inferred latch for "stanga" at Logica_miscare.v(122)
Info (10041): Inferred latch for "dreapta" at Logica_miscare.v(122)
Info (10041): Inferred latch for "factor_dc_driverB[0]" at Logica_miscare.v(122)
Info (10041): Inferred latch for "factor_dc_driverB[1]" at Logica_miscare.v(122)
Info (10041): Inferred latch for "factor_dc_driverB[2]" at Logica_miscare.v(122)
Info (10041): Inferred latch for "factor_dc_driverB[3]" at Logica_miscare.v(122)
Info (10041): Inferred latch for "factor_dc_driverB[4]" at Logica_miscare.v(122)
Info (10041): Inferred latch for "factor_dc_driverB[5]" at Logica_miscare.v(122)
Info (10041): Inferred latch for "factor_dc_driverB[6]" at Logica_miscare.v(122)
Info (10041): Inferred latch for "factor_dc_driverB[7]" at Logica_miscare.v(122)
Info (10041): Inferred latch for "factor_dc_driverB[8]" at Logica_miscare.v(122)
Info (10041): Inferred latch for "factor_dc_driverB[9]" at Logica_miscare.v(122)
Info (10041): Inferred latch for "factor_dc_driverB[10]" at Logica_miscare.v(122)
Info (10041): Inferred latch for "factor_dc_driverB[11]" at Logica_miscare.v(122)
Info (10041): Inferred latch for "factor_dc_driverA[0]" at Logica_miscare.v(122)
Info (10041): Inferred latch for "factor_dc_driverA[1]" at Logica_miscare.v(122)
Info (10041): Inferred latch for "factor_dc_driverA[2]" at Logica_miscare.v(122)
Info (10041): Inferred latch for "factor_dc_driverA[3]" at Logica_miscare.v(122)
Info (10041): Inferred latch for "factor_dc_driverA[4]" at Logica_miscare.v(122)
Info (10041): Inferred latch for "factor_dc_driverA[5]" at Logica_miscare.v(122)
Info (10041): Inferred latch for "factor_dc_driverA[6]" at Logica_miscare.v(122)
Info (10041): Inferred latch for "factor_dc_driverA[7]" at Logica_miscare.v(122)
Info (10041): Inferred latch for "factor_dc_driverA[8]" at Logica_miscare.v(122)
Info (10041): Inferred latch for "factor_dc_driverA[9]" at Logica_miscare.v(122)
Info (10041): Inferred latch for "factor_dc_driverA[10]" at Logica_miscare.v(122)
Info (10041): Inferred latch for "factor_dc_driverA[11]" at Logica_miscare.v(122)
Info: Elaborating entity "Selectie_proba" for hierarchy "Selectie_proba:inst1"
Info: Duplicate LATCH primitives merged into single LATCH primitive
    Info: Duplicate LATCH primitive "Logica_miscare:inst6|factor_dc_driverA[9]" merged with LATCH primitive "Logica_miscare:inst6|factor_dc_driverA[10]"
    Info: Duplicate LATCH primitive "Logica_miscare:inst6|factor_dc_driverA[6]" merged with LATCH primitive "Logica_miscare:inst6|factor_dc_driverA[10]"
    Info: Duplicate LATCH primitive "Logica_miscare:inst6|factor_dc_driverA[7]" merged with LATCH primitive "Logica_miscare:inst6|factor_dc_driverA[8]"
    Info: Duplicate LATCH primitive "Logica_miscare:inst6|factor_dc_driverA[3]" merged with LATCH primitive "Logica_miscare:inst6|factor_dc_driverA[8]"
    Info: Duplicate LATCH primitive "Logica_miscare:inst6|factor_dc_driverA[0]" merged with LATCH primitive "Logica_miscare:inst6|factor_dc_driverA[8]"
    Info: Duplicate LATCH primitive "Logica_miscare:inst6|factor_dc_driverB[9]" merged with LATCH primitive "Logica_miscare:inst6|factor_dc_driverB[10]"
    Info: Duplicate LATCH primitive "Logica_miscare:inst6|factor_dc_driverB[6]" merged with LATCH primitive "Logica_miscare:inst6|factor_dc_driverB[10]"
    Info: Duplicate LATCH primitive "Logica_miscare:inst6|factor_dc_driverB[7]" merged with LATCH primitive "Logica_miscare:inst6|factor_dc_driverB[8]"
    Info: Duplicate LATCH primitive "Logica_miscare:inst6|factor_dc_driverB[3]" merged with LATCH primitive "Logica_miscare:inst6|factor_dc_driverB[8]"
    Info: Duplicate LATCH primitive "Logica_miscare:inst6|factor_dc_driverB[0]" merged with LATCH primitive "Logica_miscare:inst6|factor_dc_driverB[8]"
Warning: Latch Logica_miscare:inst6|factor_dc_driverA[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal senzor_2
Warning: Latch Logica_miscare:inst6|factor_dc_driverA[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal senzor_2
Warning: Latch Logica_miscare:inst6|factor_dc_driverA[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal senzor_2
Warning: Latch Logica_miscare:inst6|factor_dc_driverA[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal senzor_2
Warning: Latch Logica_miscare:inst6|factor_dc_driverB[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal senzor_4
Warning: Latch Logica_miscare:inst6|factor_dc_driverB[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal senzor_4
Warning: Latch Logica_miscare:inst6|factor_dc_driverB[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal senzor_4
Warning: Latch Logica_miscare:inst6|factor_dc_driverB[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal senzor_4
Warning: Latch Logica_miscare:inst6|stanga has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal senzor_4
Warning: Latch Logica_miscare:inst6|dreapta has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal senzor_2
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "test_factorDCA[5]" is stuck at GND
    Warning (13410): Pin "test_factorDCA[2]" is stuck at GND
    Warning (13410): Pin "test_factorDCA[1]" is stuck at GND
    Warning (13410): Pin "test_factorDCB[5]" is stuck at GND
    Warning (13410): Pin "test_factorDCB[2]" is stuck at GND
    Warning (13410): Pin "test_factorDCB[1]" is stuck at GND
Warning: Ignored assignments for entity "sisau" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity sisau -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity sisau -section_id "Root Region" was ignored
Info: Implemented 201 device resources after synthesis - the final resource count might be different
    Info: Implemented 8 input pins
    Info: Implemented 56 output pins
    Info: Implemented 137 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 44 warnings
    Info: Peak virtual memory: 222 megabytes
    Info: Processing ended: Mon May 13 22:19:43 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


