

================================================================
== Vitis HLS Report for 'rj_sbox_Pipeline_alog'
================================================================
* Date:           Fri Apr  4 01:45:00 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.092 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|        ?|  15.000 ns|         ?|    3|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- alog    |        1|        ?|         1|          1|          1|  1 ~ ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%z = alloca i32 1"   --->   Operation 4 'alloca' 'z' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_assign_1 = alloca i32 1"   --->   Operation 5 'alloca' 'x_assign_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sub_ln15_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sub_ln15"   --->   Operation 6 'read' 'sub_ln15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 %sub_ln15_read, i8 %x_assign_1"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 1, i8 %z"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body.i.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%atb_8 = load i8 %z" [aes_tableless.c:15]   --->   Operation 10 'load' 'atb_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_assign_1_load = load i8 %x_assign_1" [aes_tableless.c:15]   --->   Operation 11 'load' 'x_assign_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [aes_tableless.c:13]   --->   Operation 13 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%atb = shl i8 %atb_8, i8 1" [aes_tableless.c:15]   --->   Operation 14 'shl' 'atb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node atb_7)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %atb_8, i32 7" [aes_tableless.c:15]   --->   Operation 15 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node atb_7)   --->   "%atb_5 = xor i8 %atb, i8 27" [aes_tableless.c:15]   --->   Operation 16 'xor' 'atb_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node atb_7)   --->   "%atb_6 = select i1 %tmp, i8 %atb_5, i8 %atb" [aes_tableless.c:15]   --->   Operation 17 'select' 'atb_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.30ns) (out node of the LUT)   --->   "%atb_7 = xor i8 %atb_6, i8 %atb_8" [aes_tableless.c:15]   --->   Operation 18 'xor' 'atb_7' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.70ns)   --->   "%add_ln15 = add i8 %x_assign_1_load, i8 255" [aes_tableless.c:15]   --->   Operation 19 'add' 'add_ln15' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.58ns)   --->   "%icmp_ln15 = icmp_eq  i8 %x_assign_1_load, i8 0" [aes_tableless.c:15]   --->   Operation 20 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %while.body.i.i.while.body.i.i_crit_edge, void %gf_mulinv.exit.loopexit.exitStub" [aes_tableless.c:15]   --->   Operation 22 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln15 = store i8 %add_ln15, i8 %x_assign_1" [aes_tableless.c:15]   --->   Operation 23 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln15 = store i8 %atb_7, i8 %z" [aes_tableless.c:15]   --->   Operation 24 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln15 = br void %while.body.i.i" [aes_tableless.c:15]   --->   Operation 25 'br' 'br_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %atb_9_out, i8 %atb_7" [aes_tableless.c:15]   --->   Operation 26 'write' 'write_ln15' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('x') [4]  (0 ns)
	'load' operation ('x', aes_tableless.c:15) on local variable 'x' [11]  (0 ns)
	'add' operation ('x', aes_tableless.c:15) [19]  (0.705 ns)
	'store' operation ('store_ln15', aes_tableless.c:15) of variable 'x', aes_tableless.c:15 on local variable 'x' [24]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
