<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ID_PFR0</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">ID_PFR0, Processor Feature Register 0</h1><p>The ID_PFR0 characteristics are:</p><h2>Purpose</h2>
          <p>Gives top-level information about the instruction sets supported by the PE in AArch32.</p>
        <p>This 
        register
       is part of the Identification registers functional group.</p><h2>Configuration</h2><p>There are no configuration notes.</p><h2>Attributes</h2>
          <p>ID_PFR0 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The ID_PFR0 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4"><a href="#State3">State3</a></td><td class="lr" colspan="4"><a href="#State2">State2</a></td><td class="lr" colspan="4"><a href="#State1">State1</a></td><td class="lr" colspan="4"><a href="#State0">State0</a></td></tr></tbody></table><h4 id="0">
                Bits [31:16]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="State3">State3, bits [15:12]
                  </h4>
              <p>T32EE instruction set support. Defined values are:</p>
            <table class="valuetable"><tr><th>State3</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Not implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>T32EE instruction set implemented.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0000</span>.</p>
            <h4 id="State2">State2, bits [11:8]
                  </h4>
              <p>Jazelle extension support. Defined values are:</p>
            <table class="valuetable"><tr><th>State2</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Not implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Jazelle extension implemented, without clearing of <a href="AArch32-joscr.html">JOSCR</a>.CV on exception entry.</p>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>Jazelle extension implemented, with clearing of <a href="AArch32-joscr.html">JOSCR</a>.CV on exception entry.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0001</span>.</p>
            <h4 id="State1">State1, bits [7:4]
                  </h4>
              <p>T32 instruction set support. Defined values are:</p>
            <table class="valuetable"><tr><th>State1</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>T32 instruction set not implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>T32 encodings before the introduction of Thumb-2 technology implemented:</p>
                
                  <ul>
                    <li>
                      All instructions are 16-bit.
                    </li>
                    <li>
                      A BL or BLX is a pair of 16-bit instructions.
                    </li>
                    <li>
                      32-bit instructions other than BL and BLX cannot be encoded.
                    </li>
                  </ul>
                </td></tr><tr><td class="bitfield">0011</td><td>
                  <p>T32 encodings after the introduction of Thumb-2 technology implemented, for all 16-bit and 32-bit T32 basic instructions.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0011</span>.</p>
            <h4 id="State0">State0, bits [3:0]
                  </h4>
              <p>A32 instruction set support. Defined values are:</p>
            <table class="valuetable"><tr><th>State0</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>A32 instruction set not implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>A32 instruction set implemented.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-A the only permitted value is <span class="binarynumber">0001</span>.</p>
            <div class="access_mechanisms"><h2>Accessing the ID_PFR0</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  
    &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c0, c1, 0</td><td>000</td><td>000</td><td>0000</td><td>1111</td><td>0001</td></tr></table><ul></ul></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th rowspan="2">
        &lt;syntax&gt;
      </th><th class="accessibility_control" colspan="1">
          Control
        </th><th colspan="3">
        Accessibility
      </th></tr><tr><th class="accessibility_control">TGE</th><th>EL0</th><th>EL1</th><th>EL2</th></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c0, c1, 0</td><td class="accessibility_control">0</td><td>
        -
      </td><td>RO</td><td>RO</td></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c0, c1, 0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RO</td></tr></table><h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when accessing this register.</p></div><p>
        When
        EL2 is implemented
        :
      </p><ul><li><p>If <a href="AArch32-hcr.html">HCR</a>.TID3==1, read accesses to this register from EL1 are trapped to Hyp mode.</p></li><li><p>If <a href="AArch32-hstr.html">HSTR</a>.T0==1, read accesses to this register from EL1 are trapped to Hyp mode.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">10/08/2016 10:36</p><p class="copyconf">Copyright © 2010-2016 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
