
USB_STR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c840  08000298  08000298  00010298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000310  0800cad8  0800cad8  0001cad8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800cde8  0800cde8  0001cde8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800cdec  0800cdec  0001cdec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001bc  24000000  0800cdf0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00001bc8  240001bc  0800cfac  000201bc  2**2
                  ALLOC
  7 ._user_heap_stack 00004004  24001d84  0800cfac  00021d84  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  000201bc  2**0
                  CONTENTS, READONLY
  9 .comment      00000043  00000000  00000000  000201ea  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001d690  00000000  00000000  0002022d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004cdf  00000000  00000000  0003d8bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001530  00000000  00000000  000425a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000fcf  00000000  00000000  00043ad0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003c469  00000000  00000000  00044a9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000202ae  00000000  00000000  00080f08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00161abe  00000000  00000000  000a11b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_frame  00005718  00000000  00000000  00202c74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 0000003f  00000000  00000000  0020838c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	240001bc 	.word	0x240001bc
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800cac0 	.word	0x0800cac0

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	240001c0 	.word	0x240001c0
 80002d4:	0800cac0 	.word	0x0800cac0

080002d8 <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	b08c      	sub	sp, #48	; 0x30
 80002dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002de:	f107 031c 	add.w	r3, r7, #28
 80002e2:	2200      	movs	r2, #0
 80002e4:	601a      	str	r2, [r3, #0]
 80002e6:	605a      	str	r2, [r3, #4]
 80002e8:	609a      	str	r2, [r3, #8]
 80002ea:	60da      	str	r2, [r3, #12]
 80002ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80002ee:	4b4f      	ldr	r3, [pc, #316]	; (800042c <MX_GPIO_Init+0x154>)
 80002f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80002f4:	4a4d      	ldr	r2, [pc, #308]	; (800042c <MX_GPIO_Init+0x154>)
 80002f6:	f043 0310 	orr.w	r3, r3, #16
 80002fa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80002fe:	4b4b      	ldr	r3, [pc, #300]	; (800042c <MX_GPIO_Init+0x154>)
 8000300:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000304:	f003 0310 	and.w	r3, r3, #16
 8000308:	61bb      	str	r3, [r7, #24]
 800030a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800030c:	4b47      	ldr	r3, [pc, #284]	; (800042c <MX_GPIO_Init+0x154>)
 800030e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000312:	4a46      	ldr	r2, [pc, #280]	; (800042c <MX_GPIO_Init+0x154>)
 8000314:	f043 0304 	orr.w	r3, r3, #4
 8000318:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800031c:	4b43      	ldr	r3, [pc, #268]	; (800042c <MX_GPIO_Init+0x154>)
 800031e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000322:	f003 0304 	and.w	r3, r3, #4
 8000326:	617b      	str	r3, [r7, #20]
 8000328:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800032a:	4b40      	ldr	r3, [pc, #256]	; (800042c <MX_GPIO_Init+0x154>)
 800032c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000330:	4a3e      	ldr	r2, [pc, #248]	; (800042c <MX_GPIO_Init+0x154>)
 8000332:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000336:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800033a:	4b3c      	ldr	r3, [pc, #240]	; (800042c <MX_GPIO_Init+0x154>)
 800033c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000340:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000344:	613b      	str	r3, [r7, #16]
 8000346:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000348:	4b38      	ldr	r3, [pc, #224]	; (800042c <MX_GPIO_Init+0x154>)
 800034a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800034e:	4a37      	ldr	r2, [pc, #220]	; (800042c <MX_GPIO_Init+0x154>)
 8000350:	f043 0302 	orr.w	r3, r3, #2
 8000354:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000358:	4b34      	ldr	r3, [pc, #208]	; (800042c <MX_GPIO_Init+0x154>)
 800035a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800035e:	f003 0302 	and.w	r3, r3, #2
 8000362:	60fb      	str	r3, [r7, #12]
 8000364:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000366:	4b31      	ldr	r3, [pc, #196]	; (800042c <MX_GPIO_Init+0x154>)
 8000368:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800036c:	4a2f      	ldr	r2, [pc, #188]	; (800042c <MX_GPIO_Init+0x154>)
 800036e:	f043 0308 	orr.w	r3, r3, #8
 8000372:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000376:	4b2d      	ldr	r3, [pc, #180]	; (800042c <MX_GPIO_Init+0x154>)
 8000378:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800037c:	f003 0308 	and.w	r3, r3, #8
 8000380:	60bb      	str	r3, [r7, #8]
 8000382:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000384:	4b29      	ldr	r3, [pc, #164]	; (800042c <MX_GPIO_Init+0x154>)
 8000386:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800038a:	4a28      	ldr	r2, [pc, #160]	; (800042c <MX_GPIO_Init+0x154>)
 800038c:	f043 0301 	orr.w	r3, r3, #1
 8000390:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000394:	4b25      	ldr	r3, [pc, #148]	; (800042c <MX_GPIO_Init+0x154>)
 8000396:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800039a:	f003 0301 	and.w	r3, r3, #1
 800039e:	607b      	str	r3, [r7, #4]
 80003a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PE3_GPIO_Port, PE3_Pin, GPIO_PIN_RESET);
 80003a2:	2200      	movs	r2, #0
 80003a4:	2108      	movs	r1, #8
 80003a6:	4822      	ldr	r0, [pc, #136]	; (8000430 <MX_GPIO_Init+0x158>)
 80003a8:	f001 ffb6 	bl	8002318 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(F_CS_GPIO_Port, F_CS_Pin, GPIO_PIN_SET);
 80003ac:	2201      	movs	r2, #1
 80003ae:	2140      	movs	r1, #64	; 0x40
 80003b0:	4820      	ldr	r0, [pc, #128]	; (8000434 <MX_GPIO_Init+0x15c>)
 80003b2:	f001 ffb1 	bl	8002318 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PE3_Pin;
 80003b6:	2308      	movs	r3, #8
 80003b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003ba:	2301      	movs	r3, #1
 80003bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003be:	2300      	movs	r3, #0
 80003c0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003c2:	2300      	movs	r3, #0
 80003c4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(PE3_GPIO_Port, &GPIO_InitStruct);
 80003c6:	f107 031c 	add.w	r3, r7, #28
 80003ca:	4619      	mov	r1, r3
 80003cc:	4818      	ldr	r0, [pc, #96]	; (8000430 <MX_GPIO_Init+0x158>)
 80003ce:	f001 fdf3 	bl	8001fb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = K1_Pin;
 80003d2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80003d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80003d8:	2300      	movs	r3, #0
 80003da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80003dc:	2302      	movs	r3, #2
 80003de:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(K1_GPIO_Port, &GPIO_InitStruct);
 80003e0:	f107 031c 	add.w	r3, r7, #28
 80003e4:	4619      	mov	r1, r3
 80003e6:	4814      	ldr	r0, [pc, #80]	; (8000438 <MX_GPIO_Init+0x160>)
 80003e8:	f001 fde6 	bl	8001fb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80003ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80003f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80003f2:	4b12      	ldr	r3, [pc, #72]	; (800043c <MX_GPIO_Init+0x164>)
 80003f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003f6:	2300      	movs	r3, #0
 80003f8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80003fa:	f107 031c 	add.w	r3, r7, #28
 80003fe:	4619      	mov	r1, r3
 8000400:	480b      	ldr	r0, [pc, #44]	; (8000430 <MX_GPIO_Init+0x158>)
 8000402:	f001 fdd9 	bl	8001fb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = F_CS_Pin;
 8000406:	2340      	movs	r3, #64	; 0x40
 8000408:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800040a:	2301      	movs	r3, #1
 800040c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800040e:	2300      	movs	r3, #0
 8000410:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000412:	2303      	movs	r3, #3
 8000414:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(F_CS_GPIO_Port, &GPIO_InitStruct);
 8000416:	f107 031c 	add.w	r3, r7, #28
 800041a:	4619      	mov	r1, r3
 800041c:	4805      	ldr	r0, [pc, #20]	; (8000434 <MX_GPIO_Init+0x15c>)
 800041e:	f001 fdcb 	bl	8001fb8 <HAL_GPIO_Init>

}
 8000422:	bf00      	nop
 8000424:	3730      	adds	r7, #48	; 0x30
 8000426:	46bd      	mov	sp, r7
 8000428:	bd80      	pop	{r7, pc}
 800042a:	bf00      	nop
 800042c:	58024400 	.word	0x58024400
 8000430:	58021000 	.word	0x58021000
 8000434:	58020c00 	.word	0x58020c00
 8000438:	58020800 	.word	0x58020800
 800043c:	11110000 	.word	0x11110000

08000440 <MPU_Config>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
static void MPU_Config(void)
{
 8000440:	b580      	push	{r7, lr}
 8000442:	b084      	sub	sp, #16
 8000444:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000446:	463b      	mov	r3, r7
 8000448:	2200      	movs	r2, #0
 800044a:	601a      	str	r2, [r3, #0]
 800044c:	605a      	str	r2, [r3, #4]
 800044e:	609a      	str	r2, [r3, #8]
 8000450:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000452:	f001 fd35 	bl	8001ec0 <HAL_MPU_Disable>

	/* Configure the MPU attributes for the QSPI 256MB without instruction access */
  MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 8000456:	2301      	movs	r3, #1
 8000458:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number           = MPU_REGION_NUMBER0;
 800045a:	2300      	movs	r3, #0
 800045c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress      = QSPI_BASE;
 800045e:	f04f 4310 	mov.w	r3, #2415919104	; 0x90000000
 8000462:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size             = MPU_REGION_SIZE_256MB;
 8000464:	231b      	movs	r3, #27
 8000466:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000468:	2300      	movs	r3, #0
 800046a:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsBufferable     = MPU_ACCESS_NOT_BUFFERABLE;
 800046c:	2300      	movs	r3, #0
 800046e:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.IsCacheable      = MPU_ACCESS_NOT_CACHEABLE;
 8000470:	2300      	movs	r3, #0
 8000472:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsShareable      = MPU_ACCESS_NOT_SHAREABLE;
 8000474:	2300      	movs	r3, #0
 8000476:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.DisableExec      = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000478:	2301      	movs	r3, #1
 800047a:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.TypeExtField     = MPU_TEX_LEVEL1;
 800047c:	2301      	movs	r3, #1
 800047e:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.SubRegionDisable = 0x00;
 8000480:	2300      	movs	r3, #0
 8000482:	727b      	strb	r3, [r7, #9]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000484:	463b      	mov	r3, r7
 8000486:	4618      	mov	r0, r3
 8000488:	f001 fd52 	bl	8001f30 <HAL_MPU_ConfigRegion>

  /* Configure the MPU attributes for the QSPI 8MB (QSPI Flash Size) to Cacheable WT */
  MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 800048c:	2301      	movs	r3, #1
 800048e:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number           = MPU_REGION_NUMBER1;
 8000490:	2301      	movs	r3, #1
 8000492:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress      = QSPI_BASE;
 8000494:	f04f 4310 	mov.w	r3, #2415919104	; 0x90000000
 8000498:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size             = MPU_REGION_SIZE_8MB;
 800049a:	2316      	movs	r3, #22
 800049c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_PRIV_RO;
 800049e:	2305      	movs	r3, #5
 80004a0:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsBufferable     = MPU_ACCESS_BUFFERABLE;
 80004a2:	2301      	movs	r3, #1
 80004a4:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.IsCacheable      = MPU_ACCESS_CACHEABLE;
 80004a6:	2301      	movs	r3, #1
 80004a8:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsShareable      = MPU_ACCESS_NOT_SHAREABLE;
 80004aa:	2300      	movs	r3, #0
 80004ac:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.DisableExec      = MPU_INSTRUCTION_ACCESS_ENABLE;
 80004ae:	2300      	movs	r3, #0
 80004b0:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.TypeExtField     = MPU_TEX_LEVEL1;
 80004b2:	2301      	movs	r3, #1
 80004b4:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.SubRegionDisable = 0x00;
 80004b6:	2300      	movs	r3, #0
 80004b8:	727b      	strb	r3, [r7, #9]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80004ba:	463b      	mov	r3, r7
 80004bc:	4618      	mov	r0, r3
 80004be:	f001 fd37 	bl	8001f30 <HAL_MPU_ConfigRegion>

	/* Setup AXI SRAM in Cacheable WB */
  MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 80004c2:	2301      	movs	r3, #1
 80004c4:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.BaseAddress      = D1_AXISRAM_BASE;
 80004c6:	f04f 5310 	mov.w	r3, #603979776	; 0x24000000
 80004ca:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size             = MPU_REGION_SIZE_512KB;
 80004cc:	2312      	movs	r3, #18
 80004ce:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 80004d0:	2303      	movs	r3, #3
 80004d2:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsBufferable     = MPU_ACCESS_BUFFERABLE;
 80004d4:	2301      	movs	r3, #1
 80004d6:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.IsCacheable      = MPU_ACCESS_CACHEABLE;
 80004d8:	2301      	movs	r3, #1
 80004da:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsShareable      = MPU_ACCESS_SHAREABLE;
 80004dc:	2301      	movs	r3, #1
 80004de:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.Number           = MPU_REGION_NUMBER2;
 80004e0:	2302      	movs	r3, #2
 80004e2:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.TypeExtField     = MPU_TEX_LEVEL1;
 80004e4:	2301      	movs	r3, #1
 80004e6:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.SubRegionDisable = 0x00;
 80004e8:	2300      	movs	r3, #0
 80004ea:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.DisableExec      = MPU_INSTRUCTION_ACCESS_ENABLE;
 80004ec:	2300      	movs	r3, #0
 80004ee:	733b      	strb	r3, [r7, #12]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80004f0:	463b      	mov	r3, r7
 80004f2:	4618      	mov	r0, r3
 80004f4:	f001 fd1c 	bl	8001f30 <HAL_MPU_ConfigRegion>

  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80004f8:	2004      	movs	r0, #4
 80004fa:	f001 fcf9 	bl	8001ef0 <HAL_MPU_Enable>
}
 80004fe:	bf00      	nop
 8000500:	3710      	adds	r7, #16
 8000502:	46bd      	mov	sp, r7
 8000504:	bd80      	pop	{r7, pc}
	...

08000508 <CPU_CACHE_Enable>:

static void CPU_CACHE_Enable(void)
{
 8000508:	b480      	push	{r7}
 800050a:	b085      	sub	sp, #20
 800050c:	af00      	add	r7, sp, #0
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800050e:	4b34      	ldr	r3, [pc, #208]	; (80005e0 <CPU_CACHE_Enable+0xd8>)
 8000510:	695b      	ldr	r3, [r3, #20]
 8000512:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000516:	2b00      	cmp	r3, #0
 8000518:	d11b      	bne.n	8000552 <CPU_CACHE_Enable+0x4a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800051a:	f3bf 8f4f 	dsb	sy
}
 800051e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000520:	f3bf 8f6f 	isb	sy
}
 8000524:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000526:	4b2e      	ldr	r3, [pc, #184]	; (80005e0 <CPU_CACHE_Enable+0xd8>)
 8000528:	2200      	movs	r2, #0
 800052a:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800052e:	f3bf 8f4f 	dsb	sy
}
 8000532:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000534:	f3bf 8f6f 	isb	sy
}
 8000538:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800053a:	4b29      	ldr	r3, [pc, #164]	; (80005e0 <CPU_CACHE_Enable+0xd8>)
 800053c:	695b      	ldr	r3, [r3, #20]
 800053e:	4a28      	ldr	r2, [pc, #160]	; (80005e0 <CPU_CACHE_Enable+0xd8>)
 8000540:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000544:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000546:	f3bf 8f4f 	dsb	sy
}
 800054a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800054c:	f3bf 8f6f 	isb	sy
}
 8000550:	e000      	b.n	8000554 <CPU_CACHE_Enable+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000552:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000554:	4b22      	ldr	r3, [pc, #136]	; (80005e0 <CPU_CACHE_Enable+0xd8>)
 8000556:	695b      	ldr	r3, [r3, #20]
 8000558:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800055c:	2b00      	cmp	r3, #0
 800055e:	d138      	bne.n	80005d2 <CPU_CACHE_Enable+0xca>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000560:	4b1f      	ldr	r3, [pc, #124]	; (80005e0 <CPU_CACHE_Enable+0xd8>)
 8000562:	2200      	movs	r2, #0
 8000564:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000568:	f3bf 8f4f 	dsb	sy
}
 800056c:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 800056e:	4b1c      	ldr	r3, [pc, #112]	; (80005e0 <CPU_CACHE_Enable+0xd8>)
 8000570:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000574:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000576:	68fb      	ldr	r3, [r7, #12]
 8000578:	0b5b      	lsrs	r3, r3, #13
 800057a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800057e:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000580:	68fb      	ldr	r3, [r7, #12]
 8000582:	08db      	lsrs	r3, r3, #3
 8000584:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000588:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800058a:	68bb      	ldr	r3, [r7, #8]
 800058c:	015a      	lsls	r2, r3, #5
 800058e:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000592:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000594:	687a      	ldr	r2, [r7, #4]
 8000596:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000598:	4911      	ldr	r1, [pc, #68]	; (80005e0 <CPU_CACHE_Enable+0xd8>)
 800059a:	4313      	orrs	r3, r2
 800059c:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	1e5a      	subs	r2, r3, #1
 80005a4:	607a      	str	r2, [r7, #4]
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d1ef      	bne.n	800058a <CPU_CACHE_Enable+0x82>
    } while(sets-- != 0U);
 80005aa:	68bb      	ldr	r3, [r7, #8]
 80005ac:	1e5a      	subs	r2, r3, #1
 80005ae:	60ba      	str	r2, [r7, #8]
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d1e5      	bne.n	8000580 <CPU_CACHE_Enable+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
 80005b4:	f3bf 8f4f 	dsb	sy
}
 80005b8:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80005ba:	4b09      	ldr	r3, [pc, #36]	; (80005e0 <CPU_CACHE_Enable+0xd8>)
 80005bc:	695b      	ldr	r3, [r3, #20]
 80005be:	4a08      	ldr	r2, [pc, #32]	; (80005e0 <CPU_CACHE_Enable+0xd8>)
 80005c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80005c4:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80005c6:	f3bf 8f4f 	dsb	sy
}
 80005ca:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80005cc:	f3bf 8f6f 	isb	sy
}
 80005d0:	e000      	b.n	80005d4 <CPU_CACHE_Enable+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80005d2:	bf00      	nop
  /* Enable I-Cache */
  SCB_EnableICache();

  /* Enable D-Cache */
  SCB_EnableDCache();
}
 80005d4:	bf00      	nop
 80005d6:	3714      	adds	r7, #20
 80005d8:	46bd      	mov	sp, r7
 80005da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005de:	4770      	bx	lr
 80005e0:	e000ed00 	.word	0xe000ed00

080005e4 <LED_Blink>:

void LED_Blink(uint32_t delay)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b082      	sub	sp, #8
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(PE3_GPIO_Port,PE3_Pin,GPIO_PIN_SET);
 80005ec:	2201      	movs	r2, #1
 80005ee:	2108      	movs	r1, #8
 80005f0:	480a      	ldr	r0, [pc, #40]	; (800061c <LED_Blink+0x38>)
 80005f2:	f001 fe91 	bl	8002318 <HAL_GPIO_WritePin>
	HAL_Delay(delay - 1);
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	3b01      	subs	r3, #1
 80005fa:	4618      	mov	r0, r3
 80005fc:	f001 fb20 	bl	8001c40 <HAL_Delay>
	HAL_GPIO_WritePin(PE3_GPIO_Port,PE3_Pin,GPIO_PIN_RESET);
 8000600:	2200      	movs	r2, #0
 8000602:	2108      	movs	r1, #8
 8000604:	4805      	ldr	r0, [pc, #20]	; (800061c <LED_Blink+0x38>)
 8000606:	f001 fe87 	bl	8002318 <HAL_GPIO_WritePin>
	HAL_Delay(500-1);
 800060a:	f240 10f3 	movw	r0, #499	; 0x1f3
 800060e:	f001 fb17 	bl	8001c40 <HAL_Delay>
}
 8000612:	bf00      	nop
 8000614:	3708      	adds	r7, #8
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	58021000 	.word	0x58021000

08000620 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b084      	sub	sp, #16
 8000624:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

	  MPU_Config();
 8000626:	f7ff ff0b 	bl	8000440 <MPU_Config>
	  CPU_CACHE_Enable();
 800062a:	f7ff ff6d 	bl	8000508 <CPU_CACHE_Enable>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800062e:	4b3d      	ldr	r3, [pc, #244]	; (8000724 <main+0x104>)
 8000630:	695b      	ldr	r3, [r3, #20]
 8000632:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000636:	2b00      	cmp	r3, #0
 8000638:	d11b      	bne.n	8000672 <main+0x52>
  __ASM volatile ("dsb 0xF":::"memory");
 800063a:	f3bf 8f4f 	dsb	sy
}
 800063e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000640:	f3bf 8f6f 	isb	sy
}
 8000644:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000646:	4b37      	ldr	r3, [pc, #220]	; (8000724 <main+0x104>)
 8000648:	2200      	movs	r2, #0
 800064a:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800064e:	f3bf 8f4f 	dsb	sy
}
 8000652:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000654:	f3bf 8f6f 	isb	sy
}
 8000658:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800065a:	4b32      	ldr	r3, [pc, #200]	; (8000724 <main+0x104>)
 800065c:	695b      	ldr	r3, [r3, #20]
 800065e:	4a31      	ldr	r2, [pc, #196]	; (8000724 <main+0x104>)
 8000660:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000664:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000666:	f3bf 8f4f 	dsb	sy
}
 800066a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800066c:	f3bf 8f6f 	isb	sy
}
 8000670:	e000      	b.n	8000674 <main+0x54>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000672:	bf00      	nop
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000674:	4b2b      	ldr	r3, [pc, #172]	; (8000724 <main+0x104>)
 8000676:	695b      	ldr	r3, [r3, #20]
 8000678:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800067c:	2b00      	cmp	r3, #0
 800067e:	d138      	bne.n	80006f2 <main+0xd2>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000680:	4b28      	ldr	r3, [pc, #160]	; (8000724 <main+0x104>)
 8000682:	2200      	movs	r2, #0
 8000684:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000688:	f3bf 8f4f 	dsb	sy
}
 800068c:	bf00      	nop
    ccsidr = SCB->CCSIDR;
 800068e:	4b25      	ldr	r3, [pc, #148]	; (8000724 <main+0x104>)
 8000690:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000694:	60fb      	str	r3, [r7, #12]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000696:	68fb      	ldr	r3, [r7, #12]
 8000698:	0b5b      	lsrs	r3, r3, #13
 800069a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800069e:	60bb      	str	r3, [r7, #8]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80006a0:	68fb      	ldr	r3, [r7, #12]
 80006a2:	08db      	lsrs	r3, r3, #3
 80006a4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80006a8:	607b      	str	r3, [r7, #4]
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80006aa:	68bb      	ldr	r3, [r7, #8]
 80006ac:	015a      	lsls	r2, r3, #5
 80006ae:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 80006b2:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80006b4:	687a      	ldr	r2, [r7, #4]
 80006b6:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80006b8:	491a      	ldr	r1, [pc, #104]	; (8000724 <main+0x104>)
 80006ba:	4313      	orrs	r3, r2
 80006bc:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
      } while (ways-- != 0U);
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	1e5a      	subs	r2, r3, #1
 80006c4:	607a      	str	r2, [r7, #4]
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d1ef      	bne.n	80006aa <main+0x8a>
    } while(sets-- != 0U);
 80006ca:	68bb      	ldr	r3, [r7, #8]
 80006cc:	1e5a      	subs	r2, r3, #1
 80006ce:	60ba      	str	r2, [r7, #8]
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d1e5      	bne.n	80006a0 <main+0x80>
  __ASM volatile ("dsb 0xF":::"memory");
 80006d4:	f3bf 8f4f 	dsb	sy
}
 80006d8:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80006da:	4b12      	ldr	r3, [pc, #72]	; (8000724 <main+0x104>)
 80006dc:	695b      	ldr	r3, [r3, #20]
 80006de:	4a11      	ldr	r2, [pc, #68]	; (8000724 <main+0x104>)
 80006e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80006e4:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80006e6:	f3bf 8f4f 	dsb	sy
}
 80006ea:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80006ec:	f3bf 8f6f 	isb	sy
}
 80006f0:	e000      	b.n	80006f4 <main+0xd4>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80006f2:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006f4:	f001 fa12 	bl	8001b1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006f8:	f000 f818 	bl	800072c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006fc:	f7ff fdec 	bl	80002d8 <MX_GPIO_Init>
  MX_RTC_Init();
 8000700:	f000 f998 	bl	8000a34 <MX_RTC_Init>
  MX_SPI1_Init();
 8000704:	f000 f9ee 	bl	8000ae4 <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 8000708:	f00b fa3c 	bl	800bb84 <MX_USB_DEVICE_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		while(hUsbDeviceFS.dev_state != USBD_STATE_CONFIGURED)
 800070c:	e002      	b.n	8000714 <main+0xf4>
		{
			LED_Blink(5);
 800070e:	2005      	movs	r0, #5
 8000710:	f7ff ff68 	bl	80005e4 <LED_Blink>
		while(hUsbDeviceFS.dev_state != USBD_STATE_CONFIGURED)
 8000714:	4b04      	ldr	r3, [pc, #16]	; (8000728 <main+0x108>)
 8000716:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800071a:	b2db      	uxtb	r3, r3
 800071c:	2b03      	cmp	r3, #3
 800071e:	d1f6      	bne.n	800070e <main+0xee>
 8000720:	e7f8      	b.n	8000714 <main+0xf4>
 8000722:	bf00      	nop
 8000724:	e000ed00 	.word	0xe000ed00
 8000728:	240002fc 	.word	0x240002fc

0800072c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b09c      	sub	sp, #112	; 0x70
 8000730:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000732:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000736:	224c      	movs	r2, #76	; 0x4c
 8000738:	2100      	movs	r1, #0
 800073a:	4618      	mov	r0, r3
 800073c:	f00c f98d 	bl	800ca5a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000740:	1d3b      	adds	r3, r7, #4
 8000742:	2220      	movs	r2, #32
 8000744:	2100      	movs	r1, #0
 8000746:	4618      	mov	r0, r3
 8000748:	f00c f987 	bl	800ca5a <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800074c:	2002      	movs	r0, #2
 800074e:	f003 f829 	bl	80037a4 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000752:	2300      	movs	r3, #0
 8000754:	603b      	str	r3, [r7, #0]
 8000756:	4b36      	ldr	r3, [pc, #216]	; (8000830 <SystemClock_Config+0x104>)
 8000758:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800075a:	4a35      	ldr	r2, [pc, #212]	; (8000830 <SystemClock_Config+0x104>)
 800075c:	f023 0301 	bic.w	r3, r3, #1
 8000760:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000762:	4b33      	ldr	r3, [pc, #204]	; (8000830 <SystemClock_Config+0x104>)
 8000764:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000766:	f003 0301 	and.w	r3, r3, #1
 800076a:	603b      	str	r3, [r7, #0]
 800076c:	4b31      	ldr	r3, [pc, #196]	; (8000834 <SystemClock_Config+0x108>)
 800076e:	699b      	ldr	r3, [r3, #24]
 8000770:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000774:	4a2f      	ldr	r2, [pc, #188]	; (8000834 <SystemClock_Config+0x108>)
 8000776:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800077a:	6193      	str	r3, [r2, #24]
 800077c:	4b2d      	ldr	r3, [pc, #180]	; (8000834 <SystemClock_Config+0x108>)
 800077e:	699b      	ldr	r3, [r3, #24]
 8000780:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000784:	603b      	str	r3, [r7, #0]
 8000786:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000788:	bf00      	nop
 800078a:	4b2a      	ldr	r3, [pc, #168]	; (8000834 <SystemClock_Config+0x108>)
 800078c:	699b      	ldr	r3, [r3, #24]
 800078e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000792:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000796:	d1f8      	bne.n	800078a <SystemClock_Config+0x5e>
  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8000798:	4b27      	ldr	r3, [pc, #156]	; (8000838 <SystemClock_Config+0x10c>)
 800079a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800079c:	f023 0303 	bic.w	r3, r3, #3
 80007a0:	4a25      	ldr	r2, [pc, #148]	; (8000838 <SystemClock_Config+0x10c>)
 80007a2:	f043 0302 	orr.w	r3, r3, #2
 80007a6:	6293      	str	r3, [r2, #40]	; 0x28
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80007a8:	2309      	movs	r3, #9
 80007aa:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007ac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007b0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80007b2:	2301      	movs	r3, #1
 80007b4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007b6:	2302      	movs	r3, #2
 80007b8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007ba:	2302      	movs	r3, #2
 80007bc:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 80007be:	2305      	movs	r3, #5
 80007c0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 96;
 80007c2:	2360      	movs	r3, #96	; 0x60
 80007c4:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80007c6:	2302      	movs	r3, #2
 80007c8:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80007ca:	2304      	movs	r3, #4
 80007cc:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007ce:	2302      	movs	r3, #2
 80007d0:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 80007d2:	2308      	movs	r3, #8
 80007d4:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80007d6:	2300      	movs	r3, #0
 80007d8:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80007da:	2300      	movs	r3, #0
 80007dc:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007e2:	4618      	mov	r0, r3
 80007e4:	f003 fc6c 	bl	80040c0 <HAL_RCC_OscConfig>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d001      	beq.n	80007f2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80007ee:	f000 f825 	bl	800083c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007f2:	233f      	movs	r3, #63	; 0x3f
 80007f4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007f6:	2303      	movs	r3, #3
 80007f8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80007fa:	2300      	movs	r3, #0
 80007fc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80007fe:	2308      	movs	r3, #8
 8000800:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000802:	2300      	movs	r3, #0
 8000804:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000806:	2300      	movs	r3, #0
 8000808:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 800080a:	2300      	movs	r3, #0
 800080c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800080e:	2300      	movs	r3, #0
 8000810:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000812:	1d3b      	adds	r3, r7, #4
 8000814:	2102      	movs	r1, #2
 8000816:	4618      	mov	r0, r3
 8000818:	f004 f860 	bl	80048dc <HAL_RCC_ClockConfig>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d001      	beq.n	8000826 <SystemClock_Config+0xfa>
  {
    Error_Handler();
 8000822:	f000 f80b 	bl	800083c <Error_Handler>
  }
}
 8000826:	bf00      	nop
 8000828:	3770      	adds	r7, #112	; 0x70
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	58000400 	.word	0x58000400
 8000834:	58024800 	.word	0x58024800
 8000838:	58024400 	.word	0x58024400

0800083c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800083c:	b480      	push	{r7}
 800083e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000840:	b672      	cpsid	i
}
 8000842:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000844:	e7fe      	b.n	8000844 <Error_Handler+0x8>
	...

08000848 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 800084c:	4b12      	ldr	r3, [pc, #72]	; (8000898 <MX_QUADSPI_Init+0x50>)
 800084e:	4a13      	ldr	r2, [pc, #76]	; (800089c <MX_QUADSPI_Init+0x54>)
 8000850:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2-1;
 8000852:	4b11      	ldr	r3, [pc, #68]	; (8000898 <MX_QUADSPI_Init+0x50>)
 8000854:	2201      	movs	r2, #1
 8000856:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8000858:	4b0f      	ldr	r3, [pc, #60]	; (8000898 <MX_QUADSPI_Init+0x50>)
 800085a:	2201      	movs	r2, #1
 800085c:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 800085e:	4b0e      	ldr	r3, [pc, #56]	; (8000898 <MX_QUADSPI_Init+0x50>)
 8000860:	2210      	movs	r2, #16
 8000862:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23-1;
 8000864:	4b0c      	ldr	r3, [pc, #48]	; (8000898 <MX_QUADSPI_Init+0x50>)
 8000866:	2216      	movs	r2, #22
 8000868:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_3_CYCLE;
 800086a:	4b0b      	ldr	r3, [pc, #44]	; (8000898 <MX_QUADSPI_Init+0x50>)
 800086c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000870:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_3;
 8000872:	4b09      	ldr	r3, [pc, #36]	; (8000898 <MX_QUADSPI_Init+0x50>)
 8000874:	2201      	movs	r2, #1
 8000876:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000878:	4b07      	ldr	r3, [pc, #28]	; (8000898 <MX_QUADSPI_Init+0x50>)
 800087a:	2200      	movs	r2, #0
 800087c:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 800087e:	4b06      	ldr	r3, [pc, #24]	; (8000898 <MX_QUADSPI_Init+0x50>)
 8000880:	2200      	movs	r2, #0
 8000882:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000884:	4804      	ldr	r0, [pc, #16]	; (8000898 <MX_QUADSPI_Init+0x50>)
 8000886:	f002 ffd7 	bl	8003838 <HAL_QSPI_Init>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d001      	beq.n	8000894 <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 8000890:	f7ff ffd4 	bl	800083c <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000894:	bf00      	nop
 8000896:	bd80      	pop	{r7, pc}
 8000898:	240001d8 	.word	0x240001d8
 800089c:	52005000 	.word	0x52005000

080008a0 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b0ba      	sub	sp, #232	; 0xe8
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008a8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80008ac:	2200      	movs	r2, #0
 80008ae:	601a      	str	r2, [r3, #0]
 80008b0:	605a      	str	r2, [r3, #4]
 80008b2:	609a      	str	r2, [r3, #8]
 80008b4:	60da      	str	r2, [r3, #12]
 80008b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80008b8:	f107 0318 	add.w	r3, r7, #24
 80008bc:	22bc      	movs	r2, #188	; 0xbc
 80008be:	2100      	movs	r1, #0
 80008c0:	4618      	mov	r0, r3
 80008c2:	f00c f8ca 	bl	800ca5a <memset>
  if(qspiHandle->Instance==QUADSPI)
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	4a55      	ldr	r2, [pc, #340]	; (8000a20 <HAL_QSPI_MspInit+0x180>)
 80008cc:	4293      	cmp	r3, r2
 80008ce:	f040 80a3 	bne.w	8000a18 <HAL_QSPI_MspInit+0x178>
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 80008d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80008d6:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 80008d8:	2300      	movs	r3, #0
 80008da:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80008dc:	f107 0318 	add.w	r3, r7, #24
 80008e0:	4618      	mov	r0, r3
 80008e2:	f004 fb5b 	bl	8004f9c <HAL_RCCEx_PeriphCLKConfig>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d001      	beq.n	80008f0 <HAL_QSPI_MspInit+0x50>
    {
      Error_Handler();
 80008ec:	f7ff ffa6 	bl	800083c <Error_Handler>
    }

    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80008f0:	4b4c      	ldr	r3, [pc, #304]	; (8000a24 <HAL_QSPI_MspInit+0x184>)
 80008f2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 80008f6:	4a4b      	ldr	r2, [pc, #300]	; (8000a24 <HAL_QSPI_MspInit+0x184>)
 80008f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008fc:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
 8000900:	4b48      	ldr	r3, [pc, #288]	; (8000a24 <HAL_QSPI_MspInit+0x184>)
 8000902:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8000906:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800090a:	617b      	str	r3, [r7, #20]
 800090c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800090e:	4b45      	ldr	r3, [pc, #276]	; (8000a24 <HAL_QSPI_MspInit+0x184>)
 8000910:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000914:	4a43      	ldr	r2, [pc, #268]	; (8000a24 <HAL_QSPI_MspInit+0x184>)
 8000916:	f043 0310 	orr.w	r3, r3, #16
 800091a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800091e:	4b41      	ldr	r3, [pc, #260]	; (8000a24 <HAL_QSPI_MspInit+0x184>)
 8000920:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000924:	f003 0310 	and.w	r3, r3, #16
 8000928:	613b      	str	r3, [r7, #16]
 800092a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800092c:	4b3d      	ldr	r3, [pc, #244]	; (8000a24 <HAL_QSPI_MspInit+0x184>)
 800092e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000932:	4a3c      	ldr	r2, [pc, #240]	; (8000a24 <HAL_QSPI_MspInit+0x184>)
 8000934:	f043 0302 	orr.w	r3, r3, #2
 8000938:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800093c:	4b39      	ldr	r3, [pc, #228]	; (8000a24 <HAL_QSPI_MspInit+0x184>)
 800093e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000942:	f003 0302 	and.w	r3, r3, #2
 8000946:	60fb      	str	r3, [r7, #12]
 8000948:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800094a:	4b36      	ldr	r3, [pc, #216]	; (8000a24 <HAL_QSPI_MspInit+0x184>)
 800094c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000950:	4a34      	ldr	r2, [pc, #208]	; (8000a24 <HAL_QSPI_MspInit+0x184>)
 8000952:	f043 0308 	orr.w	r3, r3, #8
 8000956:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800095a:	4b32      	ldr	r3, [pc, #200]	; (8000a24 <HAL_QSPI_MspInit+0x184>)
 800095c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000960:	f003 0308 	and.w	r3, r3, #8
 8000964:	60bb      	str	r3, [r7, #8]
 8000966:	68bb      	ldr	r3, [r7, #8]
    PD11     ------> QUADSPI_BK1_IO0
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PB6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000968:	2304      	movs	r3, #4
 800096a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800096e:	2302      	movs	r3, #2
 8000970:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000974:	2300      	movs	r3, #0
 8000976:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800097a:	2303      	movs	r3, #3
 800097c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000980:	2309      	movs	r3, #9
 8000982:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000986:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800098a:	4619      	mov	r1, r3
 800098c:	4826      	ldr	r0, [pc, #152]	; (8000a28 <HAL_QSPI_MspInit+0x188>)
 800098e:	f001 fb13 	bl	8001fb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000992:	2304      	movs	r3, #4
 8000994:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000998:	2302      	movs	r3, #2
 800099a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099e:	2300      	movs	r3, #0
 80009a0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009a4:	2303      	movs	r3, #3
 80009a6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80009aa:	2309      	movs	r3, #9
 80009ac:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009b0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80009b4:	4619      	mov	r1, r3
 80009b6:	481d      	ldr	r0, [pc, #116]	; (8000a2c <HAL_QSPI_MspInit+0x18c>)
 80009b8:	f001 fafe 	bl	8001fb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 80009bc:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80009c0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009c4:	2302      	movs	r3, #2
 80009c6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ca:	2300      	movs	r3, #0
 80009cc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009d0:	2303      	movs	r3, #3
 80009d2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80009d6:	2309      	movs	r3, #9
 80009d8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009dc:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80009e0:	4619      	mov	r1, r3
 80009e2:	4813      	ldr	r0, [pc, #76]	; (8000a30 <HAL_QSPI_MspInit+0x190>)
 80009e4:	f001 fae8 	bl	8001fb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80009e8:	2340      	movs	r3, #64	; 0x40
 80009ea:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ee:	2302      	movs	r3, #2
 80009f0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f4:	2300      	movs	r3, #0
 80009f6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009fa:	2303      	movs	r3, #3
 80009fc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8000a00:	230a      	movs	r3, #10
 8000a02:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a06:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000a0a:	4619      	mov	r1, r3
 8000a0c:	4807      	ldr	r0, [pc, #28]	; (8000a2c <HAL_QSPI_MspInit+0x18c>)
 8000a0e:	f001 fad3 	bl	8001fb8 <HAL_GPIO_Init>

    HAL_I2CEx_EnableFastModePlus(SYSCFG_PMCR_I2C_PB6_FMP);
 8000a12:	2010      	movs	r0, #16
 8000a14:	f001 fc9a 	bl	800234c <HAL_I2CEx_EnableFastModePlus>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8000a18:	bf00      	nop
 8000a1a:	37e8      	adds	r7, #232	; 0xe8
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	52005000 	.word	0x52005000
 8000a24:	58024400 	.word	0x58024400
 8000a28:	58021000 	.word	0x58021000
 8000a2c:	58020400 	.word	0x58020400
 8000a30:	58020c00 	.word	0x58020c00

08000a34 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000a38:	4b10      	ldr	r3, [pc, #64]	; (8000a7c <MX_RTC_Init+0x48>)
 8000a3a:	4a11      	ldr	r2, [pc, #68]	; (8000a80 <MX_RTC_Init+0x4c>)
 8000a3c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000a3e:	4b0f      	ldr	r3, [pc, #60]	; (8000a7c <MX_RTC_Init+0x48>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000a44:	4b0d      	ldr	r3, [pc, #52]	; (8000a7c <MX_RTC_Init+0x48>)
 8000a46:	227f      	movs	r2, #127	; 0x7f
 8000a48:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000a4a:	4b0c      	ldr	r3, [pc, #48]	; (8000a7c <MX_RTC_Init+0x48>)
 8000a4c:	22ff      	movs	r2, #255	; 0xff
 8000a4e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000a50:	4b0a      	ldr	r3, [pc, #40]	; (8000a7c <MX_RTC_Init+0x48>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000a56:	4b09      	ldr	r3, [pc, #36]	; (8000a7c <MX_RTC_Init+0x48>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000a5c:	4b07      	ldr	r3, [pc, #28]	; (8000a7c <MX_RTC_Init+0x48>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000a62:	4b06      	ldr	r3, [pc, #24]	; (8000a7c <MX_RTC_Init+0x48>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000a68:	4804      	ldr	r0, [pc, #16]	; (8000a7c <MX_RTC_Init+0x48>)
 8000a6a:	f005 fb41 	bl	80060f0 <HAL_RTC_Init>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <MX_RTC_Init+0x44>
  {
    Error_Handler();
 8000a74:	f7ff fee2 	bl	800083c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000a78:	bf00      	nop
 8000a7a:	bd80      	pop	{r7, pc}
 8000a7c:	24000224 	.word	0x24000224
 8000a80:	58004000 	.word	0x58004000

08000a84 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b0b2      	sub	sp, #200	; 0xc8
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a8c:	f107 030c 	add.w	r3, r7, #12
 8000a90:	22bc      	movs	r2, #188	; 0xbc
 8000a92:	2100      	movs	r1, #0
 8000a94:	4618      	mov	r0, r3
 8000a96:	f00b ffe0 	bl	800ca5a <memset>
  if(rtcHandle->Instance==RTC)
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	4a0f      	ldr	r2, [pc, #60]	; (8000adc <HAL_RTC_MspInit+0x58>)
 8000aa0:	4293      	cmp	r3, r2
 8000aa2:	d116      	bne.n	8000ad2 <HAL_RTC_MspInit+0x4e>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000aa4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000aa8:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000aaa:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000aae:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ab2:	f107 030c 	add.w	r3, r7, #12
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f004 fa70 	bl	8004f9c <HAL_RCCEx_PeriphCLKConfig>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d001      	beq.n	8000ac6 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000ac2:	f7ff febb 	bl	800083c <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000ac6:	4b06      	ldr	r3, [pc, #24]	; (8000ae0 <HAL_RTC_MspInit+0x5c>)
 8000ac8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000aca:	4a05      	ldr	r2, [pc, #20]	; (8000ae0 <HAL_RTC_MspInit+0x5c>)
 8000acc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000ad0:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000ad2:	bf00      	nop
 8000ad4:	37c8      	adds	r7, #200	; 0xc8
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	bf00      	nop
 8000adc:	58004000 	.word	0x58004000
 8000ae0:	58024400 	.word	0x58024400

08000ae4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000ae8:	4b27      	ldr	r3, [pc, #156]	; (8000b88 <MX_SPI1_Init+0xa4>)
 8000aea:	4a28      	ldr	r2, [pc, #160]	; (8000b8c <MX_SPI1_Init+0xa8>)
 8000aec:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000aee:	4b26      	ldr	r3, [pc, #152]	; (8000b88 <MX_SPI1_Init+0xa4>)
 8000af0:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8000af4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000af6:	4b24      	ldr	r3, [pc, #144]	; (8000b88 <MX_SPI1_Init+0xa4>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000afc:	4b22      	ldr	r3, [pc, #136]	; (8000b88 <MX_SPI1_Init+0xa4>)
 8000afe:	2207      	movs	r2, #7
 8000b00:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b02:	4b21      	ldr	r3, [pc, #132]	; (8000b88 <MX_SPI1_Init+0xa4>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b08:	4b1f      	ldr	r3, [pc, #124]	; (8000b88 <MX_SPI1_Init+0xa4>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000b0e:	4b1e      	ldr	r3, [pc, #120]	; (8000b88 <MX_SPI1_Init+0xa4>)
 8000b10:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000b14:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000b16:	4b1c      	ldr	r3, [pc, #112]	; (8000b88 <MX_SPI1_Init+0xa4>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b1c:	4b1a      	ldr	r3, [pc, #104]	; (8000b88 <MX_SPI1_Init+0xa4>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b22:	4b19      	ldr	r3, [pc, #100]	; (8000b88 <MX_SPI1_Init+0xa4>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b28:	4b17      	ldr	r3, [pc, #92]	; (8000b88 <MX_SPI1_Init+0xa4>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8000b2e:	4b16      	ldr	r3, [pc, #88]	; (8000b88 <MX_SPI1_Init+0xa4>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000b34:	4b14      	ldr	r3, [pc, #80]	; (8000b88 <MX_SPI1_Init+0xa4>)
 8000b36:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000b3a:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000b3c:	4b12      	ldr	r3, [pc, #72]	; (8000b88 <MX_SPI1_Init+0xa4>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000b42:	4b11      	ldr	r3, [pc, #68]	; (8000b88 <MX_SPI1_Init+0xa4>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000b48:	4b0f      	ldr	r3, [pc, #60]	; (8000b88 <MX_SPI1_Init+0xa4>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000b4e:	4b0e      	ldr	r3, [pc, #56]	; (8000b88 <MX_SPI1_Init+0xa4>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000b54:	4b0c      	ldr	r3, [pc, #48]	; (8000b88 <MX_SPI1_Init+0xa4>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000b5a:	4b0b      	ldr	r3, [pc, #44]	; (8000b88 <MX_SPI1_Init+0xa4>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000b60:	4b09      	ldr	r3, [pc, #36]	; (8000b88 <MX_SPI1_Init+0xa4>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000b66:	4b08      	ldr	r3, [pc, #32]	; (8000b88 <MX_SPI1_Init+0xa4>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000b6c:	4b06      	ldr	r3, [pc, #24]	; (8000b88 <MX_SPI1_Init+0xa4>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000b72:	4805      	ldr	r0, [pc, #20]	; (8000b88 <MX_SPI1_Init+0xa4>)
 8000b74:	f005 fbc8 	bl	8006308 <HAL_SPI_Init>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d001      	beq.n	8000b82 <MX_SPI1_Init+0x9e>
  {
    Error_Handler();
 8000b7e:	f7ff fe5d 	bl	800083c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000b82:	bf00      	nop
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	24000248 	.word	0x24000248
 8000b8c:	40013000 	.word	0x40013000

08000b90 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b0ba      	sub	sp, #232	; 0xe8
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b98:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	601a      	str	r2, [r3, #0]
 8000ba0:	605a      	str	r2, [r3, #4]
 8000ba2:	609a      	str	r2, [r3, #8]
 8000ba4:	60da      	str	r2, [r3, #12]
 8000ba6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ba8:	f107 0318 	add.w	r3, r7, #24
 8000bac:	22bc      	movs	r2, #188	; 0xbc
 8000bae:	2100      	movs	r1, #0
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f00b ff52 	bl	800ca5a <memset>
  if(spiHandle->Instance==SPI1)
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	4a36      	ldr	r2, [pc, #216]	; (8000c94 <HAL_SPI_MspInit+0x104>)
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	d165      	bne.n	8000c8c <HAL_SPI_MspInit+0xfc>
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8000bc0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bc4:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bca:	f107 0318 	add.w	r3, r7, #24
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f004 f9e4 	bl	8004f9c <HAL_RCCEx_PeriphCLKConfig>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <HAL_SPI_MspInit+0x4e>
    {
      Error_Handler();
 8000bda:	f7ff fe2f 	bl	800083c <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000bde:	4b2e      	ldr	r3, [pc, #184]	; (8000c98 <HAL_SPI_MspInit+0x108>)
 8000be0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000be4:	4a2c      	ldr	r2, [pc, #176]	; (8000c98 <HAL_SPI_MspInit+0x108>)
 8000be6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000bea:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8000bee:	4b2a      	ldr	r3, [pc, #168]	; (8000c98 <HAL_SPI_MspInit+0x108>)
 8000bf0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000bf4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000bf8:	617b      	str	r3, [r7, #20]
 8000bfa:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bfc:	4b26      	ldr	r3, [pc, #152]	; (8000c98 <HAL_SPI_MspInit+0x108>)
 8000bfe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c02:	4a25      	ldr	r2, [pc, #148]	; (8000c98 <HAL_SPI_MspInit+0x108>)
 8000c04:	f043 0308 	orr.w	r3, r3, #8
 8000c08:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c0c:	4b22      	ldr	r3, [pc, #136]	; (8000c98 <HAL_SPI_MspInit+0x108>)
 8000c0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c12:	f003 0308 	and.w	r3, r3, #8
 8000c16:	613b      	str	r3, [r7, #16]
 8000c18:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c1a:	4b1f      	ldr	r3, [pc, #124]	; (8000c98 <HAL_SPI_MspInit+0x108>)
 8000c1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c20:	4a1d      	ldr	r2, [pc, #116]	; (8000c98 <HAL_SPI_MspInit+0x108>)
 8000c22:	f043 0302 	orr.w	r3, r3, #2
 8000c26:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c2a:	4b1b      	ldr	r3, [pc, #108]	; (8000c98 <HAL_SPI_MspInit+0x108>)
 8000c2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c30:	f003 0302 	and.w	r3, r3, #2
 8000c34:	60fb      	str	r3, [r7, #12]
 8000c36:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PD7     ------> SPI1_MOSI
    PB3 (JTDO/TRACESWO)     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000c38:	2380      	movs	r3, #128	; 0x80
 8000c3a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c3e:	2302      	movs	r3, #2
 8000c40:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c44:	2300      	movs	r3, #0
 8000c46:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c50:	2305      	movs	r3, #5
 8000c52:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c56:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	480f      	ldr	r0, [pc, #60]	; (8000c9c <HAL_SPI_MspInit+0x10c>)
 8000c5e:	f001 f9ab 	bl	8001fb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8000c62:	2318      	movs	r3, #24
 8000c64:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c68:	2302      	movs	r3, #2
 8000c6a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000c74:	2301      	movs	r3, #1
 8000c76:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c7a:	2305      	movs	r3, #5
 8000c7c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c80:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000c84:	4619      	mov	r1, r3
 8000c86:	4806      	ldr	r0, [pc, #24]	; (8000ca0 <HAL_SPI_MspInit+0x110>)
 8000c88:	f001 f996 	bl	8001fb8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000c8c:	bf00      	nop
 8000c8e:	37e8      	adds	r7, #232	; 0xe8
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	40013000 	.word	0x40013000
 8000c98:	58024400 	.word	0x58024400
 8000c9c:	58020c00 	.word	0x58020c00
 8000ca0:	58020400 	.word	0x58020400

08000ca4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b083      	sub	sp, #12
 8000ca8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000caa:	4b0a      	ldr	r3, [pc, #40]	; (8000cd4 <HAL_MspInit+0x30>)
 8000cac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000cb0:	4a08      	ldr	r2, [pc, #32]	; (8000cd4 <HAL_MspInit+0x30>)
 8000cb2:	f043 0302 	orr.w	r3, r3, #2
 8000cb6:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000cba:	4b06      	ldr	r3, [pc, #24]	; (8000cd4 <HAL_MspInit+0x30>)
 8000cbc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000cc0:	f003 0302 	and.w	r3, r3, #2
 8000cc4:	607b      	str	r3, [r7, #4]
 8000cc6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cc8:	bf00      	nop
 8000cca:	370c      	adds	r7, #12
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd2:	4770      	bx	lr
 8000cd4:	58024400 	.word	0x58024400

08000cd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000cdc:	e7fe      	b.n	8000cdc <NMI_Handler+0x4>

08000cde <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cde:	b480      	push	{r7}
 8000ce0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ce2:	e7fe      	b.n	8000ce2 <HardFault_Handler+0x4>

08000ce4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ce8:	e7fe      	b.n	8000ce8 <MemManage_Handler+0x4>

08000cea <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cea:	b480      	push	{r7}
 8000cec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cee:	e7fe      	b.n	8000cee <BusFault_Handler+0x4>

08000cf0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cf4:	e7fe      	b.n	8000cf4 <UsageFault_Handler+0x4>

08000cf6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cf6:	b480      	push	{r7}
 8000cf8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cfa:	bf00      	nop
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d02:	4770      	bx	lr

08000d04 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d08:	bf00      	nop
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d10:	4770      	bx	lr

08000d12 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d12:	b480      	push	{r7}
 8000d14:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d16:	bf00      	nop
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1e:	4770      	bx	lr

08000d20 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d24:	f000 ff6c 	bl	8001c00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d28:	bf00      	nop
 8000d2a:	bd80      	pop	{r7, pc}

08000d2c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000d30:	4802      	ldr	r0, [pc, #8]	; (8000d3c <OTG_FS_IRQHandler+0x10>)
 8000d32:	f001 fc86 	bl	8002642 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000d36:	bf00      	nop
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	240007cc 	.word	0x240007cc

08000d40 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d40:	b480      	push	{r7}
 8000d42:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000d44:	4b39      	ldr	r3, [pc, #228]	; (8000e2c <SystemInit+0xec>)
 8000d46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d4a:	4a38      	ldr	r2, [pc, #224]	; (8000e2c <SystemInit+0xec>)
 8000d4c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d50:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000d54:	4b36      	ldr	r3, [pc, #216]	; (8000e30 <SystemInit+0xf0>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	f003 030f 	and.w	r3, r3, #15
 8000d5c:	2b06      	cmp	r3, #6
 8000d5e:	d807      	bhi.n	8000d70 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000d60:	4b33      	ldr	r3, [pc, #204]	; (8000e30 <SystemInit+0xf0>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	f023 030f 	bic.w	r3, r3, #15
 8000d68:	4a31      	ldr	r2, [pc, #196]	; (8000e30 <SystemInit+0xf0>)
 8000d6a:	f043 0307 	orr.w	r3, r3, #7
 8000d6e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000d70:	4b30      	ldr	r3, [pc, #192]	; (8000e34 <SystemInit+0xf4>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	4a2f      	ldr	r2, [pc, #188]	; (8000e34 <SystemInit+0xf4>)
 8000d76:	f043 0301 	orr.w	r3, r3, #1
 8000d7a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000d7c:	4b2d      	ldr	r3, [pc, #180]	; (8000e34 <SystemInit+0xf4>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000d82:	4b2c      	ldr	r3, [pc, #176]	; (8000e34 <SystemInit+0xf4>)
 8000d84:	681a      	ldr	r2, [r3, #0]
 8000d86:	492b      	ldr	r1, [pc, #172]	; (8000e34 <SystemInit+0xf4>)
 8000d88:	4b2b      	ldr	r3, [pc, #172]	; (8000e38 <SystemInit+0xf8>)
 8000d8a:	4013      	ands	r3, r2
 8000d8c:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000d8e:	4b28      	ldr	r3, [pc, #160]	; (8000e30 <SystemInit+0xf0>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	f003 0308 	and.w	r3, r3, #8
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d007      	beq.n	8000daa <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000d9a:	4b25      	ldr	r3, [pc, #148]	; (8000e30 <SystemInit+0xf0>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	f023 030f 	bic.w	r3, r3, #15
 8000da2:	4a23      	ldr	r2, [pc, #140]	; (8000e30 <SystemInit+0xf0>)
 8000da4:	f043 0307 	orr.w	r3, r3, #7
 8000da8:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000daa:	4b22      	ldr	r3, [pc, #136]	; (8000e34 <SystemInit+0xf4>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000db0:	4b20      	ldr	r3, [pc, #128]	; (8000e34 <SystemInit+0xf4>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000db6:	4b1f      	ldr	r3, [pc, #124]	; (8000e34 <SystemInit+0xf4>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000dbc:	4b1d      	ldr	r3, [pc, #116]	; (8000e34 <SystemInit+0xf4>)
 8000dbe:	4a1f      	ldr	r2, [pc, #124]	; (8000e3c <SystemInit+0xfc>)
 8000dc0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000dc2:	4b1c      	ldr	r3, [pc, #112]	; (8000e34 <SystemInit+0xf4>)
 8000dc4:	4a1e      	ldr	r2, [pc, #120]	; (8000e40 <SystemInit+0x100>)
 8000dc6:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000dc8:	4b1a      	ldr	r3, [pc, #104]	; (8000e34 <SystemInit+0xf4>)
 8000dca:	4a1e      	ldr	r2, [pc, #120]	; (8000e44 <SystemInit+0x104>)
 8000dcc:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000dce:	4b19      	ldr	r3, [pc, #100]	; (8000e34 <SystemInit+0xf4>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000dd4:	4b17      	ldr	r3, [pc, #92]	; (8000e34 <SystemInit+0xf4>)
 8000dd6:	4a1b      	ldr	r2, [pc, #108]	; (8000e44 <SystemInit+0x104>)
 8000dd8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000dda:	4b16      	ldr	r3, [pc, #88]	; (8000e34 <SystemInit+0xf4>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000de0:	4b14      	ldr	r3, [pc, #80]	; (8000e34 <SystemInit+0xf4>)
 8000de2:	4a18      	ldr	r2, [pc, #96]	; (8000e44 <SystemInit+0x104>)
 8000de4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000de6:	4b13      	ldr	r3, [pc, #76]	; (8000e34 <SystemInit+0xf4>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000dec:	4b11      	ldr	r3, [pc, #68]	; (8000e34 <SystemInit+0xf4>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	4a10      	ldr	r2, [pc, #64]	; (8000e34 <SystemInit+0xf4>)
 8000df2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000df6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000df8:	4b0e      	ldr	r3, [pc, #56]	; (8000e34 <SystemInit+0xf4>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000dfe:	4b12      	ldr	r3, [pc, #72]	; (8000e48 <SystemInit+0x108>)
 8000e00:	681a      	ldr	r2, [r3, #0]
 8000e02:	4b12      	ldr	r3, [pc, #72]	; (8000e4c <SystemInit+0x10c>)
 8000e04:	4013      	ands	r3, r2
 8000e06:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000e0a:	d202      	bcs.n	8000e12 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000e0c:	4b10      	ldr	r3, [pc, #64]	; (8000e50 <SystemInit+0x110>)
 8000e0e:	2201      	movs	r2, #1
 8000e10:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000e12:	4b10      	ldr	r3, [pc, #64]	; (8000e54 <SystemInit+0x114>)
 8000e14:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8000e18:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000e1a:	4b04      	ldr	r3, [pc, #16]	; (8000e2c <SystemInit+0xec>)
 8000e1c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000e20:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8000e22:	bf00      	nop
 8000e24:	46bd      	mov	sp, r7
 8000e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2a:	4770      	bx	lr
 8000e2c:	e000ed00 	.word	0xe000ed00
 8000e30:	52002000 	.word	0x52002000
 8000e34:	58024400 	.word	0x58024400
 8000e38:	eaf6ed7f 	.word	0xeaf6ed7f
 8000e3c:	02020200 	.word	0x02020200
 8000e40:	01ff0000 	.word	0x01ff0000
 8000e44:	01010280 	.word	0x01010280
 8000e48:	5c001000 	.word	0x5c001000
 8000e4c:	ffff0000 	.word	0xffff0000
 8000e50:	51008108 	.word	0x51008108
 8000e54:	52004000 	.word	0x52004000

08000e58 <W25Qx_Init>:
/**
  * @brief  Initializes the W25QXXXX interface.
  * @retval None
  */
uint8_t W25Qx_Init(void)
{ 
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b082      	sub	sp, #8
 8000e5c:	af00      	add	r7, sp, #0
	uint8_t state;
	/* Reset W25Qxxx */
	W25Qx_Reset();
 8000e5e:	f000 f80f 	bl	8000e80 <W25Qx_Reset>
	delay(5);
 8000e62:	2004      	movs	r0, #4
 8000e64:	f000 feec 	bl	8001c40 <HAL_Delay>
	state = W25Qx_Get_Parameter(&W25Qx_Para);
 8000e68:	4804      	ldr	r0, [pc, #16]	; (8000e7c <W25Qx_Init+0x24>)
 8000e6a:	f000 f8bf 	bl	8000fec <W25Qx_Get_Parameter>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	71fb      	strb	r3, [r7, #7]
	
	return state;
 8000e72:	79fb      	ldrb	r3, [r7, #7]
}
 8000e74:	4618      	mov	r0, r3
 8000e76:	3708      	adds	r7, #8
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	240002d0 	.word	0x240002d0

08000e80 <W25Qx_Reset>:
/**
  * @brief  This function reset the W25Qx.
  * @retval None
  */
static void	W25Qx_Reset(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b082      	sub	sp, #8
 8000e84:	af00      	add	r7, sp, #0
	uint8_t cmd[2] = {RESET_ENABLE_CMD,RESET_MEMORY_CMD};
 8000e86:	f649 1366 	movw	r3, #39270	; 0x9966
 8000e8a:	80bb      	strh	r3, [r7, #4]
	
	W25Qx_Enable();
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	2140      	movs	r1, #64	; 0x40
 8000e90:	4809      	ldr	r0, [pc, #36]	; (8000eb8 <W25Qx_Reset+0x38>)
 8000e92:	f001 fa41 	bl	8002318 <HAL_GPIO_WritePin>
	/* Send the reset command */
	HAL_SPI_Transmit(&hspi1, cmd, 2, W25QXXXX_TIMEOUT_VALUE);	
 8000e96:	1d39      	adds	r1, r7, #4
 8000e98:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e9c:	2202      	movs	r2, #2
 8000e9e:	4807      	ldr	r0, [pc, #28]	; (8000ebc <W25Qx_Reset+0x3c>)
 8000ea0:	f005 fb34 	bl	800650c <HAL_SPI_Transmit>
	W25Qx_Disable();
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	2140      	movs	r1, #64	; 0x40
 8000ea8:	4803      	ldr	r0, [pc, #12]	; (8000eb8 <W25Qx_Reset+0x38>)
 8000eaa:	f001 fa35 	bl	8002318 <HAL_GPIO_WritePin>

}
 8000eae:	bf00      	nop
 8000eb0:	3708      	adds	r7, #8
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	58020c00 	.word	0x58020c00
 8000ebc:	24000248 	.word	0x24000248

08000ec0 <W25Qx_GetStatus>:
/**
  * @brief  Reads current status of the W25QXXXX.
  * @retval W25QXXXX memory status
  */
static uint8_t W25Qx_GetStatus(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
 8000ec4:	af00      	add	r7, sp, #0
	uint8_t cmd[] = {READ_STATUS_REG1_CMD};
 8000ec6:	2305      	movs	r3, #5
 8000ec8:	713b      	strb	r3, [r7, #4]
	uint8_t status;
	
	W25Qx_Enable();
 8000eca:	2200      	movs	r2, #0
 8000ecc:	2140      	movs	r1, #64	; 0x40
 8000ece:	4811      	ldr	r0, [pc, #68]	; (8000f14 <W25Qx_GetStatus+0x54>)
 8000ed0:	f001 fa22 	bl	8002318 <HAL_GPIO_WritePin>
	
	/* Send the read status command */
	HAL_SPI_Transmit(&hspi1, cmd, 1, W25QXXXX_TIMEOUT_VALUE);	
 8000ed4:	1d39      	adds	r1, r7, #4
 8000ed6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000eda:	2201      	movs	r2, #1
 8000edc:	480e      	ldr	r0, [pc, #56]	; (8000f18 <W25Qx_GetStatus+0x58>)
 8000ede:	f005 fb15 	bl	800650c <HAL_SPI_Transmit>
	/* Reception of the data */
	HAL_SPI_Receive(&hspi1,&status, 1, W25QXXXX_TIMEOUT_VALUE);
 8000ee2:	1cf9      	adds	r1, r7, #3
 8000ee4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ee8:	2201      	movs	r2, #1
 8000eea:	480b      	ldr	r0, [pc, #44]	; (8000f18 <W25Qx_GetStatus+0x58>)
 8000eec:	f005 fd00 	bl	80068f0 <HAL_SPI_Receive>
	W25Qx_Disable();
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	2140      	movs	r1, #64	; 0x40
 8000ef4:	4807      	ldr	r0, [pc, #28]	; (8000f14 <W25Qx_GetStatus+0x54>)
 8000ef6:	f001 fa0f 	bl	8002318 <HAL_GPIO_WritePin>
	
	/* Check the value of the register */
  if((status & W25QXXXX_FSR_BUSY) != 0)
 8000efa:	78fb      	ldrb	r3, [r7, #3]
 8000efc:	f003 0301 	and.w	r3, r3, #1
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d001      	beq.n	8000f08 <W25Qx_GetStatus+0x48>
  {
    return W25Qx_BUSY;
 8000f04:	2302      	movs	r3, #2
 8000f06:	e000      	b.n	8000f0a <W25Qx_GetStatus+0x4a>
  }
	else
	{
		return W25Qx_OK;
 8000f08:	2300      	movs	r3, #0
	}		
}
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	3708      	adds	r7, #8
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	58020c00 	.word	0x58020c00
 8000f18:	24000248 	.word	0x24000248

08000f1c <W25Qx_WriteEnable>:
/**
  * @brief  This function send a Write Enable and wait it is effective.
  * @retval None
  */
uint8_t W25Qx_WriteEnable(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
	uint8_t cmd[] = {WRITE_ENABLE_CMD};
 8000f22:	2306      	movs	r3, #6
 8000f24:	703b      	strb	r3, [r7, #0]
	uint32_t tickstart = get_tick();
 8000f26:	f000 fe7f 	bl	8001c28 <HAL_GetTick>
 8000f2a:	6078      	str	r0, [r7, #4]

	/*Select the FLASH: Chip Select low */
	W25Qx_Enable();
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	2140      	movs	r1, #64	; 0x40
 8000f30:	4813      	ldr	r0, [pc, #76]	; (8000f80 <W25Qx_WriteEnable+0x64>)
 8000f32:	f001 f9f1 	bl	8002318 <HAL_GPIO_WritePin>
	/* Send the read ID command */
	HAL_SPI_Transmit(&hspi1, cmd, 1, W25QXXXX_TIMEOUT_VALUE);	
 8000f36:	4639      	mov	r1, r7
 8000f38:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	4811      	ldr	r0, [pc, #68]	; (8000f84 <W25Qx_WriteEnable+0x68>)
 8000f40:	f005 fae4 	bl	800650c <HAL_SPI_Transmit>
	/*Deselect the FLASH: Chip Select high */
	W25Qx_Disable();
 8000f44:	2201      	movs	r2, #1
 8000f46:	2140      	movs	r1, #64	; 0x40
 8000f48:	480d      	ldr	r0, [pc, #52]	; (8000f80 <W25Qx_WriteEnable+0x64>)
 8000f4a:	f001 f9e5 	bl	8002318 <HAL_GPIO_WritePin>
	
	/* Wait the end of Flash writing */
	while(W25Qx_GetStatus() == W25Qx_BUSY)
 8000f4e:	e00c      	b.n	8000f6a <W25Qx_WriteEnable+0x4e>
	{
		/* Check for the Timeout */
    if((get_tick() - tickstart) > W25QXXXX_TIMEOUT_VALUE)
 8000f50:	f000 fe6a 	bl	8001c28 <HAL_GetTick>
 8000f54:	4602      	mov	r2, r0
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	1ad3      	subs	r3, r2, r3
 8000f5a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000f5e:	d901      	bls.n	8000f64 <W25Qx_WriteEnable+0x48>
    {        
			return W25Qx_TIMEOUT;
 8000f60:	2303      	movs	r3, #3
 8000f62:	e008      	b.n	8000f76 <W25Qx_WriteEnable+0x5a>
    }
	  delay(1);
 8000f64:	2000      	movs	r0, #0
 8000f66:	f000 fe6b 	bl	8001c40 <HAL_Delay>
	while(W25Qx_GetStatus() == W25Qx_BUSY)
 8000f6a:	f7ff ffa9 	bl	8000ec0 <W25Qx_GetStatus>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b02      	cmp	r3, #2
 8000f72:	d0ed      	beq.n	8000f50 <W25Qx_WriteEnable+0x34>
	}
	
	return W25Qx_OK;
 8000f74:	2300      	movs	r3, #0
}
 8000f76:	4618      	mov	r0, r3
 8000f78:	3708      	adds	r7, #8
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	58020c00 	.word	0x58020c00
 8000f84:	24000248 	.word	0x24000248

08000f88 <W25Qx_Read_ID>:
/   0XEF15,W25Q32   
/   0XEF16,W25Q64  
  * @retval None
  */
void W25Qx_Read_ID(uint16_t *ID)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b084      	sub	sp, #16
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
	uint8_t idt[2];
	
	uint8_t cmd[4] = {READ_ID_CMD,0x00,0x00,0x00};
 8000f90:	2390      	movs	r3, #144	; 0x90
 8000f92:	60bb      	str	r3, [r7, #8]
	
	W25Qx_Enable();
 8000f94:	2200      	movs	r2, #0
 8000f96:	2140      	movs	r1, #64	; 0x40
 8000f98:	4812      	ldr	r0, [pc, #72]	; (8000fe4 <W25Qx_Read_ID+0x5c>)
 8000f9a:	f001 f9bd 	bl	8002318 <HAL_GPIO_WritePin>
	/* Send the read ID command */
	HAL_SPI_Transmit(&hspi1, cmd, 4, W25QXXXX_TIMEOUT_VALUE);	
 8000f9e:	f107 0108 	add.w	r1, r7, #8
 8000fa2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fa6:	2204      	movs	r2, #4
 8000fa8:	480f      	ldr	r0, [pc, #60]	; (8000fe8 <W25Qx_Read_ID+0x60>)
 8000faa:	f005 faaf 	bl	800650c <HAL_SPI_Transmit>
	/* Reception of the data */
	HAL_SPI_Receive(&hspi1,idt, 2, W25QXXXX_TIMEOUT_VALUE);
 8000fae:	f107 010c 	add.w	r1, r7, #12
 8000fb2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fb6:	2202      	movs	r2, #2
 8000fb8:	480b      	ldr	r0, [pc, #44]	; (8000fe8 <W25Qx_Read_ID+0x60>)
 8000fba:	f005 fc99 	bl	80068f0 <HAL_SPI_Receive>
	
	*ID = (idt[0] << 8) + idt[1]; 
 8000fbe:	7b3b      	ldrb	r3, [r7, #12]
 8000fc0:	b29b      	uxth	r3, r3
 8000fc2:	021b      	lsls	r3, r3, #8
 8000fc4:	b29a      	uxth	r2, r3
 8000fc6:	7b7b      	ldrb	r3, [r7, #13]
 8000fc8:	b29b      	uxth	r3, r3
 8000fca:	4413      	add	r3, r2
 8000fcc:	b29a      	uxth	r2, r3
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	801a      	strh	r2, [r3, #0]
	
	W25Qx_Disable();
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	2140      	movs	r1, #64	; 0x40
 8000fd6:	4803      	ldr	r0, [pc, #12]	; (8000fe4 <W25Qx_Read_ID+0x5c>)
 8000fd8:	f001 f99e 	bl	8002318 <HAL_GPIO_WritePin>
		
}
 8000fdc:	bf00      	nop
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	58020c00 	.word	0x58020c00
 8000fe8:	24000248 	.word	0x24000248

08000fec <W25Qx_Get_Parameter>:
  * @param  Para: W25Qx_Parameter
  * @retval NULL
  */

uint8_t W25Qx_Get_Parameter(W25Qx_Parameter *Para)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b084      	sub	sp, #16
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
	uint16_t id;
	uint32_t size;
	
	Para->PAGE_SIZE = 256;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000ffa:	619a      	str	r2, [r3, #24]
	Para->SUBSECTOR_SIZE = 4096;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001002:	615a      	str	r2, [r3, #20]
	Para->SECTOR_SIZE = 0x10000;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800100a:	60da      	str	r2, [r3, #12]
	
	W25Qx_Read_ID(&id);
 800100c:	f107 030a 	add.w	r3, r7, #10
 8001010:	4618      	mov	r0, r3
 8001012:	f7ff ffb9 	bl	8000f88 <W25Qx_Read_ID>
	if(id < W25Q80 || id > W25Q128) return W25Qx_ERROR;
 8001016:	897b      	ldrh	r3, [r7, #10]
 8001018:	f64e 7212 	movw	r2, #61202	; 0xef12
 800101c:	4293      	cmp	r3, r2
 800101e:	d904      	bls.n	800102a <W25Qx_Get_Parameter+0x3e>
 8001020:	897b      	ldrh	r3, [r7, #10]
 8001022:	f64e 7217 	movw	r2, #61207	; 0xef17
 8001026:	4293      	cmp	r3, r2
 8001028:	d901      	bls.n	800102e <W25Qx_Get_Parameter+0x42>
 800102a:	2301      	movs	r3, #1
 800102c:	e02d      	b.n	800108a <W25Qx_Get_Parameter+0x9e>
	
	size = (uint32_t) powf(2,(id - 0xEF13)) * 1024 * 1024;
 800102e:	897b      	ldrh	r3, [r7, #10]
 8001030:	461a      	mov	r2, r3
 8001032:	4b18      	ldr	r3, [pc, #96]	; (8001094 <W25Qx_Get_Parameter+0xa8>)
 8001034:	4413      	add	r3, r2
 8001036:	ee07 3a90 	vmov	s15, r3
 800103a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800103e:	eef0 0a67 	vmov.f32	s1, s15
 8001042:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8001046:	f00b fb63 	bl	800c710 <powf>
 800104a:	eef0 7a40 	vmov.f32	s15, s0
 800104e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001052:	ee17 3a90 	vmov	r3, s15
 8001056:	051b      	lsls	r3, r3, #20
 8001058:	60fb      	str	r3, [r7, #12]
	
	Para->FLASH_Id = id;
 800105a:	897b      	ldrh	r3, [r7, #10]
 800105c:	461a      	mov	r2, r3
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	601a      	str	r2, [r3, #0]
	Para->FLASH_Size = size;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	68fa      	ldr	r2, [r7, #12]
 8001066:	605a      	str	r2, [r3, #4]
	Para->SUBSECTOR_COUNT = Para->FLASH_Size / Para->SUBSECTOR_SIZE;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	685a      	ldr	r2, [r3, #4]
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	695b      	ldr	r3, [r3, #20]
 8001070:	fbb2 f2f3 	udiv	r2, r2, r3
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	611a      	str	r2, [r3, #16]
	Para->SECTOR_COUNT = Para->FLASH_Size / Para->SECTOR_SIZE;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	685a      	ldr	r2, [r3, #4]
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	68db      	ldr	r3, [r3, #12]
 8001080:	fbb2 f2f3 	udiv	r2, r2, r3
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	609a      	str	r2, [r3, #8]
	
	return W25Qx_OK;
 8001088:	2300      	movs	r3, #0
}
 800108a:	4618      	mov	r0, r3
 800108c:	3710      	adds	r7, #16
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	ffff10ed 	.word	0xffff10ed

08001098 <W25Qx_Read>:
  * @param  ReadAddr: Read start address
  * @param  Size: Size of data to read    
  * @retval QSPI memory status
  */
uint8_t W25Qx_Read(uint8_t* pData, uint32_t ReadAddr, uint32_t Size)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b086      	sub	sp, #24
 800109c:	af00      	add	r7, sp, #0
 800109e:	60f8      	str	r0, [r7, #12]
 80010a0:	60b9      	str	r1, [r7, #8]
 80010a2:	607a      	str	r2, [r7, #4]
	uint8_t cmd[4];

	/* Configure the command */
	cmd[0] = READ_CMD;
 80010a4:	2303      	movs	r3, #3
 80010a6:	753b      	strb	r3, [r7, #20]
	cmd[1] = (uint8_t)(ReadAddr >> 16);
 80010a8:	68bb      	ldr	r3, [r7, #8]
 80010aa:	0c1b      	lsrs	r3, r3, #16
 80010ac:	b2db      	uxtb	r3, r3
 80010ae:	757b      	strb	r3, [r7, #21]
	cmd[2] = (uint8_t)(ReadAddr >> 8);
 80010b0:	68bb      	ldr	r3, [r7, #8]
 80010b2:	0a1b      	lsrs	r3, r3, #8
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	75bb      	strb	r3, [r7, #22]
	cmd[3] = (uint8_t)(ReadAddr);
 80010b8:	68bb      	ldr	r3, [r7, #8]
 80010ba:	b2db      	uxtb	r3, r3
 80010bc:	75fb      	strb	r3, [r7, #23]
	
	W25Qx_Enable();
 80010be:	2200      	movs	r2, #0
 80010c0:	2140      	movs	r1, #64	; 0x40
 80010c2:	4811      	ldr	r0, [pc, #68]	; (8001108 <W25Qx_Read+0x70>)
 80010c4:	f001 f928 	bl	8002318 <HAL_GPIO_WritePin>
	/* Send the read ID command */
	HAL_SPI_Transmit(&hspi1, cmd, 4, W25QXXXX_TIMEOUT_VALUE);	
 80010c8:	f107 0114 	add.w	r1, r7, #20
 80010cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010d0:	2204      	movs	r2, #4
 80010d2:	480e      	ldr	r0, [pc, #56]	; (800110c <W25Qx_Read+0x74>)
 80010d4:	f005 fa1a 	bl	800650c <HAL_SPI_Transmit>
	/* Reception of the data */
	if (HAL_SPI_Receive(&hspi1, pData,Size,W25QXXXX_TIMEOUT_VALUE) != HAL_OK)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	b29a      	uxth	r2, r3
 80010dc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010e0:	68f9      	ldr	r1, [r7, #12]
 80010e2:	480a      	ldr	r0, [pc, #40]	; (800110c <W25Qx_Read+0x74>)
 80010e4:	f005 fc04 	bl	80068f0 <HAL_SPI_Receive>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d001      	beq.n	80010f2 <W25Qx_Read+0x5a>
  {
    return W25Qx_ERROR;
 80010ee:	2301      	movs	r3, #1
 80010f0:	e005      	b.n	80010fe <W25Qx_Read+0x66>
  }
	W25Qx_Disable();
 80010f2:	2201      	movs	r2, #1
 80010f4:	2140      	movs	r1, #64	; 0x40
 80010f6:	4804      	ldr	r0, [pc, #16]	; (8001108 <W25Qx_Read+0x70>)
 80010f8:	f001 f90e 	bl	8002318 <HAL_GPIO_WritePin>
	return W25Qx_OK;
 80010fc:	2300      	movs	r3, #0
}
 80010fe:	4618      	mov	r0, r3
 8001100:	3718      	adds	r7, #24
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	58020c00 	.word	0x58020c00
 800110c:	24000248 	.word	0x24000248

08001110 <W25Qx_Write>:
  * @param  WriteAddr: Write start address
  * @param  Size: Size of data to write,No more than 256byte.    
  * @retval QSPI memory status
  */
uint8_t W25Qx_Write(uint8_t* pData, uint32_t WriteAddr, uint32_t Size)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b08a      	sub	sp, #40	; 0x28
 8001114:	af00      	add	r7, sp, #0
 8001116:	60f8      	str	r0, [r7, #12]
 8001118:	60b9      	str	r1, [r7, #8]
 800111a:	607a      	str	r2, [r7, #4]
	uint8_t cmd[4];
	uint32_t end_addr, current_size, current_addr;
	uint32_t tickstart = get_tick();
 800111c:	f000 fd84 	bl	8001c28 <HAL_GetTick>
 8001120:	61f8      	str	r0, [r7, #28]
	
	/* Calculation of the size between the write address and the end of the page */
  current_addr = 0;
 8001122:	2300      	movs	r3, #0
 8001124:	623b      	str	r3, [r7, #32]

  while (current_addr <= WriteAddr)
 8001126:	e003      	b.n	8001130 <W25Qx_Write+0x20>
  {
    current_addr += W25QXXXX_PAGE_SIZE;
 8001128:	6a3b      	ldr	r3, [r7, #32]
 800112a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800112e:	623b      	str	r3, [r7, #32]
  while (current_addr <= WriteAddr)
 8001130:	6a3a      	ldr	r2, [r7, #32]
 8001132:	68bb      	ldr	r3, [r7, #8]
 8001134:	429a      	cmp	r2, r3
 8001136:	d9f7      	bls.n	8001128 <W25Qx_Write+0x18>
  }
  current_size = current_addr - WriteAddr;
 8001138:	6a3a      	ldr	r2, [r7, #32]
 800113a:	68bb      	ldr	r3, [r7, #8]
 800113c:	1ad3      	subs	r3, r2, r3
 800113e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 8001140:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	429a      	cmp	r2, r3
 8001146:	d901      	bls.n	800114c <W25Qx_Write+0x3c>
  {
    current_size = Size;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Initialize the adress variables */
  current_addr = WriteAddr;
 800114c:	68bb      	ldr	r3, [r7, #8]
 800114e:	623b      	str	r3, [r7, #32]
  end_addr = WriteAddr + Size;
 8001150:	68ba      	ldr	r2, [r7, #8]
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	4413      	add	r3, r2
 8001156:	61bb      	str	r3, [r7, #24]
	
  /* Perform the write page by page */
  do
  {
		/* Configure the command */
		cmd[0] = PAGE_PROG_CMD;
 8001158:	2302      	movs	r3, #2
 800115a:	753b      	strb	r3, [r7, #20]
		cmd[1] = (uint8_t)(current_addr >> 16);
 800115c:	6a3b      	ldr	r3, [r7, #32]
 800115e:	0c1b      	lsrs	r3, r3, #16
 8001160:	b2db      	uxtb	r3, r3
 8001162:	757b      	strb	r3, [r7, #21]
		cmd[2] = (uint8_t)(current_addr >> 8);
 8001164:	6a3b      	ldr	r3, [r7, #32]
 8001166:	0a1b      	lsrs	r3, r3, #8
 8001168:	b2db      	uxtb	r3, r3
 800116a:	75bb      	strb	r3, [r7, #22]
		cmd[3] = (uint8_t)(current_addr);
 800116c:	6a3b      	ldr	r3, [r7, #32]
 800116e:	b2db      	uxtb	r3, r3
 8001170:	75fb      	strb	r3, [r7, #23]

		/* Enable write operations */
		W25Qx_WriteEnable();
 8001172:	f7ff fed3 	bl	8000f1c <W25Qx_WriteEnable>
	
		W25Qx_Enable();
 8001176:	2200      	movs	r2, #0
 8001178:	2140      	movs	r1, #64	; 0x40
 800117a:	4828      	ldr	r0, [pc, #160]	; (800121c <W25Qx_Write+0x10c>)
 800117c:	f001 f8cc 	bl	8002318 <HAL_GPIO_WritePin>
    /* Send the command */
    if (HAL_SPI_Transmit(&hspi1,cmd, 4, W25QXXXX_TIMEOUT_VALUE) != HAL_OK)
 8001180:	f107 0114 	add.w	r1, r7, #20
 8001184:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001188:	2204      	movs	r2, #4
 800118a:	4825      	ldr	r0, [pc, #148]	; (8001220 <W25Qx_Write+0x110>)
 800118c:	f005 f9be 	bl	800650c <HAL_SPI_Transmit>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d001      	beq.n	800119a <W25Qx_Write+0x8a>
    {
      return W25Qx_ERROR;
 8001196:	2301      	movs	r3, #1
 8001198:	e03b      	b.n	8001212 <W25Qx_Write+0x102>
    }
    
    /* Transmission of the data */
    if (HAL_SPI_Transmit(&hspi1, pData,current_size, W25QXXXX_TIMEOUT_VALUE) != HAL_OK)
 800119a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800119c:	b29a      	uxth	r2, r3
 800119e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011a2:	68f9      	ldr	r1, [r7, #12]
 80011a4:	481e      	ldr	r0, [pc, #120]	; (8001220 <W25Qx_Write+0x110>)
 80011a6:	f005 f9b1 	bl	800650c <HAL_SPI_Transmit>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <W25Qx_Write+0xa4>
    {
      return W25Qx_ERROR;
 80011b0:	2301      	movs	r3, #1
 80011b2:	e02e      	b.n	8001212 <W25Qx_Write+0x102>
    }
		W25Qx_Disable();
 80011b4:	2201      	movs	r2, #1
 80011b6:	2140      	movs	r1, #64	; 0x40
 80011b8:	4818      	ldr	r0, [pc, #96]	; (800121c <W25Qx_Write+0x10c>)
 80011ba:	f001 f8ad 	bl	8002318 <HAL_GPIO_WritePin>
    	/* Wait the end of Flash writing */
		while(W25Qx_GetStatus() == W25Qx_BUSY)
 80011be:	e009      	b.n	80011d4 <W25Qx_Write+0xc4>
		{
			/* Check for the Timeout */
			if((get_tick() - tickstart) > W25QXXXX_TIMEOUT_VALUE)
 80011c0:	f000 fd32 	bl	8001c28 <HAL_GetTick>
 80011c4:	4602      	mov	r2, r0
 80011c6:	69fb      	ldr	r3, [r7, #28]
 80011c8:	1ad3      	subs	r3, r2, r3
 80011ca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80011ce:	d901      	bls.n	80011d4 <W25Qx_Write+0xc4>
			{        
				return W25Qx_TIMEOUT;
 80011d0:	2303      	movs	r3, #3
 80011d2:	e01e      	b.n	8001212 <W25Qx_Write+0x102>
		while(W25Qx_GetStatus() == W25Qx_BUSY)
 80011d4:	f7ff fe74 	bl	8000ec0 <W25Qx_GetStatus>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b02      	cmp	r3, #2
 80011dc:	d0f0      	beq.n	80011c0 <W25Qx_Write+0xb0>
			}
			//delay(1);
		}
    
    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 80011de:	6a3a      	ldr	r2, [r7, #32]
 80011e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011e2:	4413      	add	r3, r2
 80011e4:	623b      	str	r3, [r7, #32]
    pData += current_size;
 80011e6:	68fa      	ldr	r2, [r7, #12]
 80011e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011ea:	4413      	add	r3, r2
 80011ec:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + W25QXXXX_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : W25QXXXX_PAGE_SIZE;
 80011ee:	6a3b      	ldr	r3, [r7, #32]
 80011f0:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80011f4:	69ba      	ldr	r2, [r7, #24]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d203      	bcs.n	8001202 <W25Qx_Write+0xf2>
 80011fa:	69ba      	ldr	r2, [r7, #24]
 80011fc:	6a3b      	ldr	r3, [r7, #32]
 80011fe:	1ad3      	subs	r3, r2, r3
 8001200:	e001      	b.n	8001206 <W25Qx_Write+0xf6>
 8001202:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001206:	627b      	str	r3, [r7, #36]	; 0x24
  } while (current_addr < end_addr);
 8001208:	6a3a      	ldr	r2, [r7, #32]
 800120a:	69bb      	ldr	r3, [r7, #24]
 800120c:	429a      	cmp	r2, r3
 800120e:	d3a3      	bcc.n	8001158 <W25Qx_Write+0x48>

	
	return W25Qx_OK;
 8001210:	2300      	movs	r3, #0
}
 8001212:	4618      	mov	r0, r3
 8001214:	3728      	adds	r7, #40	; 0x28
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	58020c00 	.word	0x58020c00
 8001220:	24000248 	.word	0x24000248

08001224 <W25Qx_Erase_Block>:
  * @brief  Erases the specified block of the QSPI memory. 
  * @param  BlockAddress: Block address to erase  
  * @retval QSPI memory status
  */
uint8_t W25Qx_Erase_Block(uint32_t Address)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b084      	sub	sp, #16
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
	uint8_t cmd[4];
	uint32_t tickstart = get_tick();
 800122c:	f000 fcfc 	bl	8001c28 <HAL_GetTick>
 8001230:	60f8      	str	r0, [r7, #12]
	cmd[0] = SECTOR_ERASE_CMD;
 8001232:	2320      	movs	r3, #32
 8001234:	723b      	strb	r3, [r7, #8]
	cmd[1] = (uint8_t)(Address >> 16);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	0c1b      	lsrs	r3, r3, #16
 800123a:	b2db      	uxtb	r3, r3
 800123c:	727b      	strb	r3, [r7, #9]
	cmd[2] = (uint8_t)(Address >> 8);
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	0a1b      	lsrs	r3, r3, #8
 8001242:	b2db      	uxtb	r3, r3
 8001244:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t)(Address);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	b2db      	uxtb	r3, r3
 800124a:	72fb      	strb	r3, [r7, #11]
	
	/* Enable write operations */
	W25Qx_WriteEnable();
 800124c:	f7ff fe66 	bl	8000f1c <W25Qx_WriteEnable>
	
	/*Select the FLASH: Chip Select low */
	W25Qx_Enable();
 8001250:	2200      	movs	r2, #0
 8001252:	2140      	movs	r1, #64	; 0x40
 8001254:	4812      	ldr	r0, [pc, #72]	; (80012a0 <W25Qx_Erase_Block+0x7c>)
 8001256:	f001 f85f 	bl	8002318 <HAL_GPIO_WritePin>
	/* Send the read ID command */
	HAL_SPI_Transmit(&hspi1, cmd, 4, W25QXXXX_TIMEOUT_VALUE);	
 800125a:	f107 0108 	add.w	r1, r7, #8
 800125e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001262:	2204      	movs	r2, #4
 8001264:	480f      	ldr	r0, [pc, #60]	; (80012a4 <W25Qx_Erase_Block+0x80>)
 8001266:	f005 f951 	bl	800650c <HAL_SPI_Transmit>
	/*Deselect the FLASH: Chip Select high */
	W25Qx_Disable();
 800126a:	2201      	movs	r2, #1
 800126c:	2140      	movs	r1, #64	; 0x40
 800126e:	480c      	ldr	r0, [pc, #48]	; (80012a0 <W25Qx_Erase_Block+0x7c>)
 8001270:	f001 f852 	bl	8002318 <HAL_GPIO_WritePin>
	
	/* Wait the end of Flash writing */
	while(W25Qx_GetStatus() == W25Qx_BUSY)
 8001274:	e00a      	b.n	800128c <W25Qx_Erase_Block+0x68>
	{
		/* Check for the Timeout */
    if((get_tick() - tickstart) > W25QXXXX_SECTOR_ERASE_MAX_TIME)
 8001276:	f000 fcd7 	bl	8001c28 <HAL_GetTick>
 800127a:	4602      	mov	r2, r0
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	1ad3      	subs	r3, r2, r3
 8001280:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001284:	4293      	cmp	r3, r2
 8001286:	d901      	bls.n	800128c <W25Qx_Erase_Block+0x68>
    {        
			return W25Qx_TIMEOUT;
 8001288:	2303      	movs	r3, #3
 800128a:	e005      	b.n	8001298 <W25Qx_Erase_Block+0x74>
	while(W25Qx_GetStatus() == W25Qx_BUSY)
 800128c:	f7ff fe18 	bl	8000ec0 <W25Qx_GetStatus>
 8001290:	4603      	mov	r3, r0
 8001292:	2b02      	cmp	r3, #2
 8001294:	d0ef      	beq.n	8001276 <W25Qx_Erase_Block+0x52>
    }
	  //delay(1);
	}
	return W25Qx_OK;
 8001296:	2300      	movs	r3, #0
}
 8001298:	4618      	mov	r0, r3
 800129a:	3710      	adds	r7, #16
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	58020c00 	.word	0x58020c00
 80012a4:	24000248 	.word	0x24000248

080012a8 <w25qxx_Init>:
w25qxx_StatusTypeDef w25qxx_Mode = w25qxx_SPIMode;
uint8_t w25qxx_StatusReg[3];
uint16_t w25qxx_ID;

void w25qxx_Init(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
	HAL_Delay(5);
 80012ac:	2005      	movs	r0, #5
 80012ae:	f000 fcc7 	bl	8001c40 <HAL_Delay>
	MX_QUADSPI_Init();
 80012b2:	f7ff fac9 	bl	8000848 <MX_QUADSPI_Init>
	QSPI_ResetDevice(&hqspi);
 80012b6:	4808      	ldr	r0, [pc, #32]	; (80012d8 <w25qxx_Init+0x30>)
 80012b8:	f000 fa93 	bl	80017e2 <QSPI_ResetDevice>
	HAL_Delay(0); // 1ms wait device stable
 80012bc:	2000      	movs	r0, #0
 80012be:	f000 fcbf 	bl	8001c40 <HAL_Delay>
	w25qxx_ID = w25qxx_GetID();
 80012c2:	f000 f80d 	bl	80012e0 <w25qxx_GetID>
 80012c6:	4603      	mov	r3, r0
 80012c8:	461a      	mov	r2, r3
 80012ca:	4b04      	ldr	r3, [pc, #16]	; (80012dc <w25qxx_Init+0x34>)
 80012cc:	801a      	strh	r2, [r3, #0]
	w25qxx_ReadAllStatusReg();
 80012ce:	f000 f8d9 	bl	8001484 <w25qxx_ReadAllStatusReg>
}
 80012d2:	bf00      	nop
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	240001d8 	.word	0x240001d8
 80012dc:	240002f0 	.word	0x240002f0

080012e0 <w25qxx_GetID>:

uint16_t w25qxx_GetID(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b088      	sub	sp, #32
 80012e4:	af06      	add	r7, sp, #24
	uint8_t ID[6];
	uint16_t deviceID;
	
	if(w25qxx_Mode == w25qxx_SPIMode)
 80012e6:	4b23      	ldr	r3, [pc, #140]	; (8001374 <w25qxx_GetID+0x94>)
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	2b05      	cmp	r3, #5
 80012ec:	d114      	bne.n	8001318 <w25qxx_GetID+0x38>
		QSPI_Send_CMD(&hqspi,W25X_QUAD_ManufactDeviceID,0x00,QSPI_ADDRESS_24_BITS,6,QSPI_INSTRUCTION_1_LINE,QSPI_ADDRESS_4_LINES, QSPI_DATA_4_LINES, sizeof(ID));
 80012ee:	2306      	movs	r3, #6
 80012f0:	9304      	str	r3, [sp, #16]
 80012f2:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 80012f6:	9303      	str	r3, [sp, #12]
 80012f8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80012fc:	9302      	str	r3, [sp, #8]
 80012fe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001302:	9301      	str	r3, [sp, #4]
 8001304:	2306      	movs	r3, #6
 8001306:	9300      	str	r3, [sp, #0]
 8001308:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800130c:	2200      	movs	r2, #0
 800130e:	2194      	movs	r1, #148	; 0x94
 8001310:	4819      	ldr	r0, [pc, #100]	; (8001378 <w25qxx_GetID+0x98>)
 8001312:	f000 fabf 	bl	8001894 <QSPI_Send_CMD>
 8001316:	e013      	b.n	8001340 <w25qxx_GetID+0x60>
	else
		QSPI_Send_CMD(&hqspi,W25X_ManufactDeviceID,0x00,QSPI_ADDRESS_24_BITS,0,QSPI_INSTRUCTION_4_LINES,QSPI_ADDRESS_4_LINES, QSPI_DATA_4_LINES, sizeof(ID));
 8001318:	2306      	movs	r3, #6
 800131a:	9304      	str	r3, [sp, #16]
 800131c:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8001320:	9303      	str	r3, [sp, #12]
 8001322:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001326:	9302      	str	r3, [sp, #8]
 8001328:	f44f 7340 	mov.w	r3, #768	; 0x300
 800132c:	9301      	str	r3, [sp, #4]
 800132e:	2300      	movs	r3, #0
 8001330:	9300      	str	r3, [sp, #0]
 8001332:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001336:	2200      	movs	r2, #0
 8001338:	2190      	movs	r1, #144	; 0x90
 800133a:	480f      	ldr	r0, [pc, #60]	; (8001378 <w25qxx_GetID+0x98>)
 800133c:	f000 faaa 	bl	8001894 <QSPI_Send_CMD>

	/* Reception of the data */
  if (HAL_QSPI_Receive(&hqspi, ID, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001340:	463b      	mov	r3, r7
 8001342:	f241 3288 	movw	r2, #5000	; 0x1388
 8001346:	4619      	mov	r1, r3
 8001348:	480b      	ldr	r0, [pc, #44]	; (8001378 <w25qxx_GetID+0x98>)
 800134a:	f002 fbd9 	bl	8003b00 <HAL_QSPI_Receive>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <w25qxx_GetID+0x78>
  {
    return w25qxx_ERROR;
 8001354:	2301      	movs	r3, #1
 8001356:	e008      	b.n	800136a <w25qxx_GetID+0x8a>
  }
	deviceID = (ID[0] << 8) | ID[1];
 8001358:	783b      	ldrb	r3, [r7, #0]
 800135a:	021b      	lsls	r3, r3, #8
 800135c:	b21a      	sxth	r2, r3
 800135e:	787b      	ldrb	r3, [r7, #1]
 8001360:	b21b      	sxth	r3, r3
 8001362:	4313      	orrs	r3, r2
 8001364:	b21b      	sxth	r3, r3
 8001366:	80fb      	strh	r3, [r7, #6]

	return deviceID;
 8001368:	88fb      	ldrh	r3, [r7, #6]
}
 800136a:	4618      	mov	r0, r3
 800136c:	3708      	adds	r7, #8
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	24000008 	.word	0x24000008
 8001378:	240001d8 	.word	0x240001d8

0800137c <w25qxx_ReadSR>:

uint8_t w25qxx_ReadSR(uint8_t SR)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b08a      	sub	sp, #40	; 0x28
 8001380:	af06      	add	r7, sp, #24
 8001382:	4603      	mov	r3, r0
 8001384:	71fb      	strb	r3, [r7, #7]
	uint8_t byte=0;
 8001386:	2300      	movs	r3, #0
 8001388:	73fb      	strb	r3, [r7, #15]
	if(w25qxx_Mode == w25qxx_SPIMode)
 800138a:	4b1b      	ldr	r3, [pc, #108]	; (80013f8 <w25qxx_ReadSR+0x7c>)
 800138c:	781b      	ldrb	r3, [r3, #0]
 800138e:	2b05      	cmp	r3, #5
 8001390:	d112      	bne.n	80013b8 <w25qxx_ReadSR+0x3c>
		QSPI_Send_CMD(&hqspi,SR,0x00,QSPI_ADDRESS_8_BITS,0,QSPI_INSTRUCTION_1_LINE,QSPI_ADDRESS_NONE, QSPI_DATA_1_LINE, 1);
 8001392:	79f9      	ldrb	r1, [r7, #7]
 8001394:	2301      	movs	r3, #1
 8001396:	9304      	str	r3, [sp, #16]
 8001398:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800139c:	9303      	str	r3, [sp, #12]
 800139e:	2300      	movs	r3, #0
 80013a0:	9302      	str	r3, [sp, #8]
 80013a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013a6:	9301      	str	r3, [sp, #4]
 80013a8:	2300      	movs	r3, #0
 80013aa:	9300      	str	r3, [sp, #0]
 80013ac:	2300      	movs	r3, #0
 80013ae:	2200      	movs	r2, #0
 80013b0:	4812      	ldr	r0, [pc, #72]	; (80013fc <w25qxx_ReadSR+0x80>)
 80013b2:	f000 fa6f 	bl	8001894 <QSPI_Send_CMD>
 80013b6:	e011      	b.n	80013dc <w25qxx_ReadSR+0x60>
	else
		QSPI_Send_CMD(&hqspi,SR,0x00,QSPI_ADDRESS_8_BITS,0,QSPI_INSTRUCTION_4_LINES,QSPI_ADDRESS_NONE, QSPI_DATA_4_LINES, 1);
 80013b8:	79f9      	ldrb	r1, [r7, #7]
 80013ba:	2301      	movs	r3, #1
 80013bc:	9304      	str	r3, [sp, #16]
 80013be:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 80013c2:	9303      	str	r3, [sp, #12]
 80013c4:	2300      	movs	r3, #0
 80013c6:	9302      	str	r3, [sp, #8]
 80013c8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80013cc:	9301      	str	r3, [sp, #4]
 80013ce:	2300      	movs	r3, #0
 80013d0:	9300      	str	r3, [sp, #0]
 80013d2:	2300      	movs	r3, #0
 80013d4:	2200      	movs	r2, #0
 80013d6:	4809      	ldr	r0, [pc, #36]	; (80013fc <w25qxx_ReadSR+0x80>)
 80013d8:	f000 fa5c 	bl	8001894 <QSPI_Send_CMD>
	
	if (HAL_QSPI_Receive(&hqspi,&byte,HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80013dc:	f107 030f 	add.w	r3, r7, #15
 80013e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80013e4:	4619      	mov	r1, r3
 80013e6:	4805      	ldr	r0, [pc, #20]	; (80013fc <w25qxx_ReadSR+0x80>)
 80013e8:	f002 fb8a 	bl	8003b00 <HAL_QSPI_Receive>
	{
		
	}
  return byte;
 80013ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	3710      	adds	r7, #16
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	24000008 	.word	0x24000008
 80013fc:	240001d8 	.word	0x240001d8

08001400 <w25qxx_WriteSR>:

uint8_t w25qxx_WriteSR(uint8_t SR,uint8_t data)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b088      	sub	sp, #32
 8001404:	af06      	add	r7, sp, #24
 8001406:	4603      	mov	r3, r0
 8001408:	460a      	mov	r2, r1
 800140a:	71fb      	strb	r3, [r7, #7]
 800140c:	4613      	mov	r3, r2
 800140e:	71bb      	strb	r3, [r7, #6]
	if(w25qxx_Mode == w25qxx_SPIMode)
 8001410:	4b1a      	ldr	r3, [pc, #104]	; (800147c <w25qxx_WriteSR+0x7c>)
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	2b05      	cmp	r3, #5
 8001416:	d112      	bne.n	800143e <w25qxx_WriteSR+0x3e>
		QSPI_Send_CMD(&hqspi,SR,0x00,QSPI_ADDRESS_8_BITS,0,QSPI_INSTRUCTION_1_LINE,QSPI_ADDRESS_NONE, QSPI_DATA_1_LINE, 1);
 8001418:	79f9      	ldrb	r1, [r7, #7]
 800141a:	2301      	movs	r3, #1
 800141c:	9304      	str	r3, [sp, #16]
 800141e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001422:	9303      	str	r3, [sp, #12]
 8001424:	2300      	movs	r3, #0
 8001426:	9302      	str	r3, [sp, #8]
 8001428:	f44f 7380 	mov.w	r3, #256	; 0x100
 800142c:	9301      	str	r3, [sp, #4]
 800142e:	2300      	movs	r3, #0
 8001430:	9300      	str	r3, [sp, #0]
 8001432:	2300      	movs	r3, #0
 8001434:	2200      	movs	r2, #0
 8001436:	4812      	ldr	r0, [pc, #72]	; (8001480 <w25qxx_WriteSR+0x80>)
 8001438:	f000 fa2c 	bl	8001894 <QSPI_Send_CMD>
 800143c:	e011      	b.n	8001462 <w25qxx_WriteSR+0x62>
	else
		QSPI_Send_CMD(&hqspi,SR,0x00,QSPI_ADDRESS_8_BITS,0,QSPI_INSTRUCTION_4_LINES,QSPI_ADDRESS_NONE, QSPI_DATA_4_LINES, 1);
 800143e:	79f9      	ldrb	r1, [r7, #7]
 8001440:	2301      	movs	r3, #1
 8001442:	9304      	str	r3, [sp, #16]
 8001444:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8001448:	9303      	str	r3, [sp, #12]
 800144a:	2300      	movs	r3, #0
 800144c:	9302      	str	r3, [sp, #8]
 800144e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001452:	9301      	str	r3, [sp, #4]
 8001454:	2300      	movs	r3, #0
 8001456:	9300      	str	r3, [sp, #0]
 8001458:	2300      	movs	r3, #0
 800145a:	2200      	movs	r2, #0
 800145c:	4808      	ldr	r0, [pc, #32]	; (8001480 <w25qxx_WriteSR+0x80>)
 800145e:	f000 fa19 	bl	8001894 <QSPI_Send_CMD>

  return HAL_QSPI_Transmit(&hqspi,&data,HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8001462:	1dbb      	adds	r3, r7, #6
 8001464:	f241 3288 	movw	r2, #5000	; 0x1388
 8001468:	4619      	mov	r1, r3
 800146a:	4805      	ldr	r0, [pc, #20]	; (8001480 <w25qxx_WriteSR+0x80>)
 800146c:	f002 fab6 	bl	80039dc <HAL_QSPI_Transmit>
 8001470:	4603      	mov	r3, r0
}
 8001472:	4618      	mov	r0, r3
 8001474:	3708      	adds	r7, #8
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	24000008 	.word	0x24000008
 8001480:	240001d8 	.word	0x240001d8

08001484 <w25qxx_ReadAllStatusReg>:

uint8_t w25qxx_ReadAllStatusReg(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
	
	w25qxx_StatusReg[0] = w25qxx_ReadSR(W25X_ReadStatusReg1);
 8001488:	2005      	movs	r0, #5
 800148a:	f7ff ff77 	bl	800137c <w25qxx_ReadSR>
 800148e:	4603      	mov	r3, r0
 8001490:	461a      	mov	r2, r3
 8001492:	4b09      	ldr	r3, [pc, #36]	; (80014b8 <w25qxx_ReadAllStatusReg+0x34>)
 8001494:	701a      	strb	r2, [r3, #0]
	w25qxx_StatusReg[1] = w25qxx_ReadSR(W25X_ReadStatusReg2);
 8001496:	2035      	movs	r0, #53	; 0x35
 8001498:	f7ff ff70 	bl	800137c <w25qxx_ReadSR>
 800149c:	4603      	mov	r3, r0
 800149e:	461a      	mov	r2, r3
 80014a0:	4b05      	ldr	r3, [pc, #20]	; (80014b8 <w25qxx_ReadAllStatusReg+0x34>)
 80014a2:	705a      	strb	r2, [r3, #1]
	w25qxx_StatusReg[2] = w25qxx_ReadSR(W25X_ReadStatusReg3);
 80014a4:	2015      	movs	r0, #21
 80014a6:	f7ff ff69 	bl	800137c <w25qxx_ReadSR>
 80014aa:	4603      	mov	r3, r0
 80014ac:	461a      	mov	r2, r3
 80014ae:	4b02      	ldr	r3, [pc, #8]	; (80014b8 <w25qxx_ReadAllStatusReg+0x34>)
 80014b0:	709a      	strb	r2, [r3, #2]
	return w25qxx_OK;
 80014b2:	2300      	movs	r3, #0
}
 80014b4:	4618      	mov	r0, r3
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	240002ec 	.word	0x240002ec

080014bc <W25QXX_Wait_Busy>:

//
void W25QXX_Wait_Busy(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
	while((w25qxx_ReadSR(W25X_ReadStatusReg1) & 0x01) == 0x01);
 80014c0:	bf00      	nop
 80014c2:	2005      	movs	r0, #5
 80014c4:	f7ff ff5a 	bl	800137c <w25qxx_ReadSR>
 80014c8:	4603      	mov	r3, r0
 80014ca:	f003 0301 	and.w	r3, r3, #1
 80014ce:	2b01      	cmp	r3, #1
 80014d0:	d0f7      	beq.n	80014c2 <W25QXX_Wait_Busy+0x6>
}
 80014d2:	bf00      	nop
 80014d4:	bf00      	nop
 80014d6:	bd80      	pop	{r7, pc}

080014d8 <w25qxx_SetReadParameters>:

// Only use in QPI mode
uint8_t w25qxx_SetReadParameters(uint8_t DummyClock,uint8_t WrapLenth)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b08a      	sub	sp, #40	; 0x28
 80014dc:	af06      	add	r7, sp, #24
 80014de:	4603      	mov	r3, r0
 80014e0:	460a      	mov	r2, r1
 80014e2:	71fb      	strb	r3, [r7, #7]
 80014e4:	4613      	mov	r3, r2
 80014e6:	71bb      	strb	r3, [r7, #6]
	uint8_t send;
	send = (DummyClock/2 -1)<<4 | ((WrapLenth/8 - 1)&0x03);
 80014e8:	79fb      	ldrb	r3, [r7, #7]
 80014ea:	085b      	lsrs	r3, r3, #1
 80014ec:	b2db      	uxtb	r3, r3
 80014ee:	3b01      	subs	r3, #1
 80014f0:	011b      	lsls	r3, r3, #4
 80014f2:	b25a      	sxtb	r2, r3
 80014f4:	79bb      	ldrb	r3, [r7, #6]
 80014f6:	08db      	lsrs	r3, r3, #3
 80014f8:	b2db      	uxtb	r3, r3
 80014fa:	3b01      	subs	r3, #1
 80014fc:	b2db      	uxtb	r3, r3
 80014fe:	b25b      	sxtb	r3, r3
 8001500:	f003 0303 	and.w	r3, r3, #3
 8001504:	b25b      	sxtb	r3, r3
 8001506:	4313      	orrs	r3, r2
 8001508:	b25b      	sxtb	r3, r3
 800150a:	b2db      	uxtb	r3, r3
 800150c:	73fb      	strb	r3, [r7, #15]
	
	W25qxx_WriteEnable();
 800150e:	f000 f835 	bl	800157c <W25qxx_WriteEnable>
	
	QSPI_Send_CMD(&hqspi,W25X_SetReadParam,0x00,QSPI_ADDRESS_8_BITS,0,QSPI_INSTRUCTION_4_LINES,QSPI_ADDRESS_NONE, QSPI_DATA_4_LINES, 1);
 8001512:	2301      	movs	r3, #1
 8001514:	9304      	str	r3, [sp, #16]
 8001516:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 800151a:	9303      	str	r3, [sp, #12]
 800151c:	2300      	movs	r3, #0
 800151e:	9302      	str	r3, [sp, #8]
 8001520:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001524:	9301      	str	r3, [sp, #4]
 8001526:	2300      	movs	r3, #0
 8001528:	9300      	str	r3, [sp, #0]
 800152a:	2300      	movs	r3, #0
 800152c:	2200      	movs	r2, #0
 800152e:	21c0      	movs	r1, #192	; 0xc0
 8001530:	4807      	ldr	r0, [pc, #28]	; (8001550 <w25qxx_SetReadParameters+0x78>)
 8001532:	f000 f9af 	bl	8001894 <QSPI_Send_CMD>
	
	return HAL_QSPI_Transmit(&hqspi,&send,HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8001536:	f107 030f 	add.w	r3, r7, #15
 800153a:	f241 3288 	movw	r2, #5000	; 0x1388
 800153e:	4619      	mov	r1, r3
 8001540:	4803      	ldr	r0, [pc, #12]	; (8001550 <w25qxx_SetReadParameters+0x78>)
 8001542:	f002 fa4b 	bl	80039dc <HAL_QSPI_Transmit>
 8001546:	4603      	mov	r3, r0
}
 8001548:	4618      	mov	r0, r3
 800154a:	3710      	adds	r7, #16
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	240001d8 	.word	0x240001d8

08001554 <w25qxx_EnterQPI>:

uint8_t w25qxx_EnterQPI(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
	/* Enter QSPI memory in QSPI mode */
  if(QSPI_EnterQPI(&hqspi) != w25qxx_OK)
 8001558:	4807      	ldr	r0, [pc, #28]	; (8001578 <w25qxx_EnterQPI+0x24>)
 800155a:	f000 fa77 	bl	8001a4c <QSPI_EnterQPI>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d001      	beq.n	8001568 <w25qxx_EnterQPI+0x14>
  {
    return w25qxx_ERROR;
 8001564:	2301      	movs	r3, #1
 8001566:	e004      	b.n	8001572 <w25qxx_EnterQPI+0x1e>
  }
	
	return w25qxx_SetReadParameters(8,8);
 8001568:	2108      	movs	r1, #8
 800156a:	2008      	movs	r0, #8
 800156c:	f7ff ffb4 	bl	80014d8 <w25qxx_SetReadParameters>
 8001570:	4603      	mov	r3, r0
}
 8001572:	4618      	mov	r0, r3
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	240001d8 	.word	0x240001d8

0800157c <W25qxx_WriteEnable>:
  }
  return w25qxx_OK;
}

uint8_t W25qxx_WriteEnable(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0
	return QSPI_WriteEnable(&hqspi);
 8001580:	4803      	ldr	r0, [pc, #12]	; (8001590 <W25qxx_WriteEnable+0x14>)
 8001582:	f000 f9bd 	bl	8001900 <QSPI_WriteEnable>
 8001586:	4603      	mov	r3, r0
 8001588:	b2db      	uxtb	r3, r3
}
 800158a:	4618      	mov	r0, r3
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	240001d8 	.word	0x240001d8

08001594 <W25qxx_EraseSector>:
  * @brief  Erase 4KB Sector of the OSPI memory.
	* @param  SectorAddress: Sector address to erase
  * @retval QSPI memory status
  */
uint8_t W25qxx_EraseSector(uint32_t SectorAddress)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b08a      	sub	sp, #40	; 0x28
 8001598:	af06      	add	r7, sp, #24
 800159a:	6078      	str	r0, [r7, #4]
	uint8_t result;
	
	W25qxx_WriteEnable();
 800159c:	f7ff ffee 	bl	800157c <W25qxx_WriteEnable>
	W25QXX_Wait_Busy();
 80015a0:	f7ff ff8c 	bl	80014bc <W25QXX_Wait_Busy>
	
	if(w25qxx_Mode == w25qxx_SPIMode)
 80015a4:	4b1c      	ldr	r3, [pc, #112]	; (8001618 <W25qxx_EraseSector+0x84>)
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	2b05      	cmp	r3, #5
 80015aa:	d115      	bne.n	80015d8 <W25qxx_EraseSector+0x44>
		result = QSPI_Send_CMD(&hqspi,W25X_SectorErase,SectorAddress,QSPI_ADDRESS_24_BITS,0,QSPI_INSTRUCTION_1_LINE,QSPI_ADDRESS_1_LINE,QSPI_DATA_NONE,0);
 80015ac:	2300      	movs	r3, #0
 80015ae:	9304      	str	r3, [sp, #16]
 80015b0:	2300      	movs	r3, #0
 80015b2:	9303      	str	r3, [sp, #12]
 80015b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015b8:	9302      	str	r3, [sp, #8]
 80015ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 80015be:	9301      	str	r3, [sp, #4]
 80015c0:	2300      	movs	r3, #0
 80015c2:	9300      	str	r3, [sp, #0]
 80015c4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015c8:	687a      	ldr	r2, [r7, #4]
 80015ca:	2120      	movs	r1, #32
 80015cc:	4813      	ldr	r0, [pc, #76]	; (800161c <W25qxx_EraseSector+0x88>)
 80015ce:	f000 f961 	bl	8001894 <QSPI_Send_CMD>
 80015d2:	4603      	mov	r3, r0
 80015d4:	73fb      	strb	r3, [r7, #15]
 80015d6:	e014      	b.n	8001602 <W25qxx_EraseSector+0x6e>
  else
		result = QSPI_Send_CMD(&hqspi,W25X_SectorErase,SectorAddress,QSPI_ADDRESS_24_BITS,0,QSPI_INSTRUCTION_4_LINES,QSPI_ADDRESS_4_LINES,QSPI_DATA_NONE,0);
 80015d8:	2300      	movs	r3, #0
 80015da:	9304      	str	r3, [sp, #16]
 80015dc:	2300      	movs	r3, #0
 80015de:	9303      	str	r3, [sp, #12]
 80015e0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80015e4:	9302      	str	r3, [sp, #8]
 80015e6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80015ea:	9301      	str	r3, [sp, #4]
 80015ec:	2300      	movs	r3, #0
 80015ee:	9300      	str	r3, [sp, #0]
 80015f0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015f4:	687a      	ldr	r2, [r7, #4]
 80015f6:	2120      	movs	r1, #32
 80015f8:	4808      	ldr	r0, [pc, #32]	; (800161c <W25qxx_EraseSector+0x88>)
 80015fa:	f000 f94b 	bl	8001894 <QSPI_Send_CMD>
 80015fe:	4603      	mov	r3, r0
 8001600:	73fb      	strb	r3, [r7, #15]
	
	/*  */
	if(result == w25qxx_OK)
 8001602:	7bfb      	ldrb	r3, [r7, #15]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d101      	bne.n	800160c <W25qxx_EraseSector+0x78>
		W25QXX_Wait_Busy();
 8001608:	f7ff ff58 	bl	80014bc <W25QXX_Wait_Busy>

	return result;
 800160c:	7bfb      	ldrb	r3, [r7, #15]
}
 800160e:	4618      	mov	r0, r3
 8001610:	3710      	adds	r7, #16
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	24000008 	.word	0x24000008
 800161c:	240001d8 	.word	0x240001d8

08001620 <W25qxx_PageProgram>:
  * @param  WriteAddr Write start address
  * @param  Size Size of data to write. Range 1 ~ W25qxx page size
  * @retval QSPI memory status
  */
uint8_t W25qxx_PageProgram(uint8_t *pData, uint32_t WriteAddr, uint32_t Size)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b08c      	sub	sp, #48	; 0x30
 8001624:	af06      	add	r7, sp, #24
 8001626:	60f8      	str	r0, [r7, #12]
 8001628:	60b9      	str	r1, [r7, #8]
 800162a:	607a      	str	r2, [r7, #4]
	uint8_t result;
	
	W25qxx_WriteEnable();
 800162c:	f7ff ffa6 	bl	800157c <W25qxx_WriteEnable>
	
	if(w25qxx_Mode == w25qxx_SPIMode)
 8001630:	4b22      	ldr	r3, [pc, #136]	; (80016bc <W25qxx_PageProgram+0x9c>)
 8001632:	781b      	ldrb	r3, [r3, #0]
 8001634:	2b05      	cmp	r3, #5
 8001636:	d116      	bne.n	8001666 <W25qxx_PageProgram+0x46>
		result = QSPI_Send_CMD(&hqspi,W25X_QUAD_INPUT_PAGE_PROG_CMD,WriteAddr,QSPI_ADDRESS_24_BITS,0,QSPI_INSTRUCTION_1_LINE,QSPI_ADDRESS_1_LINE,QSPI_DATA_4_LINES,Size);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	9304      	str	r3, [sp, #16]
 800163c:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8001640:	9303      	str	r3, [sp, #12]
 8001642:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001646:	9302      	str	r3, [sp, #8]
 8001648:	f44f 7380 	mov.w	r3, #256	; 0x100
 800164c:	9301      	str	r3, [sp, #4]
 800164e:	2300      	movs	r3, #0
 8001650:	9300      	str	r3, [sp, #0]
 8001652:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001656:	68ba      	ldr	r2, [r7, #8]
 8001658:	2132      	movs	r1, #50	; 0x32
 800165a:	4819      	ldr	r0, [pc, #100]	; (80016c0 <W25qxx_PageProgram+0xa0>)
 800165c:	f000 f91a 	bl	8001894 <QSPI_Send_CMD>
 8001660:	4603      	mov	r3, r0
 8001662:	75fb      	strb	r3, [r7, #23]
 8001664:	e015      	b.n	8001692 <W25qxx_PageProgram+0x72>
  else
		result = QSPI_Send_CMD(&hqspi,W25X_PageProgram,WriteAddr,QSPI_ADDRESS_24_BITS,0,QSPI_INSTRUCTION_4_LINES,QSPI_ADDRESS_4_LINES,QSPI_DATA_4_LINES,Size);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	9304      	str	r3, [sp, #16]
 800166a:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 800166e:	9303      	str	r3, [sp, #12]
 8001670:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001674:	9302      	str	r3, [sp, #8]
 8001676:	f44f 7340 	mov.w	r3, #768	; 0x300
 800167a:	9301      	str	r3, [sp, #4]
 800167c:	2300      	movs	r3, #0
 800167e:	9300      	str	r3, [sp, #0]
 8001680:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001684:	68ba      	ldr	r2, [r7, #8]
 8001686:	2102      	movs	r1, #2
 8001688:	480d      	ldr	r0, [pc, #52]	; (80016c0 <W25qxx_PageProgram+0xa0>)
 800168a:	f000 f903 	bl	8001894 <QSPI_Send_CMD>
 800168e:	4603      	mov	r3, r0
 8001690:	75fb      	strb	r3, [r7, #23]
	
	if(result == w25qxx_OK)
 8001692:	7dfb      	ldrb	r3, [r7, #23]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d107      	bne.n	80016a8 <W25qxx_PageProgram+0x88>
		result = HAL_QSPI_Transmit(&hqspi,pData,HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8001698:	f241 3288 	movw	r2, #5000	; 0x1388
 800169c:	68f9      	ldr	r1, [r7, #12]
 800169e:	4808      	ldr	r0, [pc, #32]	; (80016c0 <W25qxx_PageProgram+0xa0>)
 80016a0:	f002 f99c 	bl	80039dc <HAL_QSPI_Transmit>
 80016a4:	4603      	mov	r3, r0
 80016a6:	75fb      	strb	r3, [r7, #23]
	
	/*  */
	if(result == w25qxx_OK)
 80016a8:	7dfb      	ldrb	r3, [r7, #23]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d101      	bne.n	80016b2 <W25qxx_PageProgram+0x92>
		W25QXX_Wait_Busy();
 80016ae:	f7ff ff05 	bl	80014bc <W25QXX_Wait_Busy>
	
  return result;
 80016b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	3718      	adds	r7, #24
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	24000008 	.word	0x24000008
 80016c0:	240001d8 	.word	0x240001d8

080016c4 <W25qxx_Read>:
//
//pBuffer:
//ReadAddr:(32bit)
//NumByteToRead:(65535)
uint8_t W25qxx_Read(uint8_t *pData, uint32_t ReadAddr, uint32_t Size)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b094      	sub	sp, #80	; 0x50
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	60f8      	str	r0, [r7, #12]
 80016cc:	60b9      	str	r1, [r7, #8]
 80016ce:	607a      	str	r2, [r7, #4]
	
	QSPI_CommandTypeDef      s_command;

	/* Configure the command for the read instruction */
	
	if(w25qxx_Mode == w25qxx_QPIMode)
 80016d0:	4b25      	ldr	r3, [pc, #148]	; (8001768 <W25qxx_Read+0xa4>)
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	2b04      	cmp	r3, #4
 80016d6:	d107      	bne.n	80016e8 <W25qxx_Read+0x24>
	{
		s_command.Instruction     = W25X_QUAD_INOUT_FAST_READ_CMD;
 80016d8:	23eb      	movs	r3, #235	; 0xeb
 80016da:	617b      	str	r3, [r7, #20]
		s_command.InstructionMode = QSPI_INSTRUCTION_4_LINES;
 80016dc:	f44f 7340 	mov.w	r3, #768	; 0x300
 80016e0:	62fb      	str	r3, [r7, #44]	; 0x2c
	  s_command.DummyCycles     = W25X_DUMMY_CYCLES_READ_QUAD;
 80016e2:	2306      	movs	r3, #6
 80016e4:	62bb      	str	r3, [r7, #40]	; 0x28
 80016e6:	e006      	b.n	80016f6 <W25qxx_Read+0x32>
	}
	else 
	{
		s_command.Instruction     = W25X_QUAD_INOUT_FAST_READ_CMD;
 80016e8:	23eb      	movs	r3, #235	; 0xeb
 80016ea:	617b      	str	r3, [r7, #20]
		s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 80016ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 80016f0:	62fb      	str	r3, [r7, #44]	; 0x2c
		s_command.DummyCycles     = W25X_DUMMY_CYCLES_READ_QUAD-2;
 80016f2:	2304      	movs	r3, #4
 80016f4:	62bb      	str	r3, [r7, #40]	; 0x28
  }
	
	s_command.Address           = ReadAddr;
 80016f6:	68bb      	ldr	r3, [r7, #8]
 80016f8:	61bb      	str	r3, [r7, #24]
	s_command.AddressMode       = QSPI_ADDRESS_4_LINES;
 80016fa:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80016fe:	633b      	str	r3, [r7, #48]	; 0x30
	s_command.AddressSize       = QSPI_ADDRESS_24_BITS;
 8001700:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001704:	623b      	str	r3, [r7, #32]

	s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_4_LINES;
 8001706:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800170a:	637b      	str	r3, [r7, #52]	; 0x34
	s_command.AlternateBytes    = 0xFF;
 800170c:	23ff      	movs	r3, #255	; 0xff
 800170e:	61fb      	str	r3, [r7, #28]
	s_command.AlternateBytesSize = QSPI_ALTERNATE_BYTES_8_BITS;
 8001710:	2300      	movs	r3, #0
 8001712:	627b      	str	r3, [r7, #36]	; 0x24

	s_command.DataMode          = QSPI_DATA_4_LINES;	
 8001714:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8001718:	63bb      	str	r3, [r7, #56]	; 0x38
	s_command.NbData            = Size;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	63fb      	str	r3, [r7, #60]	; 0x3c
		
	s_command.DdrMode         = QSPI_DDR_MODE_DISABLE;
 800171e:	2300      	movs	r3, #0
 8001720:	643b      	str	r3, [r7, #64]	; 0x40

	s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001722:	2300      	movs	r3, #0
 8001724:	647b      	str	r3, [r7, #68]	; 0x44
	s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001726:	2300      	movs	r3, #0
 8001728:	64bb      	str	r3, [r7, #72]	; 0x48
	
	result = HAL_QSPI_Command(&hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 800172a:	f107 0314 	add.w	r3, r7, #20
 800172e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001732:	4619      	mov	r1, r3
 8001734:	480d      	ldr	r0, [pc, #52]	; (800176c <W25qxx_Read+0xa8>)
 8001736:	f002 f8f3 	bl	8003920 <HAL_QSPI_Command>
 800173a:	4603      	mov	r3, r0
 800173c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	
	if(result == w25qxx_OK)
 8001740:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001744:	2b00      	cmp	r3, #0
 8001746:	d108      	bne.n	800175a <W25qxx_Read+0x96>
		result = HAL_QSPI_Receive(&hqspi,pData,HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8001748:	f241 3288 	movw	r2, #5000	; 0x1388
 800174c:	68f9      	ldr	r1, [r7, #12]
 800174e:	4807      	ldr	r0, [pc, #28]	; (800176c <W25qxx_Read+0xa8>)
 8001750:	f002 f9d6 	bl	8003b00 <HAL_QSPI_Receive>
 8001754:	4603      	mov	r3, r0
 8001756:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	
	return result;
 800175a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 800175e:	4618      	mov	r0, r3
 8001760:	3750      	adds	r7, #80	; 0x50
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	24000008 	.word	0x24000008
 800176c:	240001d8 	.word	0x240001d8

08001770 <W25qxx_WriteNoCheck>:
//pBuffer:
//WriteAddr:(32bit)
//NumByteToWrite:(65535)
//CHECK OK
void W25qxx_WriteNoCheck(uint8_t *pBuffer,uint32_t WriteAddr,uint32_t NumByteToWrite)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b086      	sub	sp, #24
 8001774:	af00      	add	r7, sp, #0
 8001776:	60f8      	str	r0, [r7, #12]
 8001778:	60b9      	str	r1, [r7, #8]
 800177a:	607a      	str	r2, [r7, #4]
	uint16_t pageremain;	   
	pageremain = 256 - WriteAddr % 256; //
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	b29b      	uxth	r3, r3
 8001780:	b2db      	uxtb	r3, r3
 8001782:	b29b      	uxth	r3, r3
 8001784:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8001788:	82fb      	strh	r3, [r7, #22]
	if (NumByteToWrite <= pageremain)
 800178a:	8afb      	ldrh	r3, [r7, #22]
 800178c:	687a      	ldr	r2, [r7, #4]
 800178e:	429a      	cmp	r2, r3
 8001790:	d801      	bhi.n	8001796 <W25qxx_WriteNoCheck+0x26>
	{
		pageremain = NumByteToWrite; //256
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	82fb      	strh	r3, [r7, #22]
	}
	while(1)
	{
		W25qxx_PageProgram(pBuffer, WriteAddr, pageremain);
 8001796:	8afb      	ldrh	r3, [r7, #22]
 8001798:	461a      	mov	r2, r3
 800179a:	68b9      	ldr	r1, [r7, #8]
 800179c:	68f8      	ldr	r0, [r7, #12]
 800179e:	f7ff ff3f 	bl	8001620 <W25qxx_PageProgram>
		if (NumByteToWrite == pageremain)
 80017a2:	8afb      	ldrh	r3, [r7, #22]
 80017a4:	687a      	ldr	r2, [r7, #4]
 80017a6:	429a      	cmp	r2, r3
 80017a8:	d016      	beq.n	80017d8 <W25qxx_WriteNoCheck+0x68>
		{
			break; //
		}
	 	else //NumByteToWrite>pageremain
		{
			pBuffer += pageremain;
 80017aa:	8afb      	ldrh	r3, [r7, #22]
 80017ac:	68fa      	ldr	r2, [r7, #12]
 80017ae:	4413      	add	r3, r2
 80017b0:	60fb      	str	r3, [r7, #12]
			WriteAddr += pageremain;
 80017b2:	8afb      	ldrh	r3, [r7, #22]
 80017b4:	68ba      	ldr	r2, [r7, #8]
 80017b6:	4413      	add	r3, r2
 80017b8:	60bb      	str	r3, [r7, #8]

			NumByteToWrite -= pageremain; //
 80017ba:	8afb      	ldrh	r3, [r7, #22]
 80017bc:	687a      	ldr	r2, [r7, #4]
 80017be:	1ad3      	subs	r3, r2, r3
 80017c0:	607b      	str	r3, [r7, #4]
			if (NumByteToWrite > 256)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80017c8:	d903      	bls.n	80017d2 <W25qxx_WriteNoCheck+0x62>
				pageremain = 256; //256
 80017ca:	f44f 7380 	mov.w	r3, #256	; 0x100
 80017ce:	82fb      	strh	r3, [r7, #22]
 80017d0:	e7e1      	b.n	8001796 <W25qxx_WriteNoCheck+0x26>
			else
				pageremain = NumByteToWrite; //256
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	82fb      	strh	r3, [r7, #22]
		W25qxx_PageProgram(pBuffer, WriteAddr, pageremain);
 80017d6:	e7de      	b.n	8001796 <W25qxx_WriteNoCheck+0x26>
			break; //
 80017d8:	bf00      	nop
		}
	}
}
 80017da:	bf00      	nop
 80017dc:	3718      	adds	r7, #24
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}

080017e2 <QSPI_ResetDevice>:
  * @brief  This function reset the QSPI memory.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint32_t QSPI_ResetDevice(QSPI_HandleTypeDef *hqspi)
{
 80017e2:	b580      	push	{r7, lr}
 80017e4:	b090      	sub	sp, #64	; 0x40
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef s_command;

  /* Initialize the reset enable command */
  s_command.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80017ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80017ee:	623b      	str	r3, [r7, #32]
  s_command.Instruction       = W25X_EnableReset;
 80017f0:	2366      	movs	r3, #102	; 0x66
 80017f2:	60bb      	str	r3, [r7, #8]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 80017f4:	2300      	movs	r3, #0
 80017f6:	627b      	str	r3, [r7, #36]	; 0x24
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80017f8:	2300      	movs	r3, #0
 80017fa:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.DataMode          = QSPI_DATA_NONE;
 80017fc:	2300      	movs	r3, #0
 80017fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.DummyCycles       = 0;
 8001800:	2300      	movs	r3, #0
 8001802:	61fb      	str	r3, [r7, #28]
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001804:	2300      	movs	r3, #0
 8001806:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001808:	2300      	movs	r3, #0
 800180a:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 800180c:	2300      	movs	r3, #0
 800180e:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Send the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001810:	f107 0308 	add.w	r3, r7, #8
 8001814:	f241 3288 	movw	r2, #5000	; 0x1388
 8001818:	4619      	mov	r1, r3
 800181a:	6878      	ldr	r0, [r7, #4]
 800181c:	f002 f880 	bl	8003920 <HAL_QSPI_Command>
 8001820:	4603      	mov	r3, r0
 8001822:	2b00      	cmp	r3, #0
 8001824:	d001      	beq.n	800182a <QSPI_ResetDevice+0x48>
  {
    return w25qxx_ERROR;
 8001826:	2301      	movs	r3, #1
 8001828:	e030      	b.n	800188c <QSPI_ResetDevice+0xaa>
  }

  /* Send the reset device command */
  s_command.Instruction = W25X_ResetDevice;
 800182a:	2399      	movs	r3, #153	; 0x99
 800182c:	60bb      	str	r3, [r7, #8]
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800182e:	f107 0308 	add.w	r3, r7, #8
 8001832:	f241 3288 	movw	r2, #5000	; 0x1388
 8001836:	4619      	mov	r1, r3
 8001838:	6878      	ldr	r0, [r7, #4]
 800183a:	f002 f871 	bl	8003920 <HAL_QSPI_Command>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d001      	beq.n	8001848 <QSPI_ResetDevice+0x66>
  {
    return w25qxx_ERROR;
 8001844:	2301      	movs	r3, #1
 8001846:	e021      	b.n	800188c <QSPI_ResetDevice+0xaa>
  }

  s_command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 8001848:	f44f 7340 	mov.w	r3, #768	; 0x300
 800184c:	623b      	str	r3, [r7, #32]
  s_command.Instruction       = W25X_EnableReset;
 800184e:	2366      	movs	r3, #102	; 0x66
 8001850:	60bb      	str	r3, [r7, #8]
  /* Send the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001852:	f107 0308 	add.w	r3, r7, #8
 8001856:	f241 3288 	movw	r2, #5000	; 0x1388
 800185a:	4619      	mov	r1, r3
 800185c:	6878      	ldr	r0, [r7, #4]
 800185e:	f002 f85f 	bl	8003920 <HAL_QSPI_Command>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <QSPI_ResetDevice+0x8a>
  {
    return w25qxx_ERROR;
 8001868:	2301      	movs	r3, #1
 800186a:	e00f      	b.n	800188c <QSPI_ResetDevice+0xaa>
  }

  /* Send the reset memory command */
  s_command.Instruction = W25X_ResetDevice;
 800186c:	2399      	movs	r3, #153	; 0x99
 800186e:	60bb      	str	r3, [r7, #8]
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001870:	f107 0308 	add.w	r3, r7, #8
 8001874:	f241 3288 	movw	r2, #5000	; 0x1388
 8001878:	4619      	mov	r1, r3
 800187a:	6878      	ldr	r0, [r7, #4]
 800187c:	f002 f850 	bl	8003920 <HAL_QSPI_Command>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d001      	beq.n	800188a <QSPI_ResetDevice+0xa8>
  {
    return w25qxx_ERROR;
 8001886:	2301      	movs	r3, #1
 8001888:	e000      	b.n	800188c <QSPI_ResetDevice+0xaa>
  }
	
  return w25qxx_OK;
 800188a:	2300      	movs	r3, #0
}
 800188c:	4618      	mov	r0, r3
 800188e:	3740      	adds	r7, #64	; 0x40
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}

08001894 <QSPI_Send_CMD>:
 * @return  uint8_t			w25qxx_OK:
 *                      w25qxx_ERROR:
 */
static uint8_t QSPI_Send_CMD(QSPI_HandleTypeDef *hqspi,uint32_t instruction, uint32_t address,uint32_t addressSize,uint32_t dummyCycles, 
                    uint32_t instructionMode,uint32_t addressMode, uint32_t dataMode, uint32_t dataSize)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b092      	sub	sp, #72	; 0x48
 8001898:	af00      	add	r7, sp, #0
 800189a:	60f8      	str	r0, [r7, #12]
 800189c:	60b9      	str	r1, [r7, #8]
 800189e:	607a      	str	r2, [r7, #4]
 80018a0:	603b      	str	r3, [r7, #0]
    QSPI_CommandTypeDef Cmdhandler;

    Cmdhandler.Instruction        = instruction;   
 80018a2:	68bb      	ldr	r3, [r7, #8]
 80018a4:	613b      	str	r3, [r7, #16]
	  Cmdhandler.InstructionMode    = instructionMode;  
 80018a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80018a8:	62bb      	str	r3, [r7, #40]	; 0x28
	
    Cmdhandler.Address            = address;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	617b      	str	r3, [r7, #20]
    Cmdhandler.AddressSize        = addressSize;
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	61fb      	str	r3, [r7, #28]
	  Cmdhandler.AddressMode        = addressMode;
 80018b2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80018b4:	62fb      	str	r3, [r7, #44]	; 0x2c
	  
	  Cmdhandler.AlternateBytes     = 0x00;
 80018b6:	2300      	movs	r3, #0
 80018b8:	61bb      	str	r3, [r7, #24]
    Cmdhandler.AlternateBytesSize = QSPI_ALTERNATE_BYTES_8_BITS;
 80018ba:	2300      	movs	r3, #0
 80018bc:	623b      	str	r3, [r7, #32]
	  Cmdhandler.AlternateByteMode  = QSPI_ALTERNATE_BYTES_NONE;                              
 80018be:	2300      	movs	r3, #0
 80018c0:	633b      	str	r3, [r7, #48]	; 0x30
    Cmdhandler.DummyCycles        = dummyCycles;                   
 80018c2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80018c4:	627b      	str	r3, [r7, #36]	; 0x24
       					      				
    Cmdhandler.DataMode           = dataMode;
 80018c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80018c8:	637b      	str	r3, [r7, #52]	; 0x34
    Cmdhandler.NbData             = dataSize; 
 80018ca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80018cc:	63bb      	str	r3, [r7, #56]	; 0x38
	
    Cmdhandler.DdrMode            = QSPI_DDR_MODE_DISABLE;           	
 80018ce:	2300      	movs	r3, #0
 80018d0:	63fb      	str	r3, [r7, #60]	; 0x3c
    Cmdhandler.DdrHoldHalfCycle   = QSPI_DDR_HHC_ANALOG_DELAY;
 80018d2:	2300      	movs	r3, #0
 80018d4:	643b      	str	r3, [r7, #64]	; 0x40
    Cmdhandler.SIOOMode           = QSPI_SIOO_INST_EVERY_CMD;
 80018d6:	2300      	movs	r3, #0
 80018d8:	647b      	str	r3, [r7, #68]	; 0x44

    if(HAL_QSPI_Command(hqspi, &Cmdhandler, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80018da:	f107 0310 	add.w	r3, r7, #16
 80018de:	f241 3288 	movw	r2, #5000	; 0x1388
 80018e2:	4619      	mov	r1, r3
 80018e4:	68f8      	ldr	r0, [r7, #12]
 80018e6:	f002 f81b 	bl	8003920 <HAL_QSPI_Command>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d001      	beq.n	80018f4 <QSPI_Send_CMD+0x60>
      return w25qxx_ERROR;
 80018f0:	2301      	movs	r3, #1
 80018f2:	e000      	b.n	80018f6 <QSPI_Send_CMD+0x62>

    return w25qxx_OK;
 80018f4:	2300      	movs	r3, #0
}
 80018f6:	4618      	mov	r0, r3
 80018f8:	3748      	adds	r7, #72	; 0x48
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
	...

08001900 <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint32_t QSPI_WriteEnable(QSPI_HandleTypeDef *hqspi)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b096      	sub	sp, #88	; 0x58
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef     s_command;
  QSPI_AutoPollingTypeDef s_config;

  /* Enable write operations */
	if(w25qxx_Mode == w25qxx_QPIMode)
 8001908:	4b2a      	ldr	r3, [pc, #168]	; (80019b4 <QSPI_WriteEnable+0xb4>)
 800190a:	781b      	ldrb	r3, [r3, #0]
 800190c:	2b04      	cmp	r3, #4
 800190e:	d103      	bne.n	8001918 <QSPI_WriteEnable+0x18>
		s_command.InstructionMode = QSPI_INSTRUCTION_4_LINES;
 8001910:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001914:	63bb      	str	r3, [r7, #56]	; 0x38
 8001916:	e002      	b.n	800191e <QSPI_WriteEnable+0x1e>
	else 
		s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8001918:	f44f 7380 	mov.w	r3, #256	; 0x100
 800191c:	63bb      	str	r3, [r7, #56]	; 0x38

  s_command.Instruction       = W25X_WriteEnable;
 800191e:	2306      	movs	r3, #6
 8001920:	623b      	str	r3, [r7, #32]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 8001922:	2300      	movs	r3, #0
 8001924:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001926:	2300      	movs	r3, #0
 8001928:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.DataMode          = QSPI_DATA_NONE;
 800192a:	2300      	movs	r3, #0
 800192c:	647b      	str	r3, [r7, #68]	; 0x44
  s_command.DummyCycles       = 0;
 800192e:	2300      	movs	r3, #0
 8001930:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001932:	2300      	movs	r3, #0
 8001934:	64fb      	str	r3, [r7, #76]	; 0x4c
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001936:	2300      	movs	r3, #0
 8001938:	653b      	str	r3, [r7, #80]	; 0x50
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 800193a:	2300      	movs	r3, #0
 800193c:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800193e:	f107 0320 	add.w	r3, r7, #32
 8001942:	f241 3288 	movw	r2, #5000	; 0x1388
 8001946:	4619      	mov	r1, r3
 8001948:	6878      	ldr	r0, [r7, #4]
 800194a:	f001 ffe9 	bl	8003920 <HAL_QSPI_Command>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d001      	beq.n	8001958 <QSPI_WriteEnable+0x58>
  {
    return w25qxx_ERROR;
 8001954:	2301      	movs	r3, #1
 8001956:	e028      	b.n	80019aa <QSPI_WriteEnable+0xaa>
  }

  /* Configure automatic polling mode to wait for write enabling */
  s_config.Match           = W25X_SR_WREN;
 8001958:	2302      	movs	r3, #2
 800195a:	60bb      	str	r3, [r7, #8]
  s_config.Mask            = W25X_SR_WREN;
 800195c:	2302      	movs	r3, #2
 800195e:	60fb      	str	r3, [r7, #12]
  s_config.MatchMode       = QSPI_MATCH_MODE_AND;
 8001960:	2300      	movs	r3, #0
 8001962:	61bb      	str	r3, [r7, #24]
  s_config.StatusBytesSize = 1;
 8001964:	2301      	movs	r3, #1
 8001966:	617b      	str	r3, [r7, #20]
  s_config.Interval        = 0x10;
 8001968:	2310      	movs	r3, #16
 800196a:	613b      	str	r3, [r7, #16]
  s_config.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 800196c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001970:	61fb      	str	r3, [r7, #28]

  s_command.Instruction    = W25X_ReadStatusReg1;
 8001972:	2305      	movs	r3, #5
 8001974:	623b      	str	r3, [r7, #32]
	
	if(w25qxx_Mode == w25qxx_QPIMode)
 8001976:	4b0f      	ldr	r3, [pc, #60]	; (80019b4 <QSPI_WriteEnable+0xb4>)
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	2b04      	cmp	r3, #4
 800197c:	d103      	bne.n	8001986 <QSPI_WriteEnable+0x86>
		s_command.DataMode     = QSPI_DATA_4_LINES;
 800197e:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8001982:	647b      	str	r3, [r7, #68]	; 0x44
 8001984:	e002      	b.n	800198c <QSPI_WriteEnable+0x8c>
  else 
		s_command.DataMode     = QSPI_DATA_1_LINE;
 8001986:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800198a:	647b      	str	r3, [r7, #68]	; 0x44
	
  if (HAL_QSPI_AutoPolling(hqspi, &s_command, &s_config, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800198c:	f107 0208 	add.w	r2, r7, #8
 8001990:	f107 0120 	add.w	r1, r7, #32
 8001994:	f241 3388 	movw	r3, #5000	; 0x1388
 8001998:	6878      	ldr	r0, [r7, #4]
 800199a:	f002 f94e 	bl	8003c3a <HAL_QSPI_AutoPolling>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <QSPI_WriteEnable+0xa8>
  {
    return w25qxx_ERROR;
 80019a4:	2301      	movs	r3, #1
 80019a6:	e000      	b.n	80019aa <QSPI_WriteEnable+0xaa>
  }

  return w25qxx_OK;
 80019a8:	2300      	movs	r3, #0
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	3758      	adds	r7, #88	; 0x58
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	24000008 	.word	0x24000008

080019b8 <QSPI_AutoPollingMemReady>:
  * @param  hqspi: QSPI handle
  * @param  Timeout
  * @retval None
  */
static uint32_t QSPI_AutoPollingMemReady(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b096      	sub	sp, #88	; 0x58
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
 80019c0:	6039      	str	r1, [r7, #0]
  QSPI_CommandTypeDef     s_command;
  QSPI_AutoPollingTypeDef s_config;

  /* Configure automatic polling mode to wait for memory ready */
	
	if(w25qxx_Mode == w25qxx_SPIMode)
 80019c2:	4b21      	ldr	r3, [pc, #132]	; (8001a48 <QSPI_AutoPollingMemReady+0x90>)
 80019c4:	781b      	ldrb	r3, [r3, #0]
 80019c6:	2b05      	cmp	r3, #5
 80019c8:	d103      	bne.n	80019d2 <QSPI_AutoPollingMemReady+0x1a>
		s_command.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80019ca:	f44f 7380 	mov.w	r3, #256	; 0x100
 80019ce:	63bb      	str	r3, [r7, #56]	; 0x38
 80019d0:	e002      	b.n	80019d8 <QSPI_AutoPollingMemReady+0x20>
	else
		s_command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 80019d2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80019d6:	63bb      	str	r3, [r7, #56]	; 0x38
	
  s_command.Instruction       = W25X_ReadStatusReg1;
 80019d8:	2305      	movs	r3, #5
 80019da:	623b      	str	r3, [r7, #32]
	
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 80019dc:	2300      	movs	r3, #0
 80019de:	63fb      	str	r3, [r7, #60]	; 0x3c
	s_command.Address           = 0x00;
 80019e0:	2300      	movs	r3, #0
 80019e2:	627b      	str	r3, [r7, #36]	; 0x24
	s_command.AddressSize       = QSPI_ADDRESS_8_BITS;
 80019e4:	2300      	movs	r3, #0
 80019e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80019e8:	2300      	movs	r3, #0
 80019ea:	643b      	str	r3, [r7, #64]	; 0x40
	
	if(w25qxx_Mode == w25qxx_SPIMode)
 80019ec:	4b16      	ldr	r3, [pc, #88]	; (8001a48 <QSPI_AutoPollingMemReady+0x90>)
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	2b05      	cmp	r3, #5
 80019f2:	d103      	bne.n	80019fc <QSPI_AutoPollingMemReady+0x44>
		s_command.DataMode        = QSPI_DATA_1_LINE;
 80019f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80019f8:	647b      	str	r3, [r7, #68]	; 0x44
 80019fa:	e002      	b.n	8001a02 <QSPI_AutoPollingMemReady+0x4a>
  else
		s_command.DataMode        = QSPI_DATA_4_LINES;
 80019fc:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8001a00:	647b      	str	r3, [r7, #68]	; 0x44
  s_command.DummyCycles       = 0;
 8001a02:	2300      	movs	r3, #0
 8001a04:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001a06:	2300      	movs	r3, #0
 8001a08:	64fb      	str	r3, [r7, #76]	; 0x4c
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	653b      	str	r3, [r7, #80]	; 0x50
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	657b      	str	r3, [r7, #84]	; 0x54

  s_config.Match           = 0;
 8001a12:	2300      	movs	r3, #0
 8001a14:	60bb      	str	r3, [r7, #8]
	s_config.Mask            = W25X_SR_WIP;
 8001a16:	2301      	movs	r3, #1
 8001a18:	60fb      	str	r3, [r7, #12]
  s_config.MatchMode       = QSPI_MATCH_MODE_AND;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	61bb      	str	r3, [r7, #24]
  s_config.Interval        = 0x10;
 8001a1e:	2310      	movs	r3, #16
 8001a20:	613b      	str	r3, [r7, #16]
  s_config.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8001a22:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001a26:	61fb      	str	r3, [r7, #28]
  s_config.StatusBytesSize = 1;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	617b      	str	r3, [r7, #20]
  
  return HAL_QSPI_AutoPolling(hqspi, &s_command, &s_config, Timeout);
 8001a2c:	f107 0208 	add.w	r2, r7, #8
 8001a30:	f107 0120 	add.w	r1, r7, #32
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	6878      	ldr	r0, [r7, #4]
 8001a38:	f002 f8ff 	bl	8003c3a <HAL_QSPI_AutoPolling>
 8001a3c:	4603      	mov	r3, r0

}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	3758      	adds	r7, #88	; 0x58
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	24000008 	.word	0x24000008

08001a4c <QSPI_EnterQPI>:
  * @brief  This function enter the QSPI memory in QPI mode
  * @param  hqspi QSPI handle 
  * @retval QSPI status
  */
static uint8_t QSPI_EnterQPI(QSPI_HandleTypeDef *hqspi)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b08a      	sub	sp, #40	; 0x28
 8001a50:	af06      	add	r7, sp, #24
 8001a52:	6078      	str	r0, [r7, #4]
	uint8_t stareg2;
	stareg2 = w25qxx_ReadSR(W25X_ReadStatusReg2);
 8001a54:	2035      	movs	r0, #53	; 0x35
 8001a56:	f7ff fc91 	bl	800137c <w25qxx_ReadSR>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	73fb      	strb	r3, [r7, #15]
	if((stareg2 & 0X02) == 0) //QE
 8001a5e:	7bfb      	ldrb	r3, [r7, #15]
 8001a60:	f003 0302 	and.w	r3, r3, #2
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d10a      	bne.n	8001a7e <QSPI_EnterQPI+0x32>
	{
		W25qxx_WriteEnable();
 8001a68:	f7ff fd88 	bl	800157c <W25qxx_WriteEnable>
		stareg2 |= 1<<1; //QE
 8001a6c:	7bfb      	ldrb	r3, [r7, #15]
 8001a6e:	f043 0302 	orr.w	r3, r3, #2
 8001a72:	73fb      	strb	r3, [r7, #15]
		w25qxx_WriteSR(W25X_WriteStatusReg2,stareg2);
 8001a74:	7bfb      	ldrb	r3, [r7, #15]
 8001a76:	4619      	mov	r1, r3
 8001a78:	2031      	movs	r0, #49	; 0x31
 8001a7a:	f7ff fcc1 	bl	8001400 <w25qxx_WriteSR>
	}
	QSPI_Send_CMD(hqspi,W25X_EnterQSPIMode,0x00,QSPI_ADDRESS_8_BITS,0,QSPI_INSTRUCTION_1_LINE,QSPI_ADDRESS_NONE,QSPI_DATA_NONE,0);
 8001a7e:	2300      	movs	r3, #0
 8001a80:	9304      	str	r3, [sp, #16]
 8001a82:	2300      	movs	r3, #0
 8001a84:	9303      	str	r3, [sp, #12]
 8001a86:	2300      	movs	r3, #0
 8001a88:	9302      	str	r3, [sp, #8]
 8001a8a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a8e:	9301      	str	r3, [sp, #4]
 8001a90:	2300      	movs	r3, #0
 8001a92:	9300      	str	r3, [sp, #0]
 8001a94:	2300      	movs	r3, #0
 8001a96:	2200      	movs	r2, #0
 8001a98:	2138      	movs	r1, #56	; 0x38
 8001a9a:	6878      	ldr	r0, [r7, #4]
 8001a9c:	f7ff fefa 	bl	8001894 <QSPI_Send_CMD>
  
	/* Configure automatic polling mode to wait the memory is ready */
  if (QSPI_AutoPollingMemReady(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != w25qxx_OK)
 8001aa0:	f241 3188 	movw	r1, #5000	; 0x1388
 8001aa4:	6878      	ldr	r0, [r7, #4]
 8001aa6:	f7ff ff87 	bl	80019b8 <QSPI_AutoPollingMemReady>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d001      	beq.n	8001ab4 <QSPI_EnterQPI+0x68>
  {
    return w25qxx_ERROR;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	e003      	b.n	8001abc <QSPI_EnterQPI+0x70>
  }
	
  w25qxx_Mode = w25qxx_QPIMode;
 8001ab4:	4b03      	ldr	r3, [pc, #12]	; (8001ac4 <QSPI_EnterQPI+0x78>)
 8001ab6:	2204      	movs	r2, #4
 8001ab8:	701a      	strb	r2, [r3, #0]
	
  return w25qxx_OK;
 8001aba:	2300      	movs	r3, #0
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	3710      	adds	r7, #16
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	24000008 	.word	0x24000008

08001ac8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001ac8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b00 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001acc:	f7ff f938 	bl	8000d40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ad0:	480c      	ldr	r0, [pc, #48]	; (8001b04 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001ad2:	490d      	ldr	r1, [pc, #52]	; (8001b08 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ad4:	4a0d      	ldr	r2, [pc, #52]	; (8001b0c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001ad6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ad8:	e002      	b.n	8001ae0 <LoopCopyDataInit>

08001ada <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ada:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001adc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ade:	3304      	adds	r3, #4

08001ae0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ae0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ae2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ae4:	d3f9      	bcc.n	8001ada <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ae6:	4a0a      	ldr	r2, [pc, #40]	; (8001b10 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ae8:	4c0a      	ldr	r4, [pc, #40]	; (8001b14 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001aea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001aec:	e001      	b.n	8001af2 <LoopFillZerobss>

08001aee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001aee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001af0:	3204      	adds	r2, #4

08001af2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001af2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001af4:	d3fb      	bcc.n	8001aee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001af6:	f00a ffbf 	bl	800ca78 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001afa:	f7fe fd91 	bl	8000620 <main>
  bx  lr
 8001afe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001b00:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001b04:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001b08:	240001bc 	.word	0x240001bc
  ldr r2, =_sidata
 8001b0c:	0800cdf0 	.word	0x0800cdf0
  ldr r2, =_sbss
 8001b10:	240001bc 	.word	0x240001bc
  ldr r4, =_ebss
 8001b14:	24001d84 	.word	0x24001d84

08001b18 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b18:	e7fe      	b.n	8001b18 <ADC3_IRQHandler>
	...

08001b1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b082      	sub	sp, #8
 8001b20:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b22:	2003      	movs	r0, #3
 8001b24:	f000 f98c 	bl	8001e40 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001b28:	f003 f88e 	bl	8004c48 <HAL_RCC_GetSysClockFreq>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	4b15      	ldr	r3, [pc, #84]	; (8001b84 <HAL_Init+0x68>)
 8001b30:	699b      	ldr	r3, [r3, #24]
 8001b32:	0a1b      	lsrs	r3, r3, #8
 8001b34:	f003 030f 	and.w	r3, r3, #15
 8001b38:	4913      	ldr	r1, [pc, #76]	; (8001b88 <HAL_Init+0x6c>)
 8001b3a:	5ccb      	ldrb	r3, [r1, r3]
 8001b3c:	f003 031f 	and.w	r3, r3, #31
 8001b40:	fa22 f303 	lsr.w	r3, r2, r3
 8001b44:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001b46:	4b0f      	ldr	r3, [pc, #60]	; (8001b84 <HAL_Init+0x68>)
 8001b48:	699b      	ldr	r3, [r3, #24]
 8001b4a:	f003 030f 	and.w	r3, r3, #15
 8001b4e:	4a0e      	ldr	r2, [pc, #56]	; (8001b88 <HAL_Init+0x6c>)
 8001b50:	5cd3      	ldrb	r3, [r2, r3]
 8001b52:	f003 031f 	and.w	r3, r3, #31
 8001b56:	687a      	ldr	r2, [r7, #4]
 8001b58:	fa22 f303 	lsr.w	r3, r2, r3
 8001b5c:	4a0b      	ldr	r2, [pc, #44]	; (8001b8c <HAL_Init+0x70>)
 8001b5e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001b60:	4a0b      	ldr	r2, [pc, #44]	; (8001b90 <HAL_Init+0x74>)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b66:	2000      	movs	r0, #0
 8001b68:	f000 f814 	bl	8001b94 <HAL_InitTick>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d001      	beq.n	8001b76 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001b72:	2301      	movs	r3, #1
 8001b74:	e002      	b.n	8001b7c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001b76:	f7ff f895 	bl	8000ca4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b7a:	2300      	movs	r3, #0
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	3708      	adds	r7, #8
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	58024400 	.word	0x58024400
 8001b88:	0800cb1c 	.word	0x0800cb1c
 8001b8c:	24000004 	.word	0x24000004
 8001b90:	24000000 	.word	0x24000000

08001b94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b082      	sub	sp, #8
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001b9c:	4b15      	ldr	r3, [pc, #84]	; (8001bf4 <HAL_InitTick+0x60>)
 8001b9e:	781b      	ldrb	r3, [r3, #0]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d101      	bne.n	8001ba8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	e021      	b.n	8001bec <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001ba8:	4b13      	ldr	r3, [pc, #76]	; (8001bf8 <HAL_InitTick+0x64>)
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	4b11      	ldr	r3, [pc, #68]	; (8001bf4 <HAL_InitTick+0x60>)
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bba:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f000 f971 	bl	8001ea6 <HAL_SYSTICK_Config>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d001      	beq.n	8001bce <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	e00e      	b.n	8001bec <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2b0f      	cmp	r3, #15
 8001bd2:	d80a      	bhi.n	8001bea <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	6879      	ldr	r1, [r7, #4]
 8001bd8:	f04f 30ff 	mov.w	r0, #4294967295
 8001bdc:	f000 f93b 	bl	8001e56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001be0:	4a06      	ldr	r2, [pc, #24]	; (8001bfc <HAL_InitTick+0x68>)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001be6:	2300      	movs	r3, #0
 8001be8:	e000      	b.n	8001bec <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001bea:	2301      	movs	r3, #1
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	3708      	adds	r7, #8
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	24000010 	.word	0x24000010
 8001bf8:	24000000 	.word	0x24000000
 8001bfc:	2400000c 	.word	0x2400000c

08001c00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c04:	4b06      	ldr	r3, [pc, #24]	; (8001c20 <HAL_IncTick+0x20>)
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	461a      	mov	r2, r3
 8001c0a:	4b06      	ldr	r3, [pc, #24]	; (8001c24 <HAL_IncTick+0x24>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4413      	add	r3, r2
 8001c10:	4a04      	ldr	r2, [pc, #16]	; (8001c24 <HAL_IncTick+0x24>)
 8001c12:	6013      	str	r3, [r2, #0]
}
 8001c14:	bf00      	nop
 8001c16:	46bd      	mov	sp, r7
 8001c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1c:	4770      	bx	lr
 8001c1e:	bf00      	nop
 8001c20:	24000010 	.word	0x24000010
 8001c24:	240002f4 	.word	0x240002f4

08001c28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0
  return uwTick;
 8001c2c:	4b03      	ldr	r3, [pc, #12]	; (8001c3c <HAL_GetTick+0x14>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr
 8001c3a:	bf00      	nop
 8001c3c:	240002f4 	.word	0x240002f4

08001c40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b084      	sub	sp, #16
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c48:	f7ff ffee 	bl	8001c28 <HAL_GetTick>
 8001c4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c58:	d005      	beq.n	8001c66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c5a:	4b0a      	ldr	r3, [pc, #40]	; (8001c84 <HAL_Delay+0x44>)
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	461a      	mov	r2, r3
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	4413      	add	r3, r2
 8001c64:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c66:	bf00      	nop
 8001c68:	f7ff ffde 	bl	8001c28 <HAL_GetTick>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	68bb      	ldr	r3, [r7, #8]
 8001c70:	1ad3      	subs	r3, r2, r3
 8001c72:	68fa      	ldr	r2, [r7, #12]
 8001c74:	429a      	cmp	r2, r3
 8001c76:	d8f7      	bhi.n	8001c68 <HAL_Delay+0x28>
  {
  }
}
 8001c78:	bf00      	nop
 8001c7a:	bf00      	nop
 8001c7c:	3710      	adds	r7, #16
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	24000010 	.word	0x24000010

08001c88 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001c8c:	4b03      	ldr	r3, [pc, #12]	; (8001c9c <HAL_GetREVID+0x14>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	0c1b      	lsrs	r3, r3, #16
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	46bd      	mov	sp, r7
 8001c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9a:	4770      	bx	lr
 8001c9c:	5c001000 	.word	0x5c001000

08001ca0 <__NVIC_SetPriorityGrouping>:
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b085      	sub	sp, #20
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	f003 0307 	and.w	r3, r3, #7
 8001cae:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cb0:	4b0b      	ldr	r3, [pc, #44]	; (8001ce0 <__NVIC_SetPriorityGrouping+0x40>)
 8001cb2:	68db      	ldr	r3, [r3, #12]
 8001cb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cb6:	68ba      	ldr	r2, [r7, #8]
 8001cb8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cc4:	68bb      	ldr	r3, [r7, #8]
 8001cc6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001cc8:	4b06      	ldr	r3, [pc, #24]	; (8001ce4 <__NVIC_SetPriorityGrouping+0x44>)
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cce:	4a04      	ldr	r2, [pc, #16]	; (8001ce0 <__NVIC_SetPriorityGrouping+0x40>)
 8001cd0:	68bb      	ldr	r3, [r7, #8]
 8001cd2:	60d3      	str	r3, [r2, #12]
}
 8001cd4:	bf00      	nop
 8001cd6:	3714      	adds	r7, #20
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr
 8001ce0:	e000ed00 	.word	0xe000ed00
 8001ce4:	05fa0000 	.word	0x05fa0000

08001ce8 <__NVIC_GetPriorityGrouping>:
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001cec:	4b04      	ldr	r3, [pc, #16]	; (8001d00 <__NVIC_GetPriorityGrouping+0x18>)
 8001cee:	68db      	ldr	r3, [r3, #12]
 8001cf0:	0a1b      	lsrs	r3, r3, #8
 8001cf2:	f003 0307 	and.w	r3, r3, #7
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr
 8001d00:	e000ed00 	.word	0xe000ed00

08001d04 <__NVIC_EnableIRQ>:
{
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001d0e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	db0b      	blt.n	8001d2e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d16:	88fb      	ldrh	r3, [r7, #6]
 8001d18:	f003 021f 	and.w	r2, r3, #31
 8001d1c:	4907      	ldr	r1, [pc, #28]	; (8001d3c <__NVIC_EnableIRQ+0x38>)
 8001d1e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d22:	095b      	lsrs	r3, r3, #5
 8001d24:	2001      	movs	r0, #1
 8001d26:	fa00 f202 	lsl.w	r2, r0, r2
 8001d2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001d2e:	bf00      	nop
 8001d30:	370c      	adds	r7, #12
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	e000e100 	.word	0xe000e100

08001d40 <__NVIC_SetPriority>:
{
 8001d40:	b480      	push	{r7}
 8001d42:	b083      	sub	sp, #12
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	4603      	mov	r3, r0
 8001d48:	6039      	str	r1, [r7, #0]
 8001d4a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001d4c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	db0a      	blt.n	8001d6a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	b2da      	uxtb	r2, r3
 8001d58:	490c      	ldr	r1, [pc, #48]	; (8001d8c <__NVIC_SetPriority+0x4c>)
 8001d5a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d5e:	0112      	lsls	r2, r2, #4
 8001d60:	b2d2      	uxtb	r2, r2
 8001d62:	440b      	add	r3, r1
 8001d64:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001d68:	e00a      	b.n	8001d80 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	b2da      	uxtb	r2, r3
 8001d6e:	4908      	ldr	r1, [pc, #32]	; (8001d90 <__NVIC_SetPriority+0x50>)
 8001d70:	88fb      	ldrh	r3, [r7, #6]
 8001d72:	f003 030f 	and.w	r3, r3, #15
 8001d76:	3b04      	subs	r3, #4
 8001d78:	0112      	lsls	r2, r2, #4
 8001d7a:	b2d2      	uxtb	r2, r2
 8001d7c:	440b      	add	r3, r1
 8001d7e:	761a      	strb	r2, [r3, #24]
}
 8001d80:	bf00      	nop
 8001d82:	370c      	adds	r7, #12
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr
 8001d8c:	e000e100 	.word	0xe000e100
 8001d90:	e000ed00 	.word	0xe000ed00

08001d94 <NVIC_EncodePriority>:
{
 8001d94:	b480      	push	{r7}
 8001d96:	b089      	sub	sp, #36	; 0x24
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	60f8      	str	r0, [r7, #12]
 8001d9c:	60b9      	str	r1, [r7, #8]
 8001d9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	f003 0307 	and.w	r3, r3, #7
 8001da6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001da8:	69fb      	ldr	r3, [r7, #28]
 8001daa:	f1c3 0307 	rsb	r3, r3, #7
 8001dae:	2b04      	cmp	r3, #4
 8001db0:	bf28      	it	cs
 8001db2:	2304      	movcs	r3, #4
 8001db4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001db6:	69fb      	ldr	r3, [r7, #28]
 8001db8:	3304      	adds	r3, #4
 8001dba:	2b06      	cmp	r3, #6
 8001dbc:	d902      	bls.n	8001dc4 <NVIC_EncodePriority+0x30>
 8001dbe:	69fb      	ldr	r3, [r7, #28]
 8001dc0:	3b03      	subs	r3, #3
 8001dc2:	e000      	b.n	8001dc6 <NVIC_EncodePriority+0x32>
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dc8:	f04f 32ff 	mov.w	r2, #4294967295
 8001dcc:	69bb      	ldr	r3, [r7, #24]
 8001dce:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd2:	43da      	mvns	r2, r3
 8001dd4:	68bb      	ldr	r3, [r7, #8]
 8001dd6:	401a      	ands	r2, r3
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ddc:	f04f 31ff 	mov.w	r1, #4294967295
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	fa01 f303 	lsl.w	r3, r1, r3
 8001de6:	43d9      	mvns	r1, r3
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dec:	4313      	orrs	r3, r2
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	3724      	adds	r7, #36	; 0x24
 8001df2:	46bd      	mov	sp, r7
 8001df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df8:	4770      	bx	lr
	...

08001dfc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b082      	sub	sp, #8
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	3b01      	subs	r3, #1
 8001e08:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e0c:	d301      	bcc.n	8001e12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e00f      	b.n	8001e32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e12:	4a0a      	ldr	r2, [pc, #40]	; (8001e3c <SysTick_Config+0x40>)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	3b01      	subs	r3, #1
 8001e18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e1a:	210f      	movs	r1, #15
 8001e1c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e20:	f7ff ff8e 	bl	8001d40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e24:	4b05      	ldr	r3, [pc, #20]	; (8001e3c <SysTick_Config+0x40>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e2a:	4b04      	ldr	r3, [pc, #16]	; (8001e3c <SysTick_Config+0x40>)
 8001e2c:	2207      	movs	r2, #7
 8001e2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e30:	2300      	movs	r3, #0
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	3708      	adds	r7, #8
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	e000e010 	.word	0xe000e010

08001e40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b082      	sub	sp, #8
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e48:	6878      	ldr	r0, [r7, #4]
 8001e4a:	f7ff ff29 	bl	8001ca0 <__NVIC_SetPriorityGrouping>
}
 8001e4e:	bf00      	nop
 8001e50:	3708      	adds	r7, #8
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}

08001e56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e56:	b580      	push	{r7, lr}
 8001e58:	b086      	sub	sp, #24
 8001e5a:	af00      	add	r7, sp, #0
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	60b9      	str	r1, [r7, #8]
 8001e60:	607a      	str	r2, [r7, #4]
 8001e62:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001e64:	f7ff ff40 	bl	8001ce8 <__NVIC_GetPriorityGrouping>
 8001e68:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e6a:	687a      	ldr	r2, [r7, #4]
 8001e6c:	68b9      	ldr	r1, [r7, #8]
 8001e6e:	6978      	ldr	r0, [r7, #20]
 8001e70:	f7ff ff90 	bl	8001d94 <NVIC_EncodePriority>
 8001e74:	4602      	mov	r2, r0
 8001e76:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001e7a:	4611      	mov	r1, r2
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f7ff ff5f 	bl	8001d40 <__NVIC_SetPriority>
}
 8001e82:	bf00      	nop
 8001e84:	3718      	adds	r7, #24
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}

08001e8a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e8a:	b580      	push	{r7, lr}
 8001e8c:	b082      	sub	sp, #8
 8001e8e:	af00      	add	r7, sp, #0
 8001e90:	4603      	mov	r3, r0
 8001e92:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e94:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f7ff ff33 	bl	8001d04 <__NVIC_EnableIRQ>
}
 8001e9e:	bf00      	nop
 8001ea0:	3708      	adds	r7, #8
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}

08001ea6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ea6:	b580      	push	{r7, lr}
 8001ea8:	b082      	sub	sp, #8
 8001eaa:	af00      	add	r7, sp, #0
 8001eac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001eae:	6878      	ldr	r0, [r7, #4]
 8001eb0:	f7ff ffa4 	bl	8001dfc <SysTick_Config>
 8001eb4:	4603      	mov	r3, r0
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	3708      	adds	r7, #8
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
	...

08001ec0 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001ec4:	f3bf 8f5f 	dmb	sy
}
 8001ec8:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001eca:	4b07      	ldr	r3, [pc, #28]	; (8001ee8 <HAL_MPU_Disable+0x28>)
 8001ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ece:	4a06      	ldr	r2, [pc, #24]	; (8001ee8 <HAL_MPU_Disable+0x28>)
 8001ed0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ed4:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001ed6:	4b05      	ldr	r3, [pc, #20]	; (8001eec <HAL_MPU_Disable+0x2c>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	605a      	str	r2, [r3, #4]
}
 8001edc:	bf00      	nop
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	e000ed00 	.word	0xe000ed00
 8001eec:	e000ed90 	.word	0xe000ed90

08001ef0 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001ef8:	4a0b      	ldr	r2, [pc, #44]	; (8001f28 <HAL_MPU_Enable+0x38>)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	f043 0301 	orr.w	r3, r3, #1
 8001f00:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001f02:	4b0a      	ldr	r3, [pc, #40]	; (8001f2c <HAL_MPU_Enable+0x3c>)
 8001f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f06:	4a09      	ldr	r2, [pc, #36]	; (8001f2c <HAL_MPU_Enable+0x3c>)
 8001f08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f0c:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001f0e:	f3bf 8f4f 	dsb	sy
}
 8001f12:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001f14:	f3bf 8f6f 	isb	sy
}
 8001f18:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001f1a:	bf00      	nop
 8001f1c:	370c      	adds	r7, #12
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr
 8001f26:	bf00      	nop
 8001f28:	e000ed90 	.word	0xe000ed90
 8001f2c:	e000ed00 	.word	0xe000ed00

08001f30 <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                  the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b083      	sub	sp, #12
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	785a      	ldrb	r2, [r3, #1]
 8001f3c:	4b1d      	ldr	r3, [pc, #116]	; (8001fb4 <HAL_MPU_ConfigRegion+0x84>)
 8001f3e:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != 0UL)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	781b      	ldrb	r3, [r3, #0]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d029      	beq.n	8001f9c <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

    MPU->RBAR = MPU_Init->BaseAddress;
 8001f48:	4a1a      	ldr	r2, [pc, #104]	; (8001fb4 <HAL_MPU_ConfigRegion+0x84>)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	7b1b      	ldrb	r3, [r3, #12]
 8001f54:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	7adb      	ldrb	r3, [r3, #11]
 8001f5a:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001f5c:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	7a9b      	ldrb	r3, [r3, #10]
 8001f62:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001f64:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	7b5b      	ldrb	r3, [r3, #13]
 8001f6a:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001f6c:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	7b9b      	ldrb	r3, [r3, #14]
 8001f72:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001f74:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	7bdb      	ldrb	r3, [r3, #15]
 8001f7a:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001f7c:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	7a5b      	ldrb	r3, [r3, #9]
 8001f82:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001f84:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	7a1b      	ldrb	r3, [r3, #8]
 8001f8a:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001f8c:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001f8e:	687a      	ldr	r2, [r7, #4]
 8001f90:	7812      	ldrb	r2, [r2, #0]
 8001f92:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001f94:	4a07      	ldr	r2, [pc, #28]	; (8001fb4 <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001f96:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001f98:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 8001f9a:	e005      	b.n	8001fa8 <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 8001f9c:	4b05      	ldr	r3, [pc, #20]	; (8001fb4 <HAL_MPU_ConfigRegion+0x84>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 8001fa2:	4b04      	ldr	r3, [pc, #16]	; (8001fb4 <HAL_MPU_ConfigRegion+0x84>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	611a      	str	r2, [r3, #16]
}
 8001fa8:	bf00      	nop
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr
 8001fb4:	e000ed90 	.word	0xe000ed90

08001fb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b089      	sub	sp, #36	; 0x24
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
 8001fc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001fc6:	4b89      	ldr	r3, [pc, #548]	; (80021ec <HAL_GPIO_Init+0x234>)
 8001fc8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001fca:	e194      	b.n	80022f6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	2101      	movs	r1, #1
 8001fd2:	69fb      	ldr	r3, [r7, #28]
 8001fd4:	fa01 f303 	lsl.w	r3, r1, r3
 8001fd8:	4013      	ands	r3, r2
 8001fda:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001fdc:	693b      	ldr	r3, [r7, #16]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	f000 8186 	beq.w	80022f0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	2b01      	cmp	r3, #1
 8001fea:	d00b      	beq.n	8002004 <HAL_GPIO_Init+0x4c>
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	2b02      	cmp	r3, #2
 8001ff2:	d007      	beq.n	8002004 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001ff8:	2b11      	cmp	r3, #17
 8001ffa:	d003      	beq.n	8002004 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	2b12      	cmp	r3, #18
 8002002:	d130      	bne.n	8002066 <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	689b      	ldr	r3, [r3, #8]
 8002008:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800200a:	69fb      	ldr	r3, [r7, #28]
 800200c:	005b      	lsls	r3, r3, #1
 800200e:	2203      	movs	r2, #3
 8002010:	fa02 f303 	lsl.w	r3, r2, r3
 8002014:	43db      	mvns	r3, r3
 8002016:	69ba      	ldr	r2, [r7, #24]
 8002018:	4013      	ands	r3, r2
 800201a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	68da      	ldr	r2, [r3, #12]
 8002020:	69fb      	ldr	r3, [r7, #28]
 8002022:	005b      	lsls	r3, r3, #1
 8002024:	fa02 f303 	lsl.w	r3, r2, r3
 8002028:	69ba      	ldr	r2, [r7, #24]
 800202a:	4313      	orrs	r3, r2
 800202c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	69ba      	ldr	r2, [r7, #24]
 8002032:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800203a:	2201      	movs	r2, #1
 800203c:	69fb      	ldr	r3, [r7, #28]
 800203e:	fa02 f303 	lsl.w	r3, r2, r3
 8002042:	43db      	mvns	r3, r3
 8002044:	69ba      	ldr	r2, [r7, #24]
 8002046:	4013      	ands	r3, r2
 8002048:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	091b      	lsrs	r3, r3, #4
 8002050:	f003 0201 	and.w	r2, r3, #1
 8002054:	69fb      	ldr	r3, [r7, #28]
 8002056:	fa02 f303 	lsl.w	r3, r2, r3
 800205a:	69ba      	ldr	r2, [r7, #24]
 800205c:	4313      	orrs	r3, r2
 800205e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	69ba      	ldr	r2, [r7, #24]
 8002064:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	68db      	ldr	r3, [r3, #12]
 800206a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800206c:	69fb      	ldr	r3, [r7, #28]
 800206e:	005b      	lsls	r3, r3, #1
 8002070:	2203      	movs	r2, #3
 8002072:	fa02 f303 	lsl.w	r3, r2, r3
 8002076:	43db      	mvns	r3, r3
 8002078:	69ba      	ldr	r2, [r7, #24]
 800207a:	4013      	ands	r3, r2
 800207c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	689a      	ldr	r2, [r3, #8]
 8002082:	69fb      	ldr	r3, [r7, #28]
 8002084:	005b      	lsls	r3, r3, #1
 8002086:	fa02 f303 	lsl.w	r3, r2, r3
 800208a:	69ba      	ldr	r2, [r7, #24]
 800208c:	4313      	orrs	r3, r2
 800208e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	69ba      	ldr	r2, [r7, #24]
 8002094:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	2b02      	cmp	r3, #2
 800209c:	d003      	beq.n	80020a6 <HAL_GPIO_Init+0xee>
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	2b12      	cmp	r3, #18
 80020a4:	d123      	bne.n	80020ee <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80020a6:	69fb      	ldr	r3, [r7, #28]
 80020a8:	08da      	lsrs	r2, r3, #3
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	3208      	adds	r2, #8
 80020ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80020b4:	69fb      	ldr	r3, [r7, #28]
 80020b6:	f003 0307 	and.w	r3, r3, #7
 80020ba:	009b      	lsls	r3, r3, #2
 80020bc:	220f      	movs	r2, #15
 80020be:	fa02 f303 	lsl.w	r3, r2, r3
 80020c2:	43db      	mvns	r3, r3
 80020c4:	69ba      	ldr	r2, [r7, #24]
 80020c6:	4013      	ands	r3, r2
 80020c8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	691a      	ldr	r2, [r3, #16]
 80020ce:	69fb      	ldr	r3, [r7, #28]
 80020d0:	f003 0307 	and.w	r3, r3, #7
 80020d4:	009b      	lsls	r3, r3, #2
 80020d6:	fa02 f303 	lsl.w	r3, r2, r3
 80020da:	69ba      	ldr	r2, [r7, #24]
 80020dc:	4313      	orrs	r3, r2
 80020de:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80020e0:	69fb      	ldr	r3, [r7, #28]
 80020e2:	08da      	lsrs	r2, r3, #3
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	3208      	adds	r2, #8
 80020e8:	69b9      	ldr	r1, [r7, #24]
 80020ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80020f4:	69fb      	ldr	r3, [r7, #28]
 80020f6:	005b      	lsls	r3, r3, #1
 80020f8:	2203      	movs	r2, #3
 80020fa:	fa02 f303 	lsl.w	r3, r2, r3
 80020fe:	43db      	mvns	r3, r3
 8002100:	69ba      	ldr	r2, [r7, #24]
 8002102:	4013      	ands	r3, r2
 8002104:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	f003 0203 	and.w	r2, r3, #3
 800210e:	69fb      	ldr	r3, [r7, #28]
 8002110:	005b      	lsls	r3, r3, #1
 8002112:	fa02 f303 	lsl.w	r3, r2, r3
 8002116:	69ba      	ldr	r2, [r7, #24]
 8002118:	4313      	orrs	r3, r2
 800211a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	69ba      	ldr	r2, [r7, #24]
 8002120:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800212a:	2b00      	cmp	r3, #0
 800212c:	f000 80e0 	beq.w	80022f0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002130:	4b2f      	ldr	r3, [pc, #188]	; (80021f0 <HAL_GPIO_Init+0x238>)
 8002132:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002136:	4a2e      	ldr	r2, [pc, #184]	; (80021f0 <HAL_GPIO_Init+0x238>)
 8002138:	f043 0302 	orr.w	r3, r3, #2
 800213c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002140:	4b2b      	ldr	r3, [pc, #172]	; (80021f0 <HAL_GPIO_Init+0x238>)
 8002142:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002146:	f003 0302 	and.w	r3, r3, #2
 800214a:	60fb      	str	r3, [r7, #12]
 800214c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800214e:	4a29      	ldr	r2, [pc, #164]	; (80021f4 <HAL_GPIO_Init+0x23c>)
 8002150:	69fb      	ldr	r3, [r7, #28]
 8002152:	089b      	lsrs	r3, r3, #2
 8002154:	3302      	adds	r3, #2
 8002156:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800215a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800215c:	69fb      	ldr	r3, [r7, #28]
 800215e:	f003 0303 	and.w	r3, r3, #3
 8002162:	009b      	lsls	r3, r3, #2
 8002164:	220f      	movs	r2, #15
 8002166:	fa02 f303 	lsl.w	r3, r2, r3
 800216a:	43db      	mvns	r3, r3
 800216c:	69ba      	ldr	r2, [r7, #24]
 800216e:	4013      	ands	r3, r2
 8002170:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4a20      	ldr	r2, [pc, #128]	; (80021f8 <HAL_GPIO_Init+0x240>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d052      	beq.n	8002220 <HAL_GPIO_Init+0x268>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	4a1f      	ldr	r2, [pc, #124]	; (80021fc <HAL_GPIO_Init+0x244>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d031      	beq.n	80021e6 <HAL_GPIO_Init+0x22e>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	4a1e      	ldr	r2, [pc, #120]	; (8002200 <HAL_GPIO_Init+0x248>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d02b      	beq.n	80021e2 <HAL_GPIO_Init+0x22a>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	4a1d      	ldr	r2, [pc, #116]	; (8002204 <HAL_GPIO_Init+0x24c>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d025      	beq.n	80021de <HAL_GPIO_Init+0x226>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	4a1c      	ldr	r2, [pc, #112]	; (8002208 <HAL_GPIO_Init+0x250>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d01f      	beq.n	80021da <HAL_GPIO_Init+0x222>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	4a1b      	ldr	r2, [pc, #108]	; (800220c <HAL_GPIO_Init+0x254>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d019      	beq.n	80021d6 <HAL_GPIO_Init+0x21e>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	4a1a      	ldr	r2, [pc, #104]	; (8002210 <HAL_GPIO_Init+0x258>)
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d013      	beq.n	80021d2 <HAL_GPIO_Init+0x21a>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	4a19      	ldr	r2, [pc, #100]	; (8002214 <HAL_GPIO_Init+0x25c>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d00d      	beq.n	80021ce <HAL_GPIO_Init+0x216>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	4a18      	ldr	r2, [pc, #96]	; (8002218 <HAL_GPIO_Init+0x260>)
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d007      	beq.n	80021ca <HAL_GPIO_Init+0x212>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	4a17      	ldr	r2, [pc, #92]	; (800221c <HAL_GPIO_Init+0x264>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	d101      	bne.n	80021c6 <HAL_GPIO_Init+0x20e>
 80021c2:	2309      	movs	r3, #9
 80021c4:	e02d      	b.n	8002222 <HAL_GPIO_Init+0x26a>
 80021c6:	230a      	movs	r3, #10
 80021c8:	e02b      	b.n	8002222 <HAL_GPIO_Init+0x26a>
 80021ca:	2308      	movs	r3, #8
 80021cc:	e029      	b.n	8002222 <HAL_GPIO_Init+0x26a>
 80021ce:	2307      	movs	r3, #7
 80021d0:	e027      	b.n	8002222 <HAL_GPIO_Init+0x26a>
 80021d2:	2306      	movs	r3, #6
 80021d4:	e025      	b.n	8002222 <HAL_GPIO_Init+0x26a>
 80021d6:	2305      	movs	r3, #5
 80021d8:	e023      	b.n	8002222 <HAL_GPIO_Init+0x26a>
 80021da:	2304      	movs	r3, #4
 80021dc:	e021      	b.n	8002222 <HAL_GPIO_Init+0x26a>
 80021de:	2303      	movs	r3, #3
 80021e0:	e01f      	b.n	8002222 <HAL_GPIO_Init+0x26a>
 80021e2:	2302      	movs	r3, #2
 80021e4:	e01d      	b.n	8002222 <HAL_GPIO_Init+0x26a>
 80021e6:	2301      	movs	r3, #1
 80021e8:	e01b      	b.n	8002222 <HAL_GPIO_Init+0x26a>
 80021ea:	bf00      	nop
 80021ec:	58000080 	.word	0x58000080
 80021f0:	58024400 	.word	0x58024400
 80021f4:	58000400 	.word	0x58000400
 80021f8:	58020000 	.word	0x58020000
 80021fc:	58020400 	.word	0x58020400
 8002200:	58020800 	.word	0x58020800
 8002204:	58020c00 	.word	0x58020c00
 8002208:	58021000 	.word	0x58021000
 800220c:	58021400 	.word	0x58021400
 8002210:	58021800 	.word	0x58021800
 8002214:	58021c00 	.word	0x58021c00
 8002218:	58022000 	.word	0x58022000
 800221c:	58022400 	.word	0x58022400
 8002220:	2300      	movs	r3, #0
 8002222:	69fa      	ldr	r2, [r7, #28]
 8002224:	f002 0203 	and.w	r2, r2, #3
 8002228:	0092      	lsls	r2, r2, #2
 800222a:	4093      	lsls	r3, r2
 800222c:	69ba      	ldr	r2, [r7, #24]
 800222e:	4313      	orrs	r3, r2
 8002230:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002232:	4938      	ldr	r1, [pc, #224]	; (8002314 <HAL_GPIO_Init+0x35c>)
 8002234:	69fb      	ldr	r3, [r7, #28]
 8002236:	089b      	lsrs	r3, r3, #2
 8002238:	3302      	adds	r3, #2
 800223a:	69ba      	ldr	r2, [r7, #24]
 800223c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	43db      	mvns	r3, r3
 800224a:	69ba      	ldr	r2, [r7, #24]
 800224c:	4013      	ands	r3, r2
 800224e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002258:	2b00      	cmp	r3, #0
 800225a:	d003      	beq.n	8002264 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800225c:	69ba      	ldr	r2, [r7, #24]
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	4313      	orrs	r3, r2
 8002262:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	69ba      	ldr	r2, [r7, #24]
 8002268:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 800226a:	697b      	ldr	r3, [r7, #20]
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002270:	693b      	ldr	r3, [r7, #16]
 8002272:	43db      	mvns	r3, r3
 8002274:	69ba      	ldr	r2, [r7, #24]
 8002276:	4013      	ands	r3, r2
 8002278:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002282:	2b00      	cmp	r3, #0
 8002284:	d003      	beq.n	800228e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002286:	69ba      	ldr	r2, [r7, #24]
 8002288:	693b      	ldr	r3, [r7, #16]
 800228a:	4313      	orrs	r3, r2
 800228c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800228e:	697b      	ldr	r3, [r7, #20]
 8002290:	69ba      	ldr	r2, [r7, #24]
 8002292:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002294:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800229c:	693b      	ldr	r3, [r7, #16]
 800229e:	43db      	mvns	r3, r3
 80022a0:	69ba      	ldr	r2, [r7, #24]
 80022a2:	4013      	ands	r3, r2
 80022a4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d003      	beq.n	80022ba <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 80022b2:	69ba      	ldr	r2, [r7, #24]
 80022b4:	693b      	ldr	r3, [r7, #16]
 80022b6:	4313      	orrs	r3, r2
 80022b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80022ba:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80022be:	69bb      	ldr	r3, [r7, #24]
 80022c0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80022c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	43db      	mvns	r3, r3
 80022ce:	69ba      	ldr	r2, [r7, #24]
 80022d0:	4013      	ands	r3, r2
 80022d2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d003      	beq.n	80022e8 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 80022e0:	69ba      	ldr	r2, [r7, #24]
 80022e2:	693b      	ldr	r3, [r7, #16]
 80022e4:	4313      	orrs	r3, r2
 80022e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80022e8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80022ec:	69bb      	ldr	r3, [r7, #24]
 80022ee:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 80022f0:	69fb      	ldr	r3, [r7, #28]
 80022f2:	3301      	adds	r3, #1
 80022f4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	69fb      	ldr	r3, [r7, #28]
 80022fc:	fa22 f303 	lsr.w	r3, r2, r3
 8002300:	2b00      	cmp	r3, #0
 8002302:	f47f ae63 	bne.w	8001fcc <HAL_GPIO_Init+0x14>
  }
}
 8002306:	bf00      	nop
 8002308:	bf00      	nop
 800230a:	3724      	adds	r7, #36	; 0x24
 800230c:	46bd      	mov	sp, r7
 800230e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002312:	4770      	bx	lr
 8002314:	58000400 	.word	0x58000400

08002318 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002318:	b480      	push	{r7}
 800231a:	b083      	sub	sp, #12
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
 8002320:	460b      	mov	r3, r1
 8002322:	807b      	strh	r3, [r7, #2]
 8002324:	4613      	mov	r3, r2
 8002326:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002328:	787b      	ldrb	r3, [r7, #1]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d003      	beq.n	8002336 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800232e:	887a      	ldrh	r2, [r7, #2]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002334:	e003      	b.n	800233e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002336:	887b      	ldrh	r3, [r7, #2]
 8002338:	041a      	lsls	r2, r3, #16
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	619a      	str	r2, [r3, #24]
}
 800233e:	bf00      	nop
 8002340:	370c      	adds	r7, #12
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr
	...

0800234c <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C5 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C5 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 800234c:	b480      	push	{r7}
 800234e:	b085      	sub	sp, #20
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002354:	4b0d      	ldr	r3, [pc, #52]	; (800238c <HAL_I2CEx_EnableFastModePlus+0x40>)
 8002356:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800235a:	4a0c      	ldr	r2, [pc, #48]	; (800238c <HAL_I2CEx_EnableFastModePlus+0x40>)
 800235c:	f043 0302 	orr.w	r3, r3, #2
 8002360:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002364:	4b09      	ldr	r3, [pc, #36]	; (800238c <HAL_I2CEx_EnableFastModePlus+0x40>)
 8002366:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800236a:	f003 0302 	and.w	r3, r3, #2
 800236e:	60fb      	str	r3, [r7, #12]
 8002370:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->PMCR, (uint32_t)ConfigFastModePlus);
 8002372:	4b07      	ldr	r3, [pc, #28]	; (8002390 <HAL_I2CEx_EnableFastModePlus+0x44>)
 8002374:	685a      	ldr	r2, [r3, #4]
 8002376:	4906      	ldr	r1, [pc, #24]	; (8002390 <HAL_I2CEx_EnableFastModePlus+0x44>)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	4313      	orrs	r3, r2
 800237c:	604b      	str	r3, [r1, #4]
}
 800237e:	bf00      	nop
 8002380:	3714      	adds	r7, #20
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr
 800238a:	bf00      	nop
 800238c:	58024400 	.word	0x58024400
 8002390:	58000400 	.word	0x58000400

08002394 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002394:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002396:	b08f      	sub	sp, #60	; 0x3c
 8002398:	af0a      	add	r7, sp, #40	; 0x28
 800239a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d101      	bne.n	80023a6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	e116      	b.n	80025d4 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80023b2:	b2db      	uxtb	r3, r3
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d106      	bne.n	80023c6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2200      	movs	r2, #0
 80023bc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80023c0:	6878      	ldr	r0, [r7, #4]
 80023c2:	f009 fe29 	bl	800c018 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2203      	movs	r2, #3
 80023ca:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80023ce:	68bb      	ldr	r3, [r7, #8]
 80023d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d102      	bne.n	80023e0 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2200      	movs	r2, #0
 80023de:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4618      	mov	r0, r3
 80023e6:	f005 f96c 	bl	80076c2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	603b      	str	r3, [r7, #0]
 80023f0:	687e      	ldr	r6, [r7, #4]
 80023f2:	466d      	mov	r5, sp
 80023f4:	f106 0410 	add.w	r4, r6, #16
 80023f8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80023fa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80023fc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80023fe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002400:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002404:	e885 0003 	stmia.w	r5, {r0, r1}
 8002408:	1d33      	adds	r3, r6, #4
 800240a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800240c:	6838      	ldr	r0, [r7, #0]
 800240e:	f005 f837 	bl	8007480 <USB_CoreInit>
 8002412:	4603      	mov	r3, r0
 8002414:	2b00      	cmp	r3, #0
 8002416:	d005      	beq.n	8002424 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2202      	movs	r2, #2
 800241c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002420:	2301      	movs	r3, #1
 8002422:	e0d7      	b.n	80025d4 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	2100      	movs	r1, #0
 800242a:	4618      	mov	r0, r3
 800242c:	f005 f95a 	bl	80076e4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002430:	2300      	movs	r3, #0
 8002432:	73fb      	strb	r3, [r7, #15]
 8002434:	e04a      	b.n	80024cc <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002436:	7bfa      	ldrb	r2, [r7, #15]
 8002438:	6879      	ldr	r1, [r7, #4]
 800243a:	4613      	mov	r3, r2
 800243c:	00db      	lsls	r3, r3, #3
 800243e:	1a9b      	subs	r3, r3, r2
 8002440:	009b      	lsls	r3, r3, #2
 8002442:	440b      	add	r3, r1
 8002444:	333d      	adds	r3, #61	; 0x3d
 8002446:	2201      	movs	r2, #1
 8002448:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800244a:	7bfa      	ldrb	r2, [r7, #15]
 800244c:	6879      	ldr	r1, [r7, #4]
 800244e:	4613      	mov	r3, r2
 8002450:	00db      	lsls	r3, r3, #3
 8002452:	1a9b      	subs	r3, r3, r2
 8002454:	009b      	lsls	r3, r3, #2
 8002456:	440b      	add	r3, r1
 8002458:	333c      	adds	r3, #60	; 0x3c
 800245a:	7bfa      	ldrb	r2, [r7, #15]
 800245c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800245e:	7bfa      	ldrb	r2, [r7, #15]
 8002460:	7bfb      	ldrb	r3, [r7, #15]
 8002462:	b298      	uxth	r0, r3
 8002464:	6879      	ldr	r1, [r7, #4]
 8002466:	4613      	mov	r3, r2
 8002468:	00db      	lsls	r3, r3, #3
 800246a:	1a9b      	subs	r3, r3, r2
 800246c:	009b      	lsls	r3, r3, #2
 800246e:	440b      	add	r3, r1
 8002470:	3342      	adds	r3, #66	; 0x42
 8002472:	4602      	mov	r2, r0
 8002474:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002476:	7bfa      	ldrb	r2, [r7, #15]
 8002478:	6879      	ldr	r1, [r7, #4]
 800247a:	4613      	mov	r3, r2
 800247c:	00db      	lsls	r3, r3, #3
 800247e:	1a9b      	subs	r3, r3, r2
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	440b      	add	r3, r1
 8002484:	333f      	adds	r3, #63	; 0x3f
 8002486:	2200      	movs	r2, #0
 8002488:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800248a:	7bfa      	ldrb	r2, [r7, #15]
 800248c:	6879      	ldr	r1, [r7, #4]
 800248e:	4613      	mov	r3, r2
 8002490:	00db      	lsls	r3, r3, #3
 8002492:	1a9b      	subs	r3, r3, r2
 8002494:	009b      	lsls	r3, r3, #2
 8002496:	440b      	add	r3, r1
 8002498:	3344      	adds	r3, #68	; 0x44
 800249a:	2200      	movs	r2, #0
 800249c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800249e:	7bfa      	ldrb	r2, [r7, #15]
 80024a0:	6879      	ldr	r1, [r7, #4]
 80024a2:	4613      	mov	r3, r2
 80024a4:	00db      	lsls	r3, r3, #3
 80024a6:	1a9b      	subs	r3, r3, r2
 80024a8:	009b      	lsls	r3, r3, #2
 80024aa:	440b      	add	r3, r1
 80024ac:	3348      	adds	r3, #72	; 0x48
 80024ae:	2200      	movs	r2, #0
 80024b0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80024b2:	7bfa      	ldrb	r2, [r7, #15]
 80024b4:	6879      	ldr	r1, [r7, #4]
 80024b6:	4613      	mov	r3, r2
 80024b8:	00db      	lsls	r3, r3, #3
 80024ba:	1a9b      	subs	r3, r3, r2
 80024bc:	009b      	lsls	r3, r3, #2
 80024be:	440b      	add	r3, r1
 80024c0:	3350      	adds	r3, #80	; 0x50
 80024c2:	2200      	movs	r2, #0
 80024c4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80024c6:	7bfb      	ldrb	r3, [r7, #15]
 80024c8:	3301      	adds	r3, #1
 80024ca:	73fb      	strb	r3, [r7, #15]
 80024cc:	7bfa      	ldrb	r2, [r7, #15]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	429a      	cmp	r2, r3
 80024d4:	d3af      	bcc.n	8002436 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80024d6:	2300      	movs	r3, #0
 80024d8:	73fb      	strb	r3, [r7, #15]
 80024da:	e044      	b.n	8002566 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80024dc:	7bfa      	ldrb	r2, [r7, #15]
 80024de:	6879      	ldr	r1, [r7, #4]
 80024e0:	4613      	mov	r3, r2
 80024e2:	00db      	lsls	r3, r3, #3
 80024e4:	1a9b      	subs	r3, r3, r2
 80024e6:	009b      	lsls	r3, r3, #2
 80024e8:	440b      	add	r3, r1
 80024ea:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80024ee:	2200      	movs	r2, #0
 80024f0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80024f2:	7bfa      	ldrb	r2, [r7, #15]
 80024f4:	6879      	ldr	r1, [r7, #4]
 80024f6:	4613      	mov	r3, r2
 80024f8:	00db      	lsls	r3, r3, #3
 80024fa:	1a9b      	subs	r3, r3, r2
 80024fc:	009b      	lsls	r3, r3, #2
 80024fe:	440b      	add	r3, r1
 8002500:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8002504:	7bfa      	ldrb	r2, [r7, #15]
 8002506:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002508:	7bfa      	ldrb	r2, [r7, #15]
 800250a:	6879      	ldr	r1, [r7, #4]
 800250c:	4613      	mov	r3, r2
 800250e:	00db      	lsls	r3, r3, #3
 8002510:	1a9b      	subs	r3, r3, r2
 8002512:	009b      	lsls	r3, r3, #2
 8002514:	440b      	add	r3, r1
 8002516:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800251a:	2200      	movs	r2, #0
 800251c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800251e:	7bfa      	ldrb	r2, [r7, #15]
 8002520:	6879      	ldr	r1, [r7, #4]
 8002522:	4613      	mov	r3, r2
 8002524:	00db      	lsls	r3, r3, #3
 8002526:	1a9b      	subs	r3, r3, r2
 8002528:	009b      	lsls	r3, r3, #2
 800252a:	440b      	add	r3, r1
 800252c:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002530:	2200      	movs	r2, #0
 8002532:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002534:	7bfa      	ldrb	r2, [r7, #15]
 8002536:	6879      	ldr	r1, [r7, #4]
 8002538:	4613      	mov	r3, r2
 800253a:	00db      	lsls	r3, r3, #3
 800253c:	1a9b      	subs	r3, r3, r2
 800253e:	009b      	lsls	r3, r3, #2
 8002540:	440b      	add	r3, r1
 8002542:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002546:	2200      	movs	r2, #0
 8002548:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800254a:	7bfa      	ldrb	r2, [r7, #15]
 800254c:	6879      	ldr	r1, [r7, #4]
 800254e:	4613      	mov	r3, r2
 8002550:	00db      	lsls	r3, r3, #3
 8002552:	1a9b      	subs	r3, r3, r2
 8002554:	009b      	lsls	r3, r3, #2
 8002556:	440b      	add	r3, r1
 8002558:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800255c:	2200      	movs	r2, #0
 800255e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002560:	7bfb      	ldrb	r3, [r7, #15]
 8002562:	3301      	adds	r3, #1
 8002564:	73fb      	strb	r3, [r7, #15]
 8002566:	7bfa      	ldrb	r2, [r7, #15]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	429a      	cmp	r2, r3
 800256e:	d3b5      	bcc.n	80024dc <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	603b      	str	r3, [r7, #0]
 8002576:	687e      	ldr	r6, [r7, #4]
 8002578:	466d      	mov	r5, sp
 800257a:	f106 0410 	add.w	r4, r6, #16
 800257e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002580:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002582:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002584:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002586:	e894 0003 	ldmia.w	r4, {r0, r1}
 800258a:	e885 0003 	stmia.w	r5, {r0, r1}
 800258e:	1d33      	adds	r3, r6, #4
 8002590:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002592:	6838      	ldr	r0, [r7, #0]
 8002594:	f005 f8d0 	bl	8007738 <USB_DevInit>
 8002598:	4603      	mov	r3, r0
 800259a:	2b00      	cmp	r3, #0
 800259c:	d005      	beq.n	80025aa <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2202      	movs	r2, #2
 80025a2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
 80025a8:	e014      	b.n	80025d4 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2200      	movs	r2, #0
 80025ae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2201      	movs	r2, #1
 80025b6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025be:	2b01      	cmp	r3, #1
 80025c0:	d102      	bne.n	80025c8 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80025c2:	6878      	ldr	r0, [r7, #4]
 80025c4:	f001 f8be 	bl	8003744 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4618      	mov	r0, r3
 80025ce:	f006 f950 	bl	8008872 <USB_DevDisconnect>

  return HAL_OK;
 80025d2:	2300      	movs	r3, #0
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	3714      	adds	r7, #20
 80025d8:	46bd      	mov	sp, r7
 80025da:	bdf0      	pop	{r4, r5, r6, r7, pc}

080025dc <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b084      	sub	sp, #16
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80025f0:	2b01      	cmp	r3, #1
 80025f2:	d101      	bne.n	80025f8 <HAL_PCD_Start+0x1c>
 80025f4:	2302      	movs	r3, #2
 80025f6:	e020      	b.n	800263a <HAL_PCD_Start+0x5e>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2201      	movs	r2, #1
 80025fc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002604:	2b01      	cmp	r3, #1
 8002606:	d109      	bne.n	800261c <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800260c:	2b01      	cmp	r3, #1
 800260e:	d005      	beq.n	800261c <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002614:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4618      	mov	r0, r3
 8002622:	f005 f83d 	bl	80076a0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4618      	mov	r0, r3
 800262c:	f006 f900 	bl	8008830 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2200      	movs	r2, #0
 8002634:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8002638:	2300      	movs	r3, #0
}
 800263a:	4618      	mov	r0, r3
 800263c:	3710      	adds	r7, #16
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}

08002642 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002642:	b590      	push	{r4, r7, lr}
 8002644:	b08d      	sub	sp, #52	; 0x34
 8002646:	af00      	add	r7, sp, #0
 8002648:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002650:	6a3b      	ldr	r3, [r7, #32]
 8002652:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4618      	mov	r0, r3
 800265a:	f006 f9be 	bl	80089da <USB_GetMode>
 800265e:	4603      	mov	r3, r0
 8002660:	2b00      	cmp	r3, #0
 8002662:	f040 83ca 	bne.w	8002dfa <HAL_PCD_IRQHandler+0x7b8>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4618      	mov	r0, r3
 800266c:	f006 f922 	bl	80088b4 <USB_ReadInterrupts>
 8002670:	4603      	mov	r3, r0
 8002672:	2b00      	cmp	r3, #0
 8002674:	f000 83c0 	beq.w	8002df8 <HAL_PCD_IRQHandler+0x7b6>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4618      	mov	r0, r3
 800267e:	f006 f919 	bl	80088b4 <USB_ReadInterrupts>
 8002682:	4603      	mov	r3, r0
 8002684:	f003 0302 	and.w	r3, r3, #2
 8002688:	2b02      	cmp	r3, #2
 800268a:	d107      	bne.n	800269c <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	695a      	ldr	r2, [r3, #20]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f002 0202 	and.w	r2, r2, #2
 800269a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4618      	mov	r0, r3
 80026a2:	f006 f907 	bl	80088b4 <USB_ReadInterrupts>
 80026a6:	4603      	mov	r3, r0
 80026a8:	f003 0310 	and.w	r3, r3, #16
 80026ac:	2b10      	cmp	r3, #16
 80026ae:	d161      	bne.n	8002774 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	699a      	ldr	r2, [r3, #24]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f022 0210 	bic.w	r2, r2, #16
 80026be:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 80026c0:	6a3b      	ldr	r3, [r7, #32]
 80026c2:	6a1b      	ldr	r3, [r3, #32]
 80026c4:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80026c6:	69bb      	ldr	r3, [r7, #24]
 80026c8:	f003 020f 	and.w	r2, r3, #15
 80026cc:	4613      	mov	r3, r2
 80026ce:	00db      	lsls	r3, r3, #3
 80026d0:	1a9b      	subs	r3, r3, r2
 80026d2:	009b      	lsls	r3, r3, #2
 80026d4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80026d8:	687a      	ldr	r2, [r7, #4]
 80026da:	4413      	add	r3, r2
 80026dc:	3304      	adds	r3, #4
 80026de:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80026e0:	69bb      	ldr	r3, [r7, #24]
 80026e2:	0c5b      	lsrs	r3, r3, #17
 80026e4:	f003 030f 	and.w	r3, r3, #15
 80026e8:	2b02      	cmp	r3, #2
 80026ea:	d124      	bne.n	8002736 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80026ec:	69ba      	ldr	r2, [r7, #24]
 80026ee:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80026f2:	4013      	ands	r3, r2
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d035      	beq.n	8002764 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80026f8:	697b      	ldr	r3, [r7, #20]
 80026fa:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80026fc:	69bb      	ldr	r3, [r7, #24]
 80026fe:	091b      	lsrs	r3, r3, #4
 8002700:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002702:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002706:	b29b      	uxth	r3, r3
 8002708:	461a      	mov	r2, r3
 800270a:	6a38      	ldr	r0, [r7, #32]
 800270c:	f005 ff3e 	bl	800858c <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	68da      	ldr	r2, [r3, #12]
 8002714:	69bb      	ldr	r3, [r7, #24]
 8002716:	091b      	lsrs	r3, r3, #4
 8002718:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800271c:	441a      	add	r2, r3
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	699a      	ldr	r2, [r3, #24]
 8002726:	69bb      	ldr	r3, [r7, #24]
 8002728:	091b      	lsrs	r3, r3, #4
 800272a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800272e:	441a      	add	r2, r3
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	619a      	str	r2, [r3, #24]
 8002734:	e016      	b.n	8002764 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8002736:	69bb      	ldr	r3, [r7, #24]
 8002738:	0c5b      	lsrs	r3, r3, #17
 800273a:	f003 030f 	and.w	r3, r3, #15
 800273e:	2b06      	cmp	r3, #6
 8002740:	d110      	bne.n	8002764 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002748:	2208      	movs	r2, #8
 800274a:	4619      	mov	r1, r3
 800274c:	6a38      	ldr	r0, [r7, #32]
 800274e:	f005 ff1d 	bl	800858c <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	699a      	ldr	r2, [r3, #24]
 8002756:	69bb      	ldr	r3, [r7, #24]
 8002758:	091b      	lsrs	r3, r3, #4
 800275a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800275e:	441a      	add	r2, r3
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	699a      	ldr	r2, [r3, #24]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f042 0210 	orr.w	r2, r2, #16
 8002772:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4618      	mov	r0, r3
 800277a:	f006 f89b 	bl	80088b4 <USB_ReadInterrupts>
 800277e:	4603      	mov	r3, r0
 8002780:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002784:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002788:	d16e      	bne.n	8002868 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 800278a:	2300      	movs	r3, #0
 800278c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4618      	mov	r0, r3
 8002794:	f006 f8a1 	bl	80088da <USB_ReadDevAllOutEpInterrupt>
 8002798:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800279a:	e062      	b.n	8002862 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 800279c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800279e:	f003 0301 	and.w	r3, r3, #1
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d057      	beq.n	8002856 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027ac:	b2d2      	uxtb	r2, r2
 80027ae:	4611      	mov	r1, r2
 80027b0:	4618      	mov	r0, r3
 80027b2:	f006 f8c6 	bl	8008942 <USB_ReadDevOutEPInterrupt>
 80027b6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	f003 0301 	and.w	r3, r3, #1
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d00c      	beq.n	80027dc <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80027c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c4:	015a      	lsls	r2, r3, #5
 80027c6:	69fb      	ldr	r3, [r7, #28]
 80027c8:	4413      	add	r3, r2
 80027ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80027ce:	461a      	mov	r2, r3
 80027d0:	2301      	movs	r3, #1
 80027d2:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80027d4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f000 fe0a 	bl	80033f0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80027dc:	693b      	ldr	r3, [r7, #16]
 80027de:	f003 0308 	and.w	r3, r3, #8
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d00c      	beq.n	8002800 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80027e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027e8:	015a      	lsls	r2, r3, #5
 80027ea:	69fb      	ldr	r3, [r7, #28]
 80027ec:	4413      	add	r3, r2
 80027ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80027f2:	461a      	mov	r2, r3
 80027f4:	2308      	movs	r3, #8
 80027f6:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80027f8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80027fa:	6878      	ldr	r0, [r7, #4]
 80027fc:	f000 ff04 	bl	8003608 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002800:	693b      	ldr	r3, [r7, #16]
 8002802:	f003 0310 	and.w	r3, r3, #16
 8002806:	2b00      	cmp	r3, #0
 8002808:	d008      	beq.n	800281c <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800280a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800280c:	015a      	lsls	r2, r3, #5
 800280e:	69fb      	ldr	r3, [r7, #28]
 8002810:	4413      	add	r3, r2
 8002812:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002816:	461a      	mov	r2, r3
 8002818:	2310      	movs	r3, #16
 800281a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800281c:	693b      	ldr	r3, [r7, #16]
 800281e:	f003 0320 	and.w	r3, r3, #32
 8002822:	2b00      	cmp	r3, #0
 8002824:	d008      	beq.n	8002838 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002828:	015a      	lsls	r2, r3, #5
 800282a:	69fb      	ldr	r3, [r7, #28]
 800282c:	4413      	add	r3, r2
 800282e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002832:	461a      	mov	r2, r3
 8002834:	2320      	movs	r3, #32
 8002836:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002838:	693b      	ldr	r3, [r7, #16]
 800283a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800283e:	2b00      	cmp	r3, #0
 8002840:	d009      	beq.n	8002856 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002844:	015a      	lsls	r2, r3, #5
 8002846:	69fb      	ldr	r3, [r7, #28]
 8002848:	4413      	add	r3, r2
 800284a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800284e:	461a      	mov	r2, r3
 8002850:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002854:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002856:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002858:	3301      	adds	r3, #1
 800285a:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800285c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800285e:	085b      	lsrs	r3, r3, #1
 8002860:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002862:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002864:	2b00      	cmp	r3, #0
 8002866:	d199      	bne.n	800279c <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4618      	mov	r0, r3
 800286e:	f006 f821 	bl	80088b4 <USB_ReadInterrupts>
 8002872:	4603      	mov	r3, r0
 8002874:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002878:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800287c:	f040 80c0 	bne.w	8002a00 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4618      	mov	r0, r3
 8002886:	f006 f842 	bl	800890e <USB_ReadDevAllInEpInterrupt>
 800288a:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800288c:	2300      	movs	r3, #0
 800288e:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8002890:	e0b2      	b.n	80029f8 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002892:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002894:	f003 0301 	and.w	r3, r3, #1
 8002898:	2b00      	cmp	r3, #0
 800289a:	f000 80a7 	beq.w	80029ec <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028a4:	b2d2      	uxtb	r2, r2
 80028a6:	4611      	mov	r1, r2
 80028a8:	4618      	mov	r0, r3
 80028aa:	f006 f868 	bl	800897e <USB_ReadDevInEPInterrupt>
 80028ae:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	f003 0301 	and.w	r3, r3, #1
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d057      	beq.n	800296a <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80028ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028bc:	f003 030f 	and.w	r3, r3, #15
 80028c0:	2201      	movs	r2, #1
 80028c2:	fa02 f303 	lsl.w	r3, r2, r3
 80028c6:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80028c8:	69fb      	ldr	r3, [r7, #28]
 80028ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80028ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	43db      	mvns	r3, r3
 80028d4:	69f9      	ldr	r1, [r7, #28]
 80028d6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80028da:	4013      	ands	r3, r2
 80028dc:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80028de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e0:	015a      	lsls	r2, r3, #5
 80028e2:	69fb      	ldr	r3, [r7, #28]
 80028e4:	4413      	add	r3, r2
 80028e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80028ea:	461a      	mov	r2, r3
 80028ec:	2301      	movs	r3, #1
 80028ee:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	691b      	ldr	r3, [r3, #16]
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d132      	bne.n	800295e <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80028f8:	6879      	ldr	r1, [r7, #4]
 80028fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028fc:	4613      	mov	r3, r2
 80028fe:	00db      	lsls	r3, r3, #3
 8002900:	1a9b      	subs	r3, r3, r2
 8002902:	009b      	lsls	r3, r3, #2
 8002904:	440b      	add	r3, r1
 8002906:	3348      	adds	r3, #72	; 0x48
 8002908:	6819      	ldr	r1, [r3, #0]
 800290a:	6878      	ldr	r0, [r7, #4]
 800290c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800290e:	4613      	mov	r3, r2
 8002910:	00db      	lsls	r3, r3, #3
 8002912:	1a9b      	subs	r3, r3, r2
 8002914:	009b      	lsls	r3, r3, #2
 8002916:	4403      	add	r3, r0
 8002918:	3344      	adds	r3, #68	; 0x44
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4419      	add	r1, r3
 800291e:	6878      	ldr	r0, [r7, #4]
 8002920:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002922:	4613      	mov	r3, r2
 8002924:	00db      	lsls	r3, r3, #3
 8002926:	1a9b      	subs	r3, r3, r2
 8002928:	009b      	lsls	r3, r3, #2
 800292a:	4403      	add	r3, r0
 800292c:	3348      	adds	r3, #72	; 0x48
 800292e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002932:	2b00      	cmp	r3, #0
 8002934:	d113      	bne.n	800295e <HAL_PCD_IRQHandler+0x31c>
 8002936:	6879      	ldr	r1, [r7, #4]
 8002938:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800293a:	4613      	mov	r3, r2
 800293c:	00db      	lsls	r3, r3, #3
 800293e:	1a9b      	subs	r3, r3, r2
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	440b      	add	r3, r1
 8002944:	3350      	adds	r3, #80	; 0x50
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d108      	bne.n	800295e <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6818      	ldr	r0, [r3, #0]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002956:	461a      	mov	r2, r3
 8002958:	2101      	movs	r1, #1
 800295a:	f006 f871 	bl	8008a40 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800295e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002960:	b2db      	uxtb	r3, r3
 8002962:	4619      	mov	r1, r3
 8002964:	6878      	ldr	r0, [r7, #4]
 8002966:	f009 fc04 	bl	800c172 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	f003 0308 	and.w	r3, r3, #8
 8002970:	2b00      	cmp	r3, #0
 8002972:	d008      	beq.n	8002986 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002976:	015a      	lsls	r2, r3, #5
 8002978:	69fb      	ldr	r3, [r7, #28]
 800297a:	4413      	add	r3, r2
 800297c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002980:	461a      	mov	r2, r3
 8002982:	2308      	movs	r3, #8
 8002984:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002986:	693b      	ldr	r3, [r7, #16]
 8002988:	f003 0310 	and.w	r3, r3, #16
 800298c:	2b00      	cmp	r3, #0
 800298e:	d008      	beq.n	80029a2 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002992:	015a      	lsls	r2, r3, #5
 8002994:	69fb      	ldr	r3, [r7, #28]
 8002996:	4413      	add	r3, r2
 8002998:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800299c:	461a      	mov	r2, r3
 800299e:	2310      	movs	r3, #16
 80029a0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d008      	beq.n	80029be <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80029ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ae:	015a      	lsls	r2, r3, #5
 80029b0:	69fb      	ldr	r3, [r7, #28]
 80029b2:	4413      	add	r3, r2
 80029b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80029b8:	461a      	mov	r2, r3
 80029ba:	2340      	movs	r3, #64	; 0x40
 80029bc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80029be:	693b      	ldr	r3, [r7, #16]
 80029c0:	f003 0302 	and.w	r3, r3, #2
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d008      	beq.n	80029da <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80029c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ca:	015a      	lsls	r2, r3, #5
 80029cc:	69fb      	ldr	r3, [r7, #28]
 80029ce:	4413      	add	r3, r2
 80029d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80029d4:	461a      	mov	r2, r3
 80029d6:	2302      	movs	r3, #2
 80029d8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d003      	beq.n	80029ec <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80029e4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	f000 fc75 	bl	80032d6 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80029ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ee:	3301      	adds	r3, #1
 80029f0:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80029f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029f4:	085b      	lsrs	r3, r3, #1
 80029f6:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80029f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	f47f af49 	bne.w	8002892 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4618      	mov	r0, r3
 8002a06:	f005 ff55 	bl	80088b4 <USB_ReadInterrupts>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002a10:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002a14:	d122      	bne.n	8002a5c <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002a16:	69fb      	ldr	r3, [r7, #28]
 8002a18:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	69fa      	ldr	r2, [r7, #28]
 8002a20:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002a24:	f023 0301 	bic.w	r3, r3, #1
 8002a28:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d108      	bne.n	8002a46 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2200      	movs	r2, #0
 8002a38:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002a3c:	2100      	movs	r1, #0
 8002a3e:	6878      	ldr	r0, [r7, #4]
 8002a40:	f000 fea4 	bl	800378c <HAL_PCDEx_LPM_Callback>
 8002a44:	e002      	b.n	8002a4c <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	f009 fc0a 	bl	800c260 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	695a      	ldr	r2, [r3, #20]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8002a5a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4618      	mov	r0, r3
 8002a62:	f005 ff27 	bl	80088b4 <USB_ReadInterrupts>
 8002a66:	4603      	mov	r3, r0
 8002a68:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002a6c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002a70:	d112      	bne.n	8002a98 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002a72:	69fb      	ldr	r3, [r7, #28]
 8002a74:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002a78:	689b      	ldr	r3, [r3, #8]
 8002a7a:	f003 0301 	and.w	r3, r3, #1
 8002a7e:	2b01      	cmp	r3, #1
 8002a80:	d102      	bne.n	8002a88 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002a82:	6878      	ldr	r0, [r7, #4]
 8002a84:	f009 fbc6 	bl	800c214 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	695a      	ldr	r2, [r3, #20]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8002a96:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f005 ff09 	bl	80088b4 <USB_ReadInterrupts>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002aa8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002aac:	d121      	bne.n	8002af2 <HAL_PCD_IRQHandler+0x4b0>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	695a      	ldr	r2, [r3, #20]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8002abc:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d111      	bne.n	8002aec <HAL_PCD_IRQHandler+0x4aa>
      {
        hpcd->LPM_State = LPM_L1;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2201      	movs	r2, #1
 8002acc:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ad6:	089b      	lsrs	r3, r3, #2
 8002ad8:	f003 020f 	and.w	r2, r3, #15
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002ae2:	2101      	movs	r1, #1
 8002ae4:	6878      	ldr	r0, [r7, #4]
 8002ae6:	f000 fe51 	bl	800378c <HAL_PCDEx_LPM_Callback>
 8002aea:	e002      	b.n	8002af2 <HAL_PCD_IRQHandler+0x4b0>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002aec:	6878      	ldr	r0, [r7, #4]
 8002aee:	f009 fb91 	bl	800c214 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4618      	mov	r0, r3
 8002af8:	f005 fedc 	bl	80088b4 <USB_ReadInterrupts>
 8002afc:	4603      	mov	r3, r0
 8002afe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b06:	f040 80c7 	bne.w	8002c98 <HAL_PCD_IRQHandler+0x656>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002b0a:	69fb      	ldr	r3, [r7, #28]
 8002b0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	69fa      	ldr	r2, [r7, #28]
 8002b14:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002b18:	f023 0301 	bic.w	r3, r3, #1
 8002b1c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	2110      	movs	r1, #16
 8002b24:	4618      	mov	r0, r3
 8002b26:	f004 ff65 	bl	80079f4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b2e:	e056      	b.n	8002bde <HAL_PCD_IRQHandler+0x59c>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002b30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b32:	015a      	lsls	r2, r3, #5
 8002b34:	69fb      	ldr	r3, [r7, #28]
 8002b36:	4413      	add	r3, r2
 8002b38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002b3c:	461a      	mov	r2, r3
 8002b3e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002b42:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002b44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b46:	015a      	lsls	r2, r3, #5
 8002b48:	69fb      	ldr	r3, [r7, #28]
 8002b4a:	4413      	add	r3, r2
 8002b4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b54:	0151      	lsls	r1, r2, #5
 8002b56:	69fa      	ldr	r2, [r7, #28]
 8002b58:	440a      	add	r2, r1
 8002b5a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8002b5e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002b62:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8002b64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b66:	015a      	lsls	r2, r3, #5
 8002b68:	69fb      	ldr	r3, [r7, #28]
 8002b6a:	4413      	add	r3, r2
 8002b6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b74:	0151      	lsls	r1, r2, #5
 8002b76:	69fa      	ldr	r2, [r7, #28]
 8002b78:	440a      	add	r2, r1
 8002b7a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8002b7e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002b82:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002b84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b86:	015a      	lsls	r2, r3, #5
 8002b88:	69fb      	ldr	r3, [r7, #28]
 8002b8a:	4413      	add	r3, r2
 8002b8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002b90:	461a      	mov	r2, r3
 8002b92:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002b96:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002b98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b9a:	015a      	lsls	r2, r3, #5
 8002b9c:	69fb      	ldr	r3, [r7, #28]
 8002b9e:	4413      	add	r3, r2
 8002ba0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002ba8:	0151      	lsls	r1, r2, #5
 8002baa:	69fa      	ldr	r2, [r7, #28]
 8002bac:	440a      	add	r2, r1
 8002bae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002bb2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002bb6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002bb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bba:	015a      	lsls	r2, r3, #5
 8002bbc:	69fb      	ldr	r3, [r7, #28]
 8002bbe:	4413      	add	r3, r2
 8002bc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002bc8:	0151      	lsls	r1, r2, #5
 8002bca:	69fa      	ldr	r2, [r7, #28]
 8002bcc:	440a      	add	r2, r1
 8002bce:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002bd2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002bd6:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002bd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bda:	3301      	adds	r3, #1
 8002bdc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002be4:	429a      	cmp	r2, r3
 8002be6:	d3a3      	bcc.n	8002b30 <HAL_PCD_IRQHandler+0x4ee>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002bee:	69db      	ldr	r3, [r3, #28]
 8002bf0:	69fa      	ldr	r2, [r7, #28]
 8002bf2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002bf6:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8002bfa:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d016      	beq.n	8002c32 <HAL_PCD_IRQHandler+0x5f0>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002c04:	69fb      	ldr	r3, [r7, #28]
 8002c06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002c0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002c0e:	69fa      	ldr	r2, [r7, #28]
 8002c10:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002c14:	f043 030b 	orr.w	r3, r3, #11
 8002c18:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002c1c:	69fb      	ldr	r3, [r7, #28]
 8002c1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002c22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c24:	69fa      	ldr	r2, [r7, #28]
 8002c26:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002c2a:	f043 030b 	orr.w	r3, r3, #11
 8002c2e:	6453      	str	r3, [r2, #68]	; 0x44
 8002c30:	e015      	b.n	8002c5e <HAL_PCD_IRQHandler+0x61c>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002c32:	69fb      	ldr	r3, [r7, #28]
 8002c34:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002c38:	695a      	ldr	r2, [r3, #20]
 8002c3a:	69fb      	ldr	r3, [r7, #28]
 8002c3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002c40:	4619      	mov	r1, r3
 8002c42:	f242 032b 	movw	r3, #8235	; 0x202b
 8002c46:	4313      	orrs	r3, r2
 8002c48:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002c4a:	69fb      	ldr	r3, [r7, #28]
 8002c4c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002c50:	691b      	ldr	r3, [r3, #16]
 8002c52:	69fa      	ldr	r2, [r7, #28]
 8002c54:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002c58:	f043 030b 	orr.w	r3, r3, #11
 8002c5c:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002c5e:	69fb      	ldr	r3, [r7, #28]
 8002c60:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	69fa      	ldr	r2, [r7, #28]
 8002c68:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002c6c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8002c70:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6818      	ldr	r0, [r3, #0]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	691b      	ldr	r3, [r3, #16]
 8002c7a:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002c82:	461a      	mov	r2, r3
 8002c84:	f005 fedc 	bl	8008a40 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	695a      	ldr	r2, [r3, #20]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8002c96:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f005 fe09 	bl	80088b4 <USB_ReadInterrupts>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ca8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002cac:	d124      	bne.n	8002cf8 <HAL_PCD_IRQHandler+0x6b6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f005 fea0 	bl	80089f8 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f004 fefa 	bl	8007ab6 <USB_GetDevSpeed>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	461a      	mov	r2, r3
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681c      	ldr	r4, [r3, #0]
 8002cce:	f002 f935 	bl	8004f3c <HAL_RCC_GetHCLKFreq>
 8002cd2:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	461a      	mov	r2, r3
 8002cdc:	4620      	mov	r0, r4
 8002cde:	f004 fc3d 	bl	800755c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002ce2:	6878      	ldr	r0, [r7, #4]
 8002ce4:	f009 fa6d 	bl	800c1c2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	695a      	ldr	r2, [r3, #20]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8002cf6:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f005 fdd9 	bl	80088b4 <USB_ReadInterrupts>
 8002d02:	4603      	mov	r3, r0
 8002d04:	f003 0308 	and.w	r3, r3, #8
 8002d08:	2b08      	cmp	r3, #8
 8002d0a:	d10a      	bne.n	8002d22 <HAL_PCD_IRQHandler+0x6e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002d0c:	6878      	ldr	r0, [r7, #4]
 8002d0e:	f009 fa4a 	bl	800c1a6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	695a      	ldr	r2, [r3, #20]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f002 0208 	and.w	r2, r2, #8
 8002d20:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4618      	mov	r0, r3
 8002d28:	f005 fdc4 	bl	80088b4 <USB_ReadInterrupts>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d32:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002d36:	d10f      	bne.n	8002d58 <HAL_PCD_IRQHandler+0x716>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d3e:	b2db      	uxtb	r3, r3
 8002d40:	4619      	mov	r1, r3
 8002d42:	6878      	ldr	r0, [r7, #4]
 8002d44:	f009 faac 	bl	800c2a0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	695a      	ldr	r2, [r3, #20]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8002d56:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f005 fda9 	bl	80088b4 <USB_ReadInterrupts>
 8002d62:	4603      	mov	r3, r0
 8002d64:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d68:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002d6c:	d10f      	bne.n	8002d8e <HAL_PCD_IRQHandler+0x74c>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	4619      	mov	r1, r3
 8002d78:	6878      	ldr	r0, [r7, #4]
 8002d7a:	f009 fa7f 	bl	800c27c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	695a      	ldr	r2, [r3, #20]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8002d8c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4618      	mov	r0, r3
 8002d94:	f005 fd8e 	bl	80088b4 <USB_ReadInterrupts>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002d9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002da2:	d10a      	bne.n	8002dba <HAL_PCD_IRQHandler+0x778>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002da4:	6878      	ldr	r0, [r7, #4]
 8002da6:	f009 fa8d 	bl	800c2c4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	695a      	ldr	r2, [r3, #20]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8002db8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f005 fd78 	bl	80088b4 <USB_ReadInterrupts>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	f003 0304 	and.w	r3, r3, #4
 8002dca:	2b04      	cmp	r3, #4
 8002dcc:	d115      	bne.n	8002dfa <HAL_PCD_IRQHandler+0x7b8>
    {
      temp = hpcd->Instance->GOTGINT;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002dd6:	69bb      	ldr	r3, [r7, #24]
 8002dd8:	f003 0304 	and.w	r3, r3, #4
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d002      	beq.n	8002de6 <HAL_PCD_IRQHandler+0x7a4>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002de0:	6878      	ldr	r0, [r7, #4]
 8002de2:	f009 fa7d 	bl	800c2e0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	6859      	ldr	r1, [r3, #4]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	69ba      	ldr	r2, [r7, #24]
 8002df2:	430a      	orrs	r2, r1
 8002df4:	605a      	str	r2, [r3, #4]
 8002df6:	e000      	b.n	8002dfa <HAL_PCD_IRQHandler+0x7b8>
      return;
 8002df8:	bf00      	nop
    }
  }
}
 8002dfa:	3734      	adds	r7, #52	; 0x34
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd90      	pop	{r4, r7, pc}

08002e00 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b082      	sub	sp, #8
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
 8002e08:	460b      	mov	r3, r1
 8002e0a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002e12:	2b01      	cmp	r3, #1
 8002e14:	d101      	bne.n	8002e1a <HAL_PCD_SetAddress+0x1a>
 8002e16:	2302      	movs	r3, #2
 8002e18:	e013      	b.n	8002e42 <HAL_PCD_SetAddress+0x42>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	78fa      	ldrb	r2, [r7, #3]
 8002e26:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	78fa      	ldrb	r2, [r7, #3]
 8002e30:	4611      	mov	r1, r2
 8002e32:	4618      	mov	r0, r3
 8002e34:	f005 fcd6 	bl	80087e4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8002e40:	2300      	movs	r3, #0
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3708      	adds	r7, #8
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}

08002e4a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002e4a:	b580      	push	{r7, lr}
 8002e4c:	b084      	sub	sp, #16
 8002e4e:	af00      	add	r7, sp, #0
 8002e50:	6078      	str	r0, [r7, #4]
 8002e52:	4608      	mov	r0, r1
 8002e54:	4611      	mov	r1, r2
 8002e56:	461a      	mov	r2, r3
 8002e58:	4603      	mov	r3, r0
 8002e5a:	70fb      	strb	r3, [r7, #3]
 8002e5c:	460b      	mov	r3, r1
 8002e5e:	803b      	strh	r3, [r7, #0]
 8002e60:	4613      	mov	r3, r2
 8002e62:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002e64:	2300      	movs	r3, #0
 8002e66:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002e68:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	da0f      	bge.n	8002e90 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e70:	78fb      	ldrb	r3, [r7, #3]
 8002e72:	f003 020f 	and.w	r2, r3, #15
 8002e76:	4613      	mov	r3, r2
 8002e78:	00db      	lsls	r3, r3, #3
 8002e7a:	1a9b      	subs	r3, r3, r2
 8002e7c:	009b      	lsls	r3, r3, #2
 8002e7e:	3338      	adds	r3, #56	; 0x38
 8002e80:	687a      	ldr	r2, [r7, #4]
 8002e82:	4413      	add	r3, r2
 8002e84:	3304      	adds	r3, #4
 8002e86:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	705a      	strb	r2, [r3, #1]
 8002e8e:	e00f      	b.n	8002eb0 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002e90:	78fb      	ldrb	r3, [r7, #3]
 8002e92:	f003 020f 	and.w	r2, r3, #15
 8002e96:	4613      	mov	r3, r2
 8002e98:	00db      	lsls	r3, r3, #3
 8002e9a:	1a9b      	subs	r3, r3, r2
 8002e9c:	009b      	lsls	r3, r3, #2
 8002e9e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002ea2:	687a      	ldr	r2, [r7, #4]
 8002ea4:	4413      	add	r3, r2
 8002ea6:	3304      	adds	r3, #4
 8002ea8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2200      	movs	r2, #0
 8002eae:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002eb0:	78fb      	ldrb	r3, [r7, #3]
 8002eb2:	f003 030f 	and.w	r3, r3, #15
 8002eb6:	b2da      	uxtb	r2, r3
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002ebc:	883a      	ldrh	r2, [r7, #0]
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	78ba      	ldrb	r2, [r7, #2]
 8002ec6:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	785b      	ldrb	r3, [r3, #1]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d004      	beq.n	8002eda <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	781b      	ldrb	r3, [r3, #0]
 8002ed4:	b29a      	uxth	r2, r3
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002eda:	78bb      	ldrb	r3, [r7, #2]
 8002edc:	2b02      	cmp	r3, #2
 8002ede:	d102      	bne.n	8002ee6 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002eec:	2b01      	cmp	r3, #1
 8002eee:	d101      	bne.n	8002ef4 <HAL_PCD_EP_Open+0xaa>
 8002ef0:	2302      	movs	r3, #2
 8002ef2:	e00e      	b.n	8002f12 <HAL_PCD_EP_Open+0xc8>
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	68f9      	ldr	r1, [r7, #12]
 8002f02:	4618      	mov	r0, r3
 8002f04:	f004 fdfc 	bl	8007b00 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8002f10:	7afb      	ldrb	r3, [r7, #11]
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	3710      	adds	r7, #16
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}

08002f1a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002f1a:	b580      	push	{r7, lr}
 8002f1c:	b084      	sub	sp, #16
 8002f1e:	af00      	add	r7, sp, #0
 8002f20:	6078      	str	r0, [r7, #4]
 8002f22:	460b      	mov	r3, r1
 8002f24:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002f26:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	da0f      	bge.n	8002f4e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002f2e:	78fb      	ldrb	r3, [r7, #3]
 8002f30:	f003 020f 	and.w	r2, r3, #15
 8002f34:	4613      	mov	r3, r2
 8002f36:	00db      	lsls	r3, r3, #3
 8002f38:	1a9b      	subs	r3, r3, r2
 8002f3a:	009b      	lsls	r3, r3, #2
 8002f3c:	3338      	adds	r3, #56	; 0x38
 8002f3e:	687a      	ldr	r2, [r7, #4]
 8002f40:	4413      	add	r3, r2
 8002f42:	3304      	adds	r3, #4
 8002f44:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2201      	movs	r2, #1
 8002f4a:	705a      	strb	r2, [r3, #1]
 8002f4c:	e00f      	b.n	8002f6e <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002f4e:	78fb      	ldrb	r3, [r7, #3]
 8002f50:	f003 020f 	and.w	r2, r3, #15
 8002f54:	4613      	mov	r3, r2
 8002f56:	00db      	lsls	r3, r3, #3
 8002f58:	1a9b      	subs	r3, r3, r2
 8002f5a:	009b      	lsls	r3, r3, #2
 8002f5c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002f60:	687a      	ldr	r2, [r7, #4]
 8002f62:	4413      	add	r3, r2
 8002f64:	3304      	adds	r3, #4
 8002f66:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8002f6e:	78fb      	ldrb	r3, [r7, #3]
 8002f70:	f003 030f 	and.w	r3, r3, #15
 8002f74:	b2da      	uxtb	r2, r3
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002f80:	2b01      	cmp	r3, #1
 8002f82:	d101      	bne.n	8002f88 <HAL_PCD_EP_Close+0x6e>
 8002f84:	2302      	movs	r3, #2
 8002f86:	e00e      	b.n	8002fa6 <HAL_PCD_EP_Close+0x8c>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2201      	movs	r2, #1
 8002f8c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	68f9      	ldr	r1, [r7, #12]
 8002f96:	4618      	mov	r0, r3
 8002f98:	f004 fe3a 	bl	8007c10 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8002fa4:	2300      	movs	r3, #0
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	3710      	adds	r7, #16
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}

08002fae <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002fae:	b580      	push	{r7, lr}
 8002fb0:	b086      	sub	sp, #24
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	60f8      	str	r0, [r7, #12]
 8002fb6:	607a      	str	r2, [r7, #4]
 8002fb8:	603b      	str	r3, [r7, #0]
 8002fba:	460b      	mov	r3, r1
 8002fbc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002fbe:	7afb      	ldrb	r3, [r7, #11]
 8002fc0:	f003 020f 	and.w	r2, r3, #15
 8002fc4:	4613      	mov	r3, r2
 8002fc6:	00db      	lsls	r3, r3, #3
 8002fc8:	1a9b      	subs	r3, r3, r2
 8002fca:	009b      	lsls	r3, r3, #2
 8002fcc:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002fd0:	68fa      	ldr	r2, [r7, #12]
 8002fd2:	4413      	add	r3, r2
 8002fd4:	3304      	adds	r3, #4
 8002fd6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	687a      	ldr	r2, [r7, #4]
 8002fdc:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002fde:	697b      	ldr	r3, [r7, #20]
 8002fe0:	683a      	ldr	r2, [r7, #0]
 8002fe2:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8002fea:	697b      	ldr	r3, [r7, #20]
 8002fec:	2200      	movs	r2, #0
 8002fee:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002ff0:	7afb      	ldrb	r3, [r7, #11]
 8002ff2:	f003 030f 	and.w	r3, r3, #15
 8002ff6:	b2da      	uxtb	r2, r3
 8002ff8:	697b      	ldr	r3, [r7, #20]
 8002ffa:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	691b      	ldr	r3, [r3, #16]
 8003000:	2b01      	cmp	r3, #1
 8003002:	d102      	bne.n	800300a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003004:	687a      	ldr	r2, [r7, #4]
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800300a:	7afb      	ldrb	r3, [r7, #11]
 800300c:	f003 030f 	and.w	r3, r3, #15
 8003010:	2b00      	cmp	r3, #0
 8003012:	d109      	bne.n	8003028 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	6818      	ldr	r0, [r3, #0]
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	691b      	ldr	r3, [r3, #16]
 800301c:	b2db      	uxtb	r3, r3
 800301e:	461a      	mov	r2, r3
 8003020:	6979      	ldr	r1, [r7, #20]
 8003022:	f005 f91d 	bl	8008260 <USB_EP0StartXfer>
 8003026:	e008      	b.n	800303a <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	6818      	ldr	r0, [r3, #0]
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	691b      	ldr	r3, [r3, #16]
 8003030:	b2db      	uxtb	r3, r3
 8003032:	461a      	mov	r2, r3
 8003034:	6979      	ldr	r1, [r7, #20]
 8003036:	f004 fec7 	bl	8007dc8 <USB_EPStartXfer>
  }

  return HAL_OK;
 800303a:	2300      	movs	r3, #0
}
 800303c:	4618      	mov	r0, r3
 800303e:	3718      	adds	r7, #24
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}

08003044 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
 800304c:	460b      	mov	r3, r1
 800304e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003050:	78fb      	ldrb	r3, [r7, #3]
 8003052:	f003 020f 	and.w	r2, r3, #15
 8003056:	6879      	ldr	r1, [r7, #4]
 8003058:	4613      	mov	r3, r2
 800305a:	00db      	lsls	r3, r3, #3
 800305c:	1a9b      	subs	r3, r3, r2
 800305e:	009b      	lsls	r3, r3, #2
 8003060:	440b      	add	r3, r1
 8003062:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8003066:	681b      	ldr	r3, [r3, #0]
}
 8003068:	4618      	mov	r0, r3
 800306a:	370c      	adds	r7, #12
 800306c:	46bd      	mov	sp, r7
 800306e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003072:	4770      	bx	lr

08003074 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b086      	sub	sp, #24
 8003078:	af00      	add	r7, sp, #0
 800307a:	60f8      	str	r0, [r7, #12]
 800307c:	607a      	str	r2, [r7, #4]
 800307e:	603b      	str	r3, [r7, #0]
 8003080:	460b      	mov	r3, r1
 8003082:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003084:	7afb      	ldrb	r3, [r7, #11]
 8003086:	f003 020f 	and.w	r2, r3, #15
 800308a:	4613      	mov	r3, r2
 800308c:	00db      	lsls	r3, r3, #3
 800308e:	1a9b      	subs	r3, r3, r2
 8003090:	009b      	lsls	r3, r3, #2
 8003092:	3338      	adds	r3, #56	; 0x38
 8003094:	68fa      	ldr	r2, [r7, #12]
 8003096:	4413      	add	r3, r2
 8003098:	3304      	adds	r3, #4
 800309a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800309c:	697b      	ldr	r3, [r7, #20]
 800309e:	687a      	ldr	r2, [r7, #4]
 80030a0:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	683a      	ldr	r2, [r7, #0]
 80030a6:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80030a8:	697b      	ldr	r3, [r7, #20]
 80030aa:	2200      	movs	r2, #0
 80030ac:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	2201      	movs	r2, #1
 80030b2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80030b4:	7afb      	ldrb	r3, [r7, #11]
 80030b6:	f003 030f 	and.w	r3, r3, #15
 80030ba:	b2da      	uxtb	r2, r3
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	691b      	ldr	r3, [r3, #16]
 80030c4:	2b01      	cmp	r3, #1
 80030c6:	d102      	bne.n	80030ce <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80030c8:	687a      	ldr	r2, [r7, #4]
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80030ce:	7afb      	ldrb	r3, [r7, #11]
 80030d0:	f003 030f 	and.w	r3, r3, #15
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d109      	bne.n	80030ec <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	6818      	ldr	r0, [r3, #0]
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	691b      	ldr	r3, [r3, #16]
 80030e0:	b2db      	uxtb	r3, r3
 80030e2:	461a      	mov	r2, r3
 80030e4:	6979      	ldr	r1, [r7, #20]
 80030e6:	f005 f8bb 	bl	8008260 <USB_EP0StartXfer>
 80030ea:	e008      	b.n	80030fe <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	6818      	ldr	r0, [r3, #0]
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	691b      	ldr	r3, [r3, #16]
 80030f4:	b2db      	uxtb	r3, r3
 80030f6:	461a      	mov	r2, r3
 80030f8:	6979      	ldr	r1, [r7, #20]
 80030fa:	f004 fe65 	bl	8007dc8 <USB_EPStartXfer>
  }

  return HAL_OK;
 80030fe:	2300      	movs	r3, #0
}
 8003100:	4618      	mov	r0, r3
 8003102:	3718      	adds	r7, #24
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}

08003108 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b084      	sub	sp, #16
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
 8003110:	460b      	mov	r3, r1
 8003112:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003114:	78fb      	ldrb	r3, [r7, #3]
 8003116:	f003 020f 	and.w	r2, r3, #15
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	429a      	cmp	r2, r3
 8003120:	d901      	bls.n	8003126 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	e050      	b.n	80031c8 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003126:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800312a:	2b00      	cmp	r3, #0
 800312c:	da0f      	bge.n	800314e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800312e:	78fb      	ldrb	r3, [r7, #3]
 8003130:	f003 020f 	and.w	r2, r3, #15
 8003134:	4613      	mov	r3, r2
 8003136:	00db      	lsls	r3, r3, #3
 8003138:	1a9b      	subs	r3, r3, r2
 800313a:	009b      	lsls	r3, r3, #2
 800313c:	3338      	adds	r3, #56	; 0x38
 800313e:	687a      	ldr	r2, [r7, #4]
 8003140:	4413      	add	r3, r2
 8003142:	3304      	adds	r3, #4
 8003144:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	2201      	movs	r2, #1
 800314a:	705a      	strb	r2, [r3, #1]
 800314c:	e00d      	b.n	800316a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800314e:	78fa      	ldrb	r2, [r7, #3]
 8003150:	4613      	mov	r3, r2
 8003152:	00db      	lsls	r3, r3, #3
 8003154:	1a9b      	subs	r3, r3, r2
 8003156:	009b      	lsls	r3, r3, #2
 8003158:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800315c:	687a      	ldr	r2, [r7, #4]
 800315e:	4413      	add	r3, r2
 8003160:	3304      	adds	r3, #4
 8003162:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2200      	movs	r2, #0
 8003168:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	2201      	movs	r2, #1
 800316e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003170:	78fb      	ldrb	r3, [r7, #3]
 8003172:	f003 030f 	and.w	r3, r3, #15
 8003176:	b2da      	uxtb	r2, r3
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003182:	2b01      	cmp	r3, #1
 8003184:	d101      	bne.n	800318a <HAL_PCD_EP_SetStall+0x82>
 8003186:	2302      	movs	r3, #2
 8003188:	e01e      	b.n	80031c8 <HAL_PCD_EP_SetStall+0xc0>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2201      	movs	r2, #1
 800318e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	68f9      	ldr	r1, [r7, #12]
 8003198:	4618      	mov	r0, r3
 800319a:	f005 fa4f 	bl	800863c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800319e:	78fb      	ldrb	r3, [r7, #3]
 80031a0:	f003 030f 	and.w	r3, r3, #15
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d10a      	bne.n	80031be <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6818      	ldr	r0, [r3, #0]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	691b      	ldr	r3, [r3, #16]
 80031b0:	b2d9      	uxtb	r1, r3
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80031b8:	461a      	mov	r2, r3
 80031ba:	f005 fc41 	bl	8008a40 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80031c6:	2300      	movs	r3, #0
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	3710      	adds	r7, #16
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}

080031d0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b084      	sub	sp, #16
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
 80031d8:	460b      	mov	r3, r1
 80031da:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80031dc:	78fb      	ldrb	r3, [r7, #3]
 80031de:	f003 020f 	and.w	r2, r3, #15
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	429a      	cmp	r2, r3
 80031e8:	d901      	bls.n	80031ee <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	e042      	b.n	8003274 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80031ee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	da0f      	bge.n	8003216 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80031f6:	78fb      	ldrb	r3, [r7, #3]
 80031f8:	f003 020f 	and.w	r2, r3, #15
 80031fc:	4613      	mov	r3, r2
 80031fe:	00db      	lsls	r3, r3, #3
 8003200:	1a9b      	subs	r3, r3, r2
 8003202:	009b      	lsls	r3, r3, #2
 8003204:	3338      	adds	r3, #56	; 0x38
 8003206:	687a      	ldr	r2, [r7, #4]
 8003208:	4413      	add	r3, r2
 800320a:	3304      	adds	r3, #4
 800320c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	2201      	movs	r2, #1
 8003212:	705a      	strb	r2, [r3, #1]
 8003214:	e00f      	b.n	8003236 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003216:	78fb      	ldrb	r3, [r7, #3]
 8003218:	f003 020f 	and.w	r2, r3, #15
 800321c:	4613      	mov	r3, r2
 800321e:	00db      	lsls	r3, r3, #3
 8003220:	1a9b      	subs	r3, r3, r2
 8003222:	009b      	lsls	r3, r3, #2
 8003224:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003228:	687a      	ldr	r2, [r7, #4]
 800322a:	4413      	add	r3, r2
 800322c:	3304      	adds	r3, #4
 800322e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2200      	movs	r2, #0
 8003234:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	2200      	movs	r2, #0
 800323a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800323c:	78fb      	ldrb	r3, [r7, #3]
 800323e:	f003 030f 	and.w	r3, r3, #15
 8003242:	b2da      	uxtb	r2, r3
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800324e:	2b01      	cmp	r3, #1
 8003250:	d101      	bne.n	8003256 <HAL_PCD_EP_ClrStall+0x86>
 8003252:	2302      	movs	r3, #2
 8003254:	e00e      	b.n	8003274 <HAL_PCD_EP_ClrStall+0xa4>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2201      	movs	r2, #1
 800325a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	68f9      	ldr	r1, [r7, #12]
 8003264:	4618      	mov	r0, r3
 8003266:	f005 fa57 	bl	8008718 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2200      	movs	r2, #0
 800326e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003272:	2300      	movs	r3, #0
}
 8003274:	4618      	mov	r0, r3
 8003276:	3710      	adds	r7, #16
 8003278:	46bd      	mov	sp, r7
 800327a:	bd80      	pop	{r7, pc}

0800327c <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b082      	sub	sp, #8
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
 8003284:	460b      	mov	r3, r1
 8003286:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800328e:	2b01      	cmp	r3, #1
 8003290:	d101      	bne.n	8003296 <HAL_PCD_EP_Flush+0x1a>
 8003292:	2302      	movs	r3, #2
 8003294:	e01b      	b.n	80032ce <HAL_PCD_EP_Flush+0x52>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2201      	movs	r2, #1
 800329a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((ep_addr & 0x80U) == 0x80U)
 800329e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	da09      	bge.n	80032ba <HAL_PCD_EP_Flush+0x3e>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681a      	ldr	r2, [r3, #0]
 80032aa:	78fb      	ldrb	r3, [r7, #3]
 80032ac:	f003 030f 	and.w	r3, r3, #15
 80032b0:	4619      	mov	r1, r3
 80032b2:	4610      	mov	r0, r2
 80032b4:	f004 fb9e 	bl	80079f4 <USB_FlushTxFifo>
 80032b8:	e004      	b.n	80032c4 <HAL_PCD_EP_Flush+0x48>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4618      	mov	r0, r3
 80032c0:	f004 fbbe 	bl	8007a40 <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2200      	movs	r2, #0
 80032c8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80032cc:	2300      	movs	r3, #0
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	3708      	adds	r7, #8
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}

080032d6 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80032d6:	b580      	push	{r7, lr}
 80032d8:	b08a      	sub	sp, #40	; 0x28
 80032da:	af02      	add	r7, sp, #8
 80032dc:	6078      	str	r0, [r7, #4]
 80032de:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80032ea:	683a      	ldr	r2, [r7, #0]
 80032ec:	4613      	mov	r3, r2
 80032ee:	00db      	lsls	r3, r3, #3
 80032f0:	1a9b      	subs	r3, r3, r2
 80032f2:	009b      	lsls	r3, r3, #2
 80032f4:	3338      	adds	r3, #56	; 0x38
 80032f6:	687a      	ldr	r2, [r7, #4]
 80032f8:	4413      	add	r3, r2
 80032fa:	3304      	adds	r3, #4
 80032fc:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	699a      	ldr	r2, [r3, #24]
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	695b      	ldr	r3, [r3, #20]
 8003306:	429a      	cmp	r2, r3
 8003308:	d901      	bls.n	800330e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e06c      	b.n	80033e8 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	695a      	ldr	r2, [r3, #20]
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	699b      	ldr	r3, [r3, #24]
 8003316:	1ad3      	subs	r3, r2, r3
 8003318:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	689b      	ldr	r3, [r3, #8]
 800331e:	69fa      	ldr	r2, [r7, #28]
 8003320:	429a      	cmp	r2, r3
 8003322:	d902      	bls.n	800332a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800332a:	69fb      	ldr	r3, [r7, #28]
 800332c:	3303      	adds	r3, #3
 800332e:	089b      	lsrs	r3, r3, #2
 8003330:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003332:	e02b      	b.n	800338c <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	695a      	ldr	r2, [r3, #20]
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	699b      	ldr	r3, [r3, #24]
 800333c:	1ad3      	subs	r3, r2, r3
 800333e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	689b      	ldr	r3, [r3, #8]
 8003344:	69fa      	ldr	r2, [r7, #28]
 8003346:	429a      	cmp	r2, r3
 8003348:	d902      	bls.n	8003350 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003350:	69fb      	ldr	r3, [r7, #28]
 8003352:	3303      	adds	r3, #3
 8003354:	089b      	lsrs	r3, r3, #2
 8003356:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	68d9      	ldr	r1, [r3, #12]
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	b2da      	uxtb	r2, r3
 8003360:	69fb      	ldr	r3, [r7, #28]
 8003362:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003368:	b2db      	uxtb	r3, r3
 800336a:	9300      	str	r3, [sp, #0]
 800336c:	4603      	mov	r3, r0
 800336e:	6978      	ldr	r0, [r7, #20]
 8003370:	f005 f8ce 	bl	8008510 <USB_WritePacket>

    ep->xfer_buff  += len;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	68da      	ldr	r2, [r3, #12]
 8003378:	69fb      	ldr	r3, [r7, #28]
 800337a:	441a      	add	r2, r3
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	699a      	ldr	r2, [r3, #24]
 8003384:	69fb      	ldr	r3, [r7, #28]
 8003386:	441a      	add	r2, r3
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	015a      	lsls	r2, r3, #5
 8003390:	693b      	ldr	r3, [r7, #16]
 8003392:	4413      	add	r3, r2
 8003394:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003398:	699b      	ldr	r3, [r3, #24]
 800339a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800339c:	69ba      	ldr	r2, [r7, #24]
 800339e:	429a      	cmp	r2, r3
 80033a0:	d809      	bhi.n	80033b6 <PCD_WriteEmptyTxFifo+0xe0>
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	699a      	ldr	r2, [r3, #24]
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80033aa:	429a      	cmp	r2, r3
 80033ac:	d203      	bcs.n	80033b6 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	695b      	ldr	r3, [r3, #20]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d1be      	bne.n	8003334 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	695a      	ldr	r2, [r3, #20]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	699b      	ldr	r3, [r3, #24]
 80033be:	429a      	cmp	r2, r3
 80033c0:	d811      	bhi.n	80033e6 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	f003 030f 	and.w	r3, r3, #15
 80033c8:	2201      	movs	r2, #1
 80033ca:	fa02 f303 	lsl.w	r3, r2, r3
 80033ce:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80033d0:	693b      	ldr	r3, [r7, #16]
 80033d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80033d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80033d8:	68bb      	ldr	r3, [r7, #8]
 80033da:	43db      	mvns	r3, r3
 80033dc:	6939      	ldr	r1, [r7, #16]
 80033de:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80033e2:	4013      	ands	r3, r2
 80033e4:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80033e6:	2300      	movs	r3, #0
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	3720      	adds	r7, #32
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}

080033f0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b086      	sub	sp, #24
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
 80033f8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	333c      	adds	r3, #60	; 0x3c
 8003408:	3304      	adds	r3, #4
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	015a      	lsls	r2, r3, #5
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	4413      	add	r3, r2
 8003416:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	691b      	ldr	r3, [r3, #16]
 8003422:	2b01      	cmp	r3, #1
 8003424:	f040 80a0 	bne.w	8003568 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	f003 0308 	and.w	r3, r3, #8
 800342e:	2b00      	cmp	r3, #0
 8003430:	d015      	beq.n	800345e <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	4a72      	ldr	r2, [pc, #456]	; (8003600 <PCD_EP_OutXfrComplete_int+0x210>)
 8003436:	4293      	cmp	r3, r2
 8003438:	f240 80dd 	bls.w	80035f6 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003442:	2b00      	cmp	r3, #0
 8003444:	f000 80d7 	beq.w	80035f6 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	015a      	lsls	r2, r3, #5
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	4413      	add	r3, r2
 8003450:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003454:	461a      	mov	r2, r3
 8003456:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800345a:	6093      	str	r3, [r2, #8]
 800345c:	e0cb      	b.n	80035f6 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800345e:	68bb      	ldr	r3, [r7, #8]
 8003460:	f003 0320 	and.w	r3, r3, #32
 8003464:	2b00      	cmp	r3, #0
 8003466:	d009      	beq.n	800347c <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	015a      	lsls	r2, r3, #5
 800346c:	693b      	ldr	r3, [r7, #16]
 800346e:	4413      	add	r3, r2
 8003470:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003474:	461a      	mov	r2, r3
 8003476:	2320      	movs	r3, #32
 8003478:	6093      	str	r3, [r2, #8]
 800347a:	e0bc      	b.n	80035f6 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003482:	2b00      	cmp	r3, #0
 8003484:	f040 80b7 	bne.w	80035f6 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	4a5d      	ldr	r2, [pc, #372]	; (8003600 <PCD_EP_OutXfrComplete_int+0x210>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d90f      	bls.n	80034b0 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003496:	2b00      	cmp	r3, #0
 8003498:	d00a      	beq.n	80034b0 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	015a      	lsls	r2, r3, #5
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	4413      	add	r3, r2
 80034a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80034a6:	461a      	mov	r2, r3
 80034a8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80034ac:	6093      	str	r3, [r2, #8]
 80034ae:	e0a2      	b.n	80035f6 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 80034b0:	6879      	ldr	r1, [r7, #4]
 80034b2:	683a      	ldr	r2, [r7, #0]
 80034b4:	4613      	mov	r3, r2
 80034b6:	00db      	lsls	r3, r3, #3
 80034b8:	1a9b      	subs	r3, r3, r2
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	440b      	add	r3, r1
 80034be:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80034c2:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	0159      	lsls	r1, r3, #5
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	440b      	add	r3, r1
 80034cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80034d0:	691b      	ldr	r3, [r3, #16]
 80034d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 80034d6:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 80034d8:	6878      	ldr	r0, [r7, #4]
 80034da:	683a      	ldr	r2, [r7, #0]
 80034dc:	4613      	mov	r3, r2
 80034de:	00db      	lsls	r3, r3, #3
 80034e0:	1a9b      	subs	r3, r3, r2
 80034e2:	009b      	lsls	r3, r3, #2
 80034e4:	4403      	add	r3, r0
 80034e6:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80034ea:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 80034ec:	6879      	ldr	r1, [r7, #4]
 80034ee:	683a      	ldr	r2, [r7, #0]
 80034f0:	4613      	mov	r3, r2
 80034f2:	00db      	lsls	r3, r3, #3
 80034f4:	1a9b      	subs	r3, r3, r2
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	440b      	add	r3, r1
 80034fa:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80034fe:	6819      	ldr	r1, [r3, #0]
 8003500:	6878      	ldr	r0, [r7, #4]
 8003502:	683a      	ldr	r2, [r7, #0]
 8003504:	4613      	mov	r3, r2
 8003506:	00db      	lsls	r3, r3, #3
 8003508:	1a9b      	subs	r3, r3, r2
 800350a:	009b      	lsls	r3, r3, #2
 800350c:	4403      	add	r3, r0
 800350e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4419      	add	r1, r3
 8003516:	6878      	ldr	r0, [r7, #4]
 8003518:	683a      	ldr	r2, [r7, #0]
 800351a:	4613      	mov	r3, r2
 800351c:	00db      	lsls	r3, r3, #3
 800351e:	1a9b      	subs	r3, r3, r2
 8003520:	009b      	lsls	r3, r3, #2
 8003522:	4403      	add	r3, r0
 8003524:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003528:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d114      	bne.n	800355a <PCD_EP_OutXfrComplete_int+0x16a>
 8003530:	6879      	ldr	r1, [r7, #4]
 8003532:	683a      	ldr	r2, [r7, #0]
 8003534:	4613      	mov	r3, r2
 8003536:	00db      	lsls	r3, r3, #3
 8003538:	1a9b      	subs	r3, r3, r2
 800353a:	009b      	lsls	r3, r3, #2
 800353c:	440b      	add	r3, r1
 800353e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d108      	bne.n	800355a <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6818      	ldr	r0, [r3, #0]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003552:	461a      	mov	r2, r3
 8003554:	2101      	movs	r1, #1
 8003556:	f005 fa73 	bl	8008a40 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	b2db      	uxtb	r3, r3
 800355e:	4619      	mov	r1, r3
 8003560:	6878      	ldr	r0, [r7, #4]
 8003562:	f008 fdeb 	bl	800c13c <HAL_PCD_DataOutStageCallback>
 8003566:	e046      	b.n	80035f6 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	4a26      	ldr	r2, [pc, #152]	; (8003604 <PCD_EP_OutXfrComplete_int+0x214>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d124      	bne.n	80035ba <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003576:	2b00      	cmp	r3, #0
 8003578:	d00a      	beq.n	8003590 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	015a      	lsls	r2, r3, #5
 800357e:	693b      	ldr	r3, [r7, #16]
 8003580:	4413      	add	r3, r2
 8003582:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003586:	461a      	mov	r2, r3
 8003588:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800358c:	6093      	str	r3, [r2, #8]
 800358e:	e032      	b.n	80035f6 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	f003 0320 	and.w	r3, r3, #32
 8003596:	2b00      	cmp	r3, #0
 8003598:	d008      	beq.n	80035ac <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	015a      	lsls	r2, r3, #5
 800359e:	693b      	ldr	r3, [r7, #16]
 80035a0:	4413      	add	r3, r2
 80035a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80035a6:	461a      	mov	r2, r3
 80035a8:	2320      	movs	r3, #32
 80035aa:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	b2db      	uxtb	r3, r3
 80035b0:	4619      	mov	r1, r3
 80035b2:	6878      	ldr	r0, [r7, #4]
 80035b4:	f008 fdc2 	bl	800c13c <HAL_PCD_DataOutStageCallback>
 80035b8:	e01d      	b.n	80035f6 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d114      	bne.n	80035ea <PCD_EP_OutXfrComplete_int+0x1fa>
 80035c0:	6879      	ldr	r1, [r7, #4]
 80035c2:	683a      	ldr	r2, [r7, #0]
 80035c4:	4613      	mov	r3, r2
 80035c6:	00db      	lsls	r3, r3, #3
 80035c8:	1a9b      	subs	r3, r3, r2
 80035ca:	009b      	lsls	r3, r3, #2
 80035cc:	440b      	add	r3, r1
 80035ce:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d108      	bne.n	80035ea <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6818      	ldr	r0, [r3, #0]
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80035e2:	461a      	mov	r2, r3
 80035e4:	2100      	movs	r1, #0
 80035e6:	f005 fa2b 	bl	8008a40 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	b2db      	uxtb	r3, r3
 80035ee:	4619      	mov	r1, r3
 80035f0:	6878      	ldr	r0, [r7, #4]
 80035f2:	f008 fda3 	bl	800c13c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80035f6:	2300      	movs	r3, #0
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	3718      	adds	r7, #24
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}
 8003600:	4f54300a 	.word	0x4f54300a
 8003604:	4f54310a 	.word	0x4f54310a

08003608 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b086      	sub	sp, #24
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
 8003610:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	333c      	adds	r3, #60	; 0x3c
 8003620:	3304      	adds	r3, #4
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	015a      	lsls	r2, r3, #5
 800362a:	693b      	ldr	r3, [r7, #16]
 800362c:	4413      	add	r3, r2
 800362e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003632:	689b      	ldr	r3, [r3, #8]
 8003634:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	4a15      	ldr	r2, [pc, #84]	; (8003690 <PCD_EP_OutSetupPacket_int+0x88>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d90e      	bls.n	800365c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003644:	2b00      	cmp	r3, #0
 8003646:	d009      	beq.n	800365c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	015a      	lsls	r2, r3, #5
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	4413      	add	r3, r2
 8003650:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003654:	461a      	mov	r2, r3
 8003656:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800365a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800365c:	6878      	ldr	r0, [r7, #4]
 800365e:	f008 fd5b 	bl	800c118 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	4a0a      	ldr	r2, [pc, #40]	; (8003690 <PCD_EP_OutSetupPacket_int+0x88>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d90c      	bls.n	8003684 <PCD_EP_OutSetupPacket_int+0x7c>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	691b      	ldr	r3, [r3, #16]
 800366e:	2b01      	cmp	r3, #1
 8003670:	d108      	bne.n	8003684 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6818      	ldr	r0, [r3, #0]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800367c:	461a      	mov	r2, r3
 800367e:	2101      	movs	r1, #1
 8003680:	f005 f9de 	bl	8008a40 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003684:	2300      	movs	r3, #0
}
 8003686:	4618      	mov	r0, r3
 8003688:	3718      	adds	r7, #24
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}
 800368e:	bf00      	nop
 8003690:	4f54300a 	.word	0x4f54300a

08003694 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003694:	b480      	push	{r7}
 8003696:	b085      	sub	sp, #20
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
 800369c:	460b      	mov	r3, r1
 800369e:	70fb      	strb	r3, [r7, #3]
 80036a0:	4613      	mov	r3, r2
 80036a2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036aa:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80036ac:	78fb      	ldrb	r3, [r7, #3]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d107      	bne.n	80036c2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80036b2:	883b      	ldrh	r3, [r7, #0]
 80036b4:	0419      	lsls	r1, r3, #16
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	68ba      	ldr	r2, [r7, #8]
 80036bc:	430a      	orrs	r2, r1
 80036be:	629a      	str	r2, [r3, #40]	; 0x28
 80036c0:	e028      	b.n	8003714 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036c8:	0c1b      	lsrs	r3, r3, #16
 80036ca:	68ba      	ldr	r2, [r7, #8]
 80036cc:	4413      	add	r3, r2
 80036ce:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80036d0:	2300      	movs	r3, #0
 80036d2:	73fb      	strb	r3, [r7, #15]
 80036d4:	e00d      	b.n	80036f2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	7bfb      	ldrb	r3, [r7, #15]
 80036dc:	3340      	adds	r3, #64	; 0x40
 80036de:	009b      	lsls	r3, r3, #2
 80036e0:	4413      	add	r3, r2
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	0c1b      	lsrs	r3, r3, #16
 80036e6:	68ba      	ldr	r2, [r7, #8]
 80036e8:	4413      	add	r3, r2
 80036ea:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80036ec:	7bfb      	ldrb	r3, [r7, #15]
 80036ee:	3301      	adds	r3, #1
 80036f0:	73fb      	strb	r3, [r7, #15]
 80036f2:	7bfa      	ldrb	r2, [r7, #15]
 80036f4:	78fb      	ldrb	r3, [r7, #3]
 80036f6:	3b01      	subs	r3, #1
 80036f8:	429a      	cmp	r2, r3
 80036fa:	d3ec      	bcc.n	80036d6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80036fc:	883b      	ldrh	r3, [r7, #0]
 80036fe:	0418      	lsls	r0, r3, #16
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6819      	ldr	r1, [r3, #0]
 8003704:	78fb      	ldrb	r3, [r7, #3]
 8003706:	3b01      	subs	r3, #1
 8003708:	68ba      	ldr	r2, [r7, #8]
 800370a:	4302      	orrs	r2, r0
 800370c:	3340      	adds	r3, #64	; 0x40
 800370e:	009b      	lsls	r3, r3, #2
 8003710:	440b      	add	r3, r1
 8003712:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003714:	2300      	movs	r3, #0
}
 8003716:	4618      	mov	r0, r3
 8003718:	3714      	adds	r7, #20
 800371a:	46bd      	mov	sp, r7
 800371c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003720:	4770      	bx	lr

08003722 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003722:	b480      	push	{r7}
 8003724:	b083      	sub	sp, #12
 8003726:	af00      	add	r7, sp, #0
 8003728:	6078      	str	r0, [r7, #4]
 800372a:	460b      	mov	r3, r1
 800372c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	887a      	ldrh	r2, [r7, #2]
 8003734:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003736:	2300      	movs	r3, #0
}
 8003738:	4618      	mov	r0, r3
 800373a:	370c      	adds	r7, #12
 800373c:	46bd      	mov	sp, r7
 800373e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003742:	4770      	bx	lr

08003744 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003744:	b480      	push	{r7}
 8003746:	b085      	sub	sp, #20
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2201      	movs	r2, #1
 8003756:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2200      	movs	r2, #0
 800375e:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	699b      	ldr	r3, [r3, #24]
 8003766:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003772:	4b05      	ldr	r3, [pc, #20]	; (8003788 <HAL_PCDEx_ActivateLPM+0x44>)
 8003774:	4313      	orrs	r3, r2
 8003776:	68fa      	ldr	r2, [r7, #12]
 8003778:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800377a:	2300      	movs	r3, #0
}
 800377c:	4618      	mov	r0, r3
 800377e:	3714      	adds	r7, #20
 8003780:	46bd      	mov	sp, r7
 8003782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003786:	4770      	bx	lr
 8003788:	10000003 	.word	0x10000003

0800378c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800378c:	b480      	push	{r7}
 800378e:	b083      	sub	sp, #12
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
 8003794:	460b      	mov	r3, r1
 8003796:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003798:	bf00      	nop
 800379a:	370c      	adds	r7, #12
 800379c:	46bd      	mov	sp, r7
 800379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a2:	4770      	bx	lr

080037a4 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b084      	sub	sp, #16
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80037ac:	4b19      	ldr	r3, [pc, #100]	; (8003814 <HAL_PWREx_ConfigSupply+0x70>)
 80037ae:	68db      	ldr	r3, [r3, #12]
 80037b0:	f003 0304 	and.w	r3, r3, #4
 80037b4:	2b04      	cmp	r3, #4
 80037b6:	d00a      	beq.n	80037ce <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80037b8:	4b16      	ldr	r3, [pc, #88]	; (8003814 <HAL_PWREx_ConfigSupply+0x70>)
 80037ba:	68db      	ldr	r3, [r3, #12]
 80037bc:	f003 0307 	and.w	r3, r3, #7
 80037c0:	687a      	ldr	r2, [r7, #4]
 80037c2:	429a      	cmp	r2, r3
 80037c4:	d001      	beq.n	80037ca <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e01f      	b.n	800380a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80037ca:	2300      	movs	r3, #0
 80037cc:	e01d      	b.n	800380a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80037ce:	4b11      	ldr	r3, [pc, #68]	; (8003814 <HAL_PWREx_ConfigSupply+0x70>)
 80037d0:	68db      	ldr	r3, [r3, #12]
 80037d2:	f023 0207 	bic.w	r2, r3, #7
 80037d6:	490f      	ldr	r1, [pc, #60]	; (8003814 <HAL_PWREx_ConfigSupply+0x70>)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	4313      	orrs	r3, r2
 80037dc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80037de:	f7fe fa23 	bl	8001c28 <HAL_GetTick>
 80037e2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80037e4:	e009      	b.n	80037fa <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80037e6:	f7fe fa1f 	bl	8001c28 <HAL_GetTick>
 80037ea:	4602      	mov	r2, r0
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	1ad3      	subs	r3, r2, r3
 80037f0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80037f4:	d901      	bls.n	80037fa <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	e007      	b.n	800380a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80037fa:	4b06      	ldr	r3, [pc, #24]	; (8003814 <HAL_PWREx_ConfigSupply+0x70>)
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003802:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003806:	d1ee      	bne.n	80037e6 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003808:	2300      	movs	r3, #0
}
 800380a:	4618      	mov	r0, r3
 800380c:	3710      	adds	r7, #16
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}
 8003812:	bf00      	nop
 8003814:	58024800 	.word	0x58024800

08003818 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8003818:	b480      	push	{r7}
 800381a:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800381c:	4b05      	ldr	r3, [pc, #20]	; (8003834 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800381e:	68db      	ldr	r3, [r3, #12]
 8003820:	4a04      	ldr	r2, [pc, #16]	; (8003834 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8003822:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003826:	60d3      	str	r3, [r2, #12]
}
 8003828:	bf00      	nop
 800382a:	46bd      	mov	sp, r7
 800382c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003830:	4770      	bx	lr
 8003832:	bf00      	nop
 8003834:	58024800 	.word	0x58024800

08003838 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b086      	sub	sp, #24
 800383c:	af02      	add	r7, sp, #8
 800383e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003840:	f7fe f9f2 	bl	8001c28 <HAL_GetTick>
 8003844:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d101      	bne.n	8003850 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800384c:	2301      	movs	r3, #1
 800384e:	e05f      	b.n	8003910 <HAL_QSPI_Init+0xd8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003856:	b2db      	uxtb	r3, r3
 8003858:	2b00      	cmp	r3, #0
 800385a:	d107      	bne.n	800386c <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800385c:	6878      	ldr	r0, [r7, #4]
 800385e:	f7fd f81f 	bl	80008a0 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8003862:	f241 3188 	movw	r1, #5000	; 0x1388
 8003866:	6878      	ldr	r0, [r7, #4]
 8003868:	f000 fa5e 	bl	8003d28 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	689b      	ldr	r3, [r3, #8]
 800387a:	3b01      	subs	r3, #1
 800387c:	021a      	lsls	r2, r3, #8
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	430a      	orrs	r2, r1
 8003884:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800388a:	9300      	str	r3, [sp, #0]
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	2200      	movs	r2, #0
 8003890:	2120      	movs	r1, #32
 8003892:	6878      	ldr	r0, [r7, #4]
 8003894:	f000 fa56 	bl	8003d44 <QSPI_WaitFlagStateUntilTimeout>
 8003898:	4603      	mov	r3, r0
 800389a:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 800389c:	7afb      	ldrb	r3, [r7, #11]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d135      	bne.n	800390e <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	681a      	ldr	r2, [r3, #0]
 80038a8:	4b1b      	ldr	r3, [pc, #108]	; (8003918 <HAL_QSPI_Init+0xe0>)
 80038aa:	4013      	ands	r3, r2
 80038ac:	687a      	ldr	r2, [r7, #4]
 80038ae:	6852      	ldr	r2, [r2, #4]
 80038b0:	0611      	lsls	r1, r2, #24
 80038b2:	687a      	ldr	r2, [r7, #4]
 80038b4:	68d2      	ldr	r2, [r2, #12]
 80038b6:	4311      	orrs	r1, r2
 80038b8:	687a      	ldr	r2, [r7, #4]
 80038ba:	69d2      	ldr	r2, [r2, #28]
 80038bc:	4311      	orrs	r1, r2
 80038be:	687a      	ldr	r2, [r7, #4]
 80038c0:	6a12      	ldr	r2, [r2, #32]
 80038c2:	4311      	orrs	r1, r2
 80038c4:	687a      	ldr	r2, [r7, #4]
 80038c6:	6812      	ldr	r2, [r2, #0]
 80038c8:	430b      	orrs	r3, r1
 80038ca:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	685a      	ldr	r2, [r3, #4]
 80038d2:	4b12      	ldr	r3, [pc, #72]	; (800391c <HAL_QSPI_Init+0xe4>)
 80038d4:	4013      	ands	r3, r2
 80038d6:	687a      	ldr	r2, [r7, #4]
 80038d8:	6912      	ldr	r2, [r2, #16]
 80038da:	0411      	lsls	r1, r2, #16
 80038dc:	687a      	ldr	r2, [r7, #4]
 80038de:	6952      	ldr	r2, [r2, #20]
 80038e0:	4311      	orrs	r1, r2
 80038e2:	687a      	ldr	r2, [r7, #4]
 80038e4:	6992      	ldr	r2, [r2, #24]
 80038e6:	4311      	orrs	r1, r2
 80038e8:	687a      	ldr	r2, [r7, #4]
 80038ea:	6812      	ldr	r2, [r2, #0]
 80038ec:	430b      	orrs	r3, r1
 80038ee:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f042 0201 	orr.w	r2, r2, #1
 80038fe:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2200      	movs	r2, #0
 8003904:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2201      	movs	r2, #1
 800390a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 800390e:	7afb      	ldrb	r3, [r7, #11]
}
 8003910:	4618      	mov	r0, r3
 8003912:	3710      	adds	r7, #16
 8003914:	46bd      	mov	sp, r7
 8003916:	bd80      	pop	{r7, pc}
 8003918:	00ffff2f 	.word	0x00ffff2f
 800391c:	ffe0f8fe 	.word	0xffe0f8fe

08003920 <HAL_QSPI_Command>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b088      	sub	sp, #32
 8003924:	af02      	add	r7, sp, #8
 8003926:	60f8      	str	r0, [r7, #12]
 8003928:	60b9      	str	r1, [r7, #8]
 800392a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800392c:	f7fe f97c 	bl	8001c28 <HAL_GetTick>
 8003930:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003938:	b2db      	uxtb	r3, r3
 800393a:	2b01      	cmp	r3, #1
 800393c:	d101      	bne.n	8003942 <HAL_QSPI_Command+0x22>
 800393e:	2302      	movs	r3, #2
 8003940:	e048      	b.n	80039d4 <HAL_QSPI_Command+0xb4>
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	2201      	movs	r2, #1
 8003946:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003950:	b2db      	uxtb	r3, r3
 8003952:	2b01      	cmp	r3, #1
 8003954:	d137      	bne.n	80039c6 <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	2200      	movs	r2, #0
 800395a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	2202      	movs	r2, #2
 8003960:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	9300      	str	r3, [sp, #0]
 8003968:	693b      	ldr	r3, [r7, #16]
 800396a:	2200      	movs	r2, #0
 800396c:	2120      	movs	r1, #32
 800396e:	68f8      	ldr	r0, [r7, #12]
 8003970:	f000 f9e8 	bl	8003d44 <QSPI_WaitFlagStateUntilTimeout>
 8003974:	4603      	mov	r3, r0
 8003976:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8003978:	7dfb      	ldrb	r3, [r7, #23]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d125      	bne.n	80039ca <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800397e:	2200      	movs	r2, #0
 8003980:	68b9      	ldr	r1, [r7, #8]
 8003982:	68f8      	ldr	r0, [r7, #12]
 8003984:	f000 fa15 	bl	8003db2 <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800398c:	2b00      	cmp	r3, #0
 800398e:	d115      	bne.n	80039bc <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	9300      	str	r3, [sp, #0]
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	2201      	movs	r2, #1
 8003998:	2102      	movs	r1, #2
 800399a:	68f8      	ldr	r0, [r7, #12]
 800399c:	f000 f9d2 	bl	8003d44 <QSPI_WaitFlagStateUntilTimeout>
 80039a0:	4603      	mov	r3, r0
 80039a2:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 80039a4:	7dfb      	ldrb	r3, [r7, #23]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d10f      	bne.n	80039ca <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	2202      	movs	r2, #2
 80039b0:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2201      	movs	r2, #1
 80039b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80039ba:	e006      	b.n	80039ca <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	2201      	movs	r2, #1
 80039c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80039c4:	e001      	b.n	80039ca <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 80039c6:	2302      	movs	r3, #2
 80039c8:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	2200      	movs	r2, #0
 80039ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 80039d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	3718      	adds	r7, #24
 80039d8:	46bd      	mov	sp, r7
 80039da:	bd80      	pop	{r7, pc}

080039dc <HAL_QSPI_Transmit>:
  * @note   This function is used only in Indirect Write Mode
  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b08a      	sub	sp, #40	; 0x28
 80039e0:	af02      	add	r7, sp, #8
 80039e2:	60f8      	str	r0, [r7, #12]
 80039e4:	60b9      	str	r1, [r7, #8]
 80039e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039e8:	2300      	movs	r3, #0
 80039ea:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 80039ec:	f7fe f91c 	bl	8001c28 <HAL_GetTick>
 80039f0:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	3320      	adds	r3, #32
 80039f8:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003a00:	b2db      	uxtb	r3, r3
 8003a02:	2b01      	cmp	r3, #1
 8003a04:	d101      	bne.n	8003a0a <HAL_QSPI_Transmit+0x2e>
 8003a06:	2302      	movs	r3, #2
 8003a08:	e076      	b.n	8003af8 <HAL_QSPI_Transmit+0x11c>
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a18:	b2db      	uxtb	r3, r3
 8003a1a:	2b01      	cmp	r3, #1
 8003a1c:	d165      	bne.n	8003aea <HAL_QSPI_Transmit+0x10e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2200      	movs	r2, #0
 8003a22:	645a      	str	r2, [r3, #68]	; 0x44

    if(pData != NULL )
 8003a24:	68bb      	ldr	r3, [r7, #8]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d056      	beq.n	8003ad8 <HAL_QSPI_Transmit+0xfc>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	2212      	movs	r2, #18
 8003a2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	691b      	ldr	r3, [r3, #16]
 8003a38:	1c5a      	adds	r2, r3, #1
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	62da      	str	r2, [r3, #44]	; 0x2c
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	691b      	ldr	r3, [r3, #16]
 8003a44:	1c5a      	adds	r2, r3, #1
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	629a      	str	r2, [r3, #40]	; 0x28
      hqspi->pTxBuffPtr = pData;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	68ba      	ldr	r2, [r7, #8]
 8003a4e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	695a      	ldr	r2, [r3, #20]
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8003a5e:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 8003a60:	e01b      	b.n	8003a9a <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	9300      	str	r3, [sp, #0]
 8003a66:	69bb      	ldr	r3, [r7, #24]
 8003a68:	2201      	movs	r2, #1
 8003a6a:	2104      	movs	r1, #4
 8003a6c:	68f8      	ldr	r0, [r7, #12]
 8003a6e:	f000 f969 	bl	8003d44 <QSPI_WaitFlagStateUntilTimeout>
 8003a72:	4603      	mov	r3, r0
 8003a74:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8003a76:	7ffb      	ldrb	r3, [r7, #31]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d113      	bne.n	8003aa4 <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a80:	781a      	ldrb	r2, [r3, #0]
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a8a:	1c5a      	adds	r2, r3, #1
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	625a      	str	r2, [r3, #36]	; 0x24
        hqspi->TxXferCount--;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a94:	1e5a      	subs	r2, r3, #1
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	62da      	str	r2, [r3, #44]	; 0x2c
      while(hqspi->TxXferCount > 0U)
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d1df      	bne.n	8003a62 <HAL_QSPI_Transmit+0x86>
 8003aa2:	e000      	b.n	8003aa6 <HAL_QSPI_Transmit+0xca>
          break;
 8003aa4:	bf00      	nop
      }

      if (status == HAL_OK)
 8003aa6:	7ffb      	ldrb	r3, [r7, #31]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d110      	bne.n	8003ace <HAL_QSPI_Transmit+0xf2>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	9300      	str	r3, [sp, #0]
 8003ab0:	69bb      	ldr	r3, [r7, #24]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	2102      	movs	r1, #2
 8003ab6:	68f8      	ldr	r0, [r7, #12]
 8003ab8:	f000 f944 	bl	8003d44 <QSPI_WaitFlagStateUntilTimeout>
 8003abc:	4603      	mov	r3, r0
 8003abe:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8003ac0:	7ffb      	ldrb	r3, [r7, #31]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d103      	bne.n	8003ace <HAL_QSPI_Transmit+0xf2>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	2202      	movs	r2, #2
 8003acc:	60da      	str	r2, [r3, #12]

        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2201      	movs	r2, #1
 8003ad2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003ad6:	e00a      	b.n	8003aee <HAL_QSPI_Transmit+0x112>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003adc:	f043 0208 	orr.w	r2, r3, #8
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	645a      	str	r2, [r3, #68]	; 0x44
      status = HAL_ERROR;
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	77fb      	strb	r3, [r7, #31]
 8003ae8:	e001      	b.n	8003aee <HAL_QSPI_Transmit+0x112>
    }
  }
  else
  {
    status = HAL_BUSY;
 8003aea:	2302      	movs	r3, #2
 8003aec:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	2200      	movs	r2, #0
 8003af2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return status;
 8003af6:	7ffb      	ldrb	r3, [r7, #31]
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	3720      	adds	r7, #32
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}

08003b00 <HAL_QSPI_Receive>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b08a      	sub	sp, #40	; 0x28
 8003b04:	af02      	add	r7, sp, #8
 8003b06:	60f8      	str	r0, [r7, #12]
 8003b08:	60b9      	str	r1, [r7, #8]
 8003b0a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8003b10:	f7fe f88a 	bl	8001c28 <HAL_GetTick>
 8003b14:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	699b      	ldr	r3, [r3, #24]
 8003b1c:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	3320      	adds	r3, #32
 8003b24:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	2b01      	cmp	r3, #1
 8003b30:	d101      	bne.n	8003b36 <HAL_QSPI_Receive+0x36>
 8003b32:	2302      	movs	r3, #2
 8003b34:	e07d      	b.n	8003c32 <HAL_QSPI_Receive+0x132>
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2201      	movs	r2, #1
 8003b3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b44:	b2db      	uxtb	r3, r3
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d16c      	bne.n	8003c24 <HAL_QSPI_Receive+0x124>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	645a      	str	r2, [r3, #68]	; 0x44

    if(pData != NULL )
 8003b50:	68bb      	ldr	r3, [r7, #8]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d05d      	beq.n	8003c12 <HAL_QSPI_Receive+0x112>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	2222      	movs	r2, #34	; 0x22
 8003b5a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	691b      	ldr	r3, [r3, #16]
 8003b64:	1c5a      	adds	r2, r3, #1
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	639a      	str	r2, [r3, #56]	; 0x38
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	691b      	ldr	r3, [r3, #16]
 8003b70:	1c5a      	adds	r2, r3, #1
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	635a      	str	r2, [r3, #52]	; 0x34
      hqspi->pRxBuffPtr = pData;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	68ba      	ldr	r2, [r7, #8]
 8003b7a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	695b      	ldr	r3, [r3, #20]
 8003b82:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003b8e:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	697a      	ldr	r2, [r7, #20]
 8003b96:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 8003b98:	e01c      	b.n	8003bd4 <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	9300      	str	r3, [sp, #0]
 8003b9e:	69bb      	ldr	r3, [r7, #24]
 8003ba0:	2201      	movs	r2, #1
 8003ba2:	2106      	movs	r1, #6
 8003ba4:	68f8      	ldr	r0, [r7, #12]
 8003ba6:	f000 f8cd 	bl	8003d44 <QSPI_WaitFlagStateUntilTimeout>
 8003baa:	4603      	mov	r3, r0
 8003bac:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 8003bae:	7ffb      	ldrb	r3, [r7, #31]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d114      	bne.n	8003bde <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bb8:	693a      	ldr	r2, [r7, #16]
 8003bba:	7812      	ldrb	r2, [r2, #0]
 8003bbc:	b2d2      	uxtb	r2, r2
 8003bbe:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bc4:	1c5a      	adds	r2, r3, #1
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	631a      	str	r2, [r3, #48]	; 0x30
        hqspi->RxXferCount--;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bce:	1e5a      	subs	r2, r3, #1
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	639a      	str	r2, [r3, #56]	; 0x38
      while(hqspi->RxXferCount > 0U)
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d1de      	bne.n	8003b9a <HAL_QSPI_Receive+0x9a>
 8003bdc:	e000      	b.n	8003be0 <HAL_QSPI_Receive+0xe0>
          break;
 8003bde:	bf00      	nop
      }

      if (status == HAL_OK)
 8003be0:	7ffb      	ldrb	r3, [r7, #31]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d110      	bne.n	8003c08 <HAL_QSPI_Receive+0x108>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	9300      	str	r3, [sp, #0]
 8003bea:	69bb      	ldr	r3, [r7, #24]
 8003bec:	2201      	movs	r2, #1
 8003bee:	2102      	movs	r1, #2
 8003bf0:	68f8      	ldr	r0, [r7, #12]
 8003bf2:	f000 f8a7 	bl	8003d44 <QSPI_WaitFlagStateUntilTimeout>
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 8003bfa:	7ffb      	ldrb	r3, [r7, #31]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d103      	bne.n	8003c08 <HAL_QSPI_Receive+0x108>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	2202      	movs	r2, #2
 8003c06:	60da      	str	r2, [r3, #12]

        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003c10:	e00a      	b.n	8003c28 <HAL_QSPI_Receive+0x128>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c16:	f043 0208 	orr.w	r2, r3, #8
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	645a      	str	r2, [r3, #68]	; 0x44
      status = HAL_ERROR;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	77fb      	strb	r3, [r7, #31]
 8003c22:	e001      	b.n	8003c28 <HAL_QSPI_Receive+0x128>
    }
  }
  else
  {
    status = HAL_BUSY;
 8003c24:	2302      	movs	r3, #2
 8003c26:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return status;
 8003c30:	7ffb      	ldrb	r3, [r7, #31]
}
 8003c32:	4618      	mov	r0, r3
 8003c34:	3720      	adds	r7, #32
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}

08003c3a <HAL_QSPI_AutoPolling>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 8003c3a:	b580      	push	{r7, lr}
 8003c3c:	b088      	sub	sp, #32
 8003c3e:	af02      	add	r7, sp, #8
 8003c40:	60f8      	str	r0, [r7, #12]
 8003c42:	60b9      	str	r1, [r7, #8]
 8003c44:	607a      	str	r2, [r7, #4]
 8003c46:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003c48:	f7fd ffee 	bl	8001c28 <HAL_GetTick>
 8003c4c:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003c54:	b2db      	uxtb	r3, r3
 8003c56:	2b01      	cmp	r3, #1
 8003c58:	d101      	bne.n	8003c5e <HAL_QSPI_AutoPolling+0x24>
 8003c5a:	2302      	movs	r3, #2
 8003c5c:	e060      	b.n	8003d20 <HAL_QSPI_AutoPolling+0xe6>
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	2201      	movs	r2, #1
 8003c62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c6c:	b2db      	uxtb	r3, r3
 8003c6e:	2b01      	cmp	r3, #1
 8003c70:	d14f      	bne.n	8003d12 <HAL_QSPI_AutoPolling+0xd8>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2200      	movs	r2, #0
 8003c76:	645a      	str	r2, [r3, #68]	; 0x44

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	2242      	movs	r2, #66	; 0x42
 8003c7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	9300      	str	r3, [sp, #0]
 8003c84:	693b      	ldr	r3, [r7, #16]
 8003c86:	2200      	movs	r2, #0
 8003c88:	2120      	movs	r1, #32
 8003c8a:	68f8      	ldr	r0, [r7, #12]
 8003c8c:	f000 f85a 	bl	8003d44 <QSPI_WaitFlagStateUntilTimeout>
 8003c90:	4603      	mov	r3, r0
 8003c92:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8003c94:	7dfb      	ldrb	r3, [r7, #23]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d13d      	bne.n	8003d16 <HAL_QSPI_AutoPolling+0xdc>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	687a      	ldr	r2, [r7, #4]
 8003ca0:	6812      	ldr	r2, [r2, #0]
 8003ca2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	687a      	ldr	r2, [r7, #4]
 8003caa:	6852      	ldr	r2, [r2, #4]
 8003cac:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	687a      	ldr	r2, [r7, #4]
 8003cb4:	6892      	ldr	r2, [r2, #8]
 8003cb6:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Configure QSPI: CR register with Match mode and Automatic stop enabled
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS),
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	691b      	ldr	r3, [r3, #16]
 8003cc6:	431a      	orrs	r2, r3
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8003cd0:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));

      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	68da      	ldr	r2, [r3, #12]
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	629a      	str	r2, [r3, #40]	; 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 8003cda:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003cde:	68b9      	ldr	r1, [r7, #8]
 8003ce0:	68f8      	ldr	r0, [r7, #12]
 8003ce2:	f000 f866 	bl	8003db2 <QSPI_Config>

      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	9300      	str	r3, [sp, #0]
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	2201      	movs	r2, #1
 8003cee:	2108      	movs	r1, #8
 8003cf0:	68f8      	ldr	r0, [r7, #12]
 8003cf2:	f000 f827 	bl	8003d44 <QSPI_WaitFlagStateUntilTimeout>
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 8003cfa:	7dfb      	ldrb	r3, [r7, #23]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d10a      	bne.n	8003d16 <HAL_QSPI_AutoPolling+0xdc>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	2208      	movs	r2, #8
 8003d06:	60da      	str	r2, [r3, #12]

        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2201      	movs	r2, #1
 8003d0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003d10:	e001      	b.n	8003d16 <HAL_QSPI_AutoPolling+0xdc>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8003d12:	2302      	movs	r3, #2
 8003d14:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8003d1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d20:	4618      	mov	r0, r3
 8003d22:	3718      	adds	r7, #24
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bd80      	pop	{r7, pc}

08003d28 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b083      	sub	sp, #12
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
 8003d30:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	683a      	ldr	r2, [r7, #0]
 8003d36:	649a      	str	r2, [r3, #72]	; 0x48
}
 8003d38:	bf00      	nop
 8003d3a:	370c      	adds	r7, #12
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d42:	4770      	bx	lr

08003d44 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b084      	sub	sp, #16
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	60f8      	str	r0, [r7, #12]
 8003d4c:	60b9      	str	r1, [r7, #8]
 8003d4e:	603b      	str	r3, [r7, #0]
 8003d50:	4613      	mov	r3, r2
 8003d52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8003d54:	e01a      	b.n	8003d8c <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d56:	69bb      	ldr	r3, [r7, #24]
 8003d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d5c:	d016      	beq.n	8003d8c <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d5e:	f7fd ff63 	bl	8001c28 <HAL_GetTick>
 8003d62:	4602      	mov	r2, r0
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	1ad3      	subs	r3, r2, r3
 8003d68:	69ba      	ldr	r2, [r7, #24]
 8003d6a:	429a      	cmp	r2, r3
 8003d6c:	d302      	bcc.n	8003d74 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8003d6e:	69bb      	ldr	r3, [r7, #24]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d10b      	bne.n	8003d8c <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	2204      	movs	r2, #4
 8003d78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d80:	f043 0201 	orr.w	r2, r3, #1
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	e00e      	b.n	8003daa <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	689a      	ldr	r2, [r3, #8]
 8003d92:	68bb      	ldr	r3, [r7, #8]
 8003d94:	4013      	ands	r3, r2
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	bf14      	ite	ne
 8003d9a:	2301      	movne	r3, #1
 8003d9c:	2300      	moveq	r3, #0
 8003d9e:	b2db      	uxtb	r3, r3
 8003da0:	461a      	mov	r2, r3
 8003da2:	79fb      	ldrb	r3, [r7, #7]
 8003da4:	429a      	cmp	r2, r3
 8003da6:	d1d6      	bne.n	8003d56 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003da8:	2300      	movs	r3, #0
}
 8003daa:	4618      	mov	r0, r3
 8003dac:	3710      	adds	r7, #16
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bd80      	pop	{r7, pc}

08003db2 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 8003db2:	b480      	push	{r7}
 8003db4:	b085      	sub	sp, #20
 8003db6:	af00      	add	r7, sp, #0
 8003db8:	60f8      	str	r0, [r7, #12]
 8003dba:	60b9      	str	r1, [r7, #8]
 8003dbc:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d009      	beq.n	8003dda <QSPI_Config+0x28>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8003dcc:	d005      	beq.n	8003dda <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 8003dce:	68bb      	ldr	r3, [r7, #8]
 8003dd0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	3a01      	subs	r2, #1
 8003dd8:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	699b      	ldr	r3, [r3, #24]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	f000 80b9 	beq.w	8003f56 <QSPI_Config+0x1a4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	6a1b      	ldr	r3, [r3, #32]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d05f      	beq.n	8003eac <QSPI_Config+0xfa>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	68ba      	ldr	r2, [r7, #8]
 8003df2:	6892      	ldr	r2, [r2, #8]
 8003df4:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8003df6:	68bb      	ldr	r3, [r7, #8]
 8003df8:	69db      	ldr	r3, [r3, #28]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d031      	beq.n	8003e62 <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e06:	431a      	orrs	r2, r3
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e0c:	431a      	orrs	r2, r3
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e12:	431a      	orrs	r2, r3
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	695b      	ldr	r3, [r3, #20]
 8003e18:	049b      	lsls	r3, r3, #18
 8003e1a:	431a      	orrs	r2, r3
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	691b      	ldr	r3, [r3, #16]
 8003e20:	431a      	orrs	r2, r3
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	6a1b      	ldr	r3, [r3, #32]
 8003e26:	431a      	orrs	r2, r3
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	68db      	ldr	r3, [r3, #12]
 8003e2c:	431a      	orrs	r2, r3
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	69db      	ldr	r3, [r3, #28]
 8003e32:	431a      	orrs	r2, r3
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	699b      	ldr	r3, [r3, #24]
 8003e38:	431a      	orrs	r2, r3
 8003e3a:	68bb      	ldr	r3, [r7, #8]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	ea42 0103 	orr.w	r1, r2, r3
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	687a      	ldr	r2, [r7, #4]
 8003e48:	430a      	orrs	r2, r1
 8003e4a:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8003e52:	f000 812e 	beq.w	80040b2 <QSPI_Config+0x300>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	68ba      	ldr	r2, [r7, #8]
 8003e5c:	6852      	ldr	r2, [r2, #4]
 8003e5e:	619a      	str	r2, [r3, #24]
                                           cmd->InstructionMode | FunctionalMode));
        }
      }
    }
  }
}
 8003e60:	e127      	b.n	80040b2 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8003e62:	68bb      	ldr	r3, [r7, #8]
 8003e64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e66:	68bb      	ldr	r3, [r7, #8]
 8003e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e6a:	431a      	orrs	r2, r3
 8003e6c:	68bb      	ldr	r3, [r7, #8]
 8003e6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e70:	431a      	orrs	r2, r3
 8003e72:	68bb      	ldr	r3, [r7, #8]
 8003e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e76:	431a      	orrs	r2, r3
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	695b      	ldr	r3, [r3, #20]
 8003e7c:	049b      	lsls	r3, r3, #18
 8003e7e:	431a      	orrs	r2, r3
 8003e80:	68bb      	ldr	r3, [r7, #8]
 8003e82:	691b      	ldr	r3, [r3, #16]
 8003e84:	431a      	orrs	r2, r3
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	6a1b      	ldr	r3, [r3, #32]
 8003e8a:	431a      	orrs	r2, r3
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	69db      	ldr	r3, [r3, #28]
 8003e90:	431a      	orrs	r2, r3
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	699b      	ldr	r3, [r3, #24]
 8003e96:	431a      	orrs	r2, r3
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	ea42 0103 	orr.w	r1, r2, r3
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	687a      	ldr	r2, [r7, #4]
 8003ea6:	430a      	orrs	r2, r1
 8003ea8:	615a      	str	r2, [r3, #20]
}
 8003eaa:	e102      	b.n	80040b2 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	69db      	ldr	r3, [r3, #28]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d02e      	beq.n	8003f12 <QSPI_Config+0x160>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ebc:	431a      	orrs	r2, r3
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ec2:	431a      	orrs	r2, r3
 8003ec4:	68bb      	ldr	r3, [r7, #8]
 8003ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec8:	431a      	orrs	r2, r3
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	695b      	ldr	r3, [r3, #20]
 8003ece:	049b      	lsls	r3, r3, #18
 8003ed0:	431a      	orrs	r2, r3
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	6a1b      	ldr	r3, [r3, #32]
 8003ed6:	431a      	orrs	r2, r3
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	68db      	ldr	r3, [r3, #12]
 8003edc:	431a      	orrs	r2, r3
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	69db      	ldr	r3, [r3, #28]
 8003ee2:	431a      	orrs	r2, r3
 8003ee4:	68bb      	ldr	r3, [r7, #8]
 8003ee6:	699b      	ldr	r3, [r3, #24]
 8003ee8:	431a      	orrs	r2, r3
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	ea42 0103 	orr.w	r1, r2, r3
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	687a      	ldr	r2, [r7, #4]
 8003ef8:	430a      	orrs	r2, r1
 8003efa:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8003f02:	f000 80d6 	beq.w	80040b2 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	68ba      	ldr	r2, [r7, #8]
 8003f0c:	6852      	ldr	r2, [r2, #4]
 8003f0e:	619a      	str	r2, [r3, #24]
}
 8003f10:	e0cf      	b.n	80040b2 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f16:	68bb      	ldr	r3, [r7, #8]
 8003f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f1a:	431a      	orrs	r2, r3
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f20:	431a      	orrs	r2, r3
 8003f22:	68bb      	ldr	r3, [r7, #8]
 8003f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f26:	431a      	orrs	r2, r3
 8003f28:	68bb      	ldr	r3, [r7, #8]
 8003f2a:	695b      	ldr	r3, [r3, #20]
 8003f2c:	049b      	lsls	r3, r3, #18
 8003f2e:	431a      	orrs	r2, r3
 8003f30:	68bb      	ldr	r3, [r7, #8]
 8003f32:	6a1b      	ldr	r3, [r3, #32]
 8003f34:	431a      	orrs	r2, r3
 8003f36:	68bb      	ldr	r3, [r7, #8]
 8003f38:	69db      	ldr	r3, [r3, #28]
 8003f3a:	431a      	orrs	r2, r3
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	699b      	ldr	r3, [r3, #24]
 8003f40:	431a      	orrs	r2, r3
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	ea42 0103 	orr.w	r1, r2, r3
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	687a      	ldr	r2, [r7, #4]
 8003f50:	430a      	orrs	r2, r1
 8003f52:	615a      	str	r2, [r3, #20]
}
 8003f54:	e0ad      	b.n	80040b2 <QSPI_Config+0x300>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	6a1b      	ldr	r3, [r3, #32]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d058      	beq.n	8004010 <QSPI_Config+0x25e>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	68ba      	ldr	r2, [r7, #8]
 8003f64:	6892      	ldr	r2, [r2, #8]
 8003f66:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8003f68:	68bb      	ldr	r3, [r7, #8]
 8003f6a:	69db      	ldr	r3, [r3, #28]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d02d      	beq.n	8003fcc <QSPI_Config+0x21a>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8003f70:	68bb      	ldr	r3, [r7, #8]
 8003f72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f78:	431a      	orrs	r2, r3
 8003f7a:	68bb      	ldr	r3, [r7, #8]
 8003f7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f7e:	431a      	orrs	r2, r3
 8003f80:	68bb      	ldr	r3, [r7, #8]
 8003f82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f84:	431a      	orrs	r2, r3
 8003f86:	68bb      	ldr	r3, [r7, #8]
 8003f88:	695b      	ldr	r3, [r3, #20]
 8003f8a:	049b      	lsls	r3, r3, #18
 8003f8c:	431a      	orrs	r2, r3
 8003f8e:	68bb      	ldr	r3, [r7, #8]
 8003f90:	691b      	ldr	r3, [r3, #16]
 8003f92:	431a      	orrs	r2, r3
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	6a1b      	ldr	r3, [r3, #32]
 8003f98:	431a      	orrs	r2, r3
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	68db      	ldr	r3, [r3, #12]
 8003f9e:	431a      	orrs	r2, r3
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	69db      	ldr	r3, [r3, #28]
 8003fa4:	431a      	orrs	r2, r3
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	699b      	ldr	r3, [r3, #24]
 8003faa:	ea42 0103 	orr.w	r1, r2, r3
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	687a      	ldr	r2, [r7, #4]
 8003fb4:	430a      	orrs	r2, r1
 8003fb6:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8003fbe:	d078      	beq.n	80040b2 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	68ba      	ldr	r2, [r7, #8]
 8003fc6:	6852      	ldr	r2, [r2, #4]
 8003fc8:	619a      	str	r2, [r3, #24]
}
 8003fca:	e072      	b.n	80040b2 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fd4:	431a      	orrs	r2, r3
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fda:	431a      	orrs	r2, r3
 8003fdc:	68bb      	ldr	r3, [r7, #8]
 8003fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fe0:	431a      	orrs	r2, r3
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	695b      	ldr	r3, [r3, #20]
 8003fe6:	049b      	lsls	r3, r3, #18
 8003fe8:	431a      	orrs	r2, r3
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	691b      	ldr	r3, [r3, #16]
 8003fee:	431a      	orrs	r2, r3
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	6a1b      	ldr	r3, [r3, #32]
 8003ff4:	431a      	orrs	r2, r3
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	69db      	ldr	r3, [r3, #28]
 8003ffa:	431a      	orrs	r2, r3
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	699b      	ldr	r3, [r3, #24]
 8004000:	ea42 0103 	orr.w	r1, r2, r3
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	687a      	ldr	r2, [r7, #4]
 800400a:	430a      	orrs	r2, r1
 800400c:	615a      	str	r2, [r3, #20]
}
 800400e:	e050      	b.n	80040b2 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	69db      	ldr	r3, [r3, #28]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d02a      	beq.n	800406e <QSPI_Config+0x2bc>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004020:	431a      	orrs	r2, r3
 8004022:	68bb      	ldr	r3, [r7, #8]
 8004024:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004026:	431a      	orrs	r2, r3
 8004028:	68bb      	ldr	r3, [r7, #8]
 800402a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800402c:	431a      	orrs	r2, r3
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	695b      	ldr	r3, [r3, #20]
 8004032:	049b      	lsls	r3, r3, #18
 8004034:	431a      	orrs	r2, r3
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	6a1b      	ldr	r3, [r3, #32]
 800403a:	431a      	orrs	r2, r3
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	68db      	ldr	r3, [r3, #12]
 8004040:	431a      	orrs	r2, r3
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	69db      	ldr	r3, [r3, #28]
 8004046:	431a      	orrs	r2, r3
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	699b      	ldr	r3, [r3, #24]
 800404c:	ea42 0103 	orr.w	r1, r2, r3
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	687a      	ldr	r2, [r7, #4]
 8004056:	430a      	orrs	r2, r1
 8004058:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8004060:	d027      	beq.n	80040b2 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	68ba      	ldr	r2, [r7, #8]
 8004068:	6852      	ldr	r2, [r2, #4]
 800406a:	619a      	str	r2, [r3, #24]
}
 800406c:	e021      	b.n	80040b2 <QSPI_Config+0x300>
        if (cmd->DataMode != QSPI_DATA_NONE)
 800406e:	68bb      	ldr	r3, [r7, #8]
 8004070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004072:	2b00      	cmp	r3, #0
 8004074:	d01d      	beq.n	80040b2 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800407a:	68bb      	ldr	r3, [r7, #8]
 800407c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800407e:	431a      	orrs	r2, r3
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004084:	431a      	orrs	r2, r3
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800408a:	431a      	orrs	r2, r3
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	695b      	ldr	r3, [r3, #20]
 8004090:	049b      	lsls	r3, r3, #18
 8004092:	431a      	orrs	r2, r3
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	6a1b      	ldr	r3, [r3, #32]
 8004098:	431a      	orrs	r2, r3
 800409a:	68bb      	ldr	r3, [r7, #8]
 800409c:	69db      	ldr	r3, [r3, #28]
 800409e:	431a      	orrs	r2, r3
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	699b      	ldr	r3, [r3, #24]
 80040a4:	ea42 0103 	orr.w	r1, r2, r3
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	687a      	ldr	r2, [r7, #4]
 80040ae:	430a      	orrs	r2, r1
 80040b0:	615a      	str	r2, [r3, #20]
}
 80040b2:	bf00      	nop
 80040b4:	3714      	adds	r7, #20
 80040b6:	46bd      	mov	sp, r7
 80040b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040bc:	4770      	bx	lr
	...

080040c0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b08c      	sub	sp, #48	; 0x30
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d101      	bne.n	80040d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	e3fd      	b.n	80048ce <HAL_RCC_OscConfig+0x80e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f003 0301 	and.w	r3, r3, #1
 80040da:	2b00      	cmp	r3, #0
 80040dc:	f000 8087 	beq.w	80041ee <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80040e0:	4b99      	ldr	r3, [pc, #612]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 80040e2:	691b      	ldr	r3, [r3, #16]
 80040e4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80040e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80040ea:	4b97      	ldr	r3, [pc, #604]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 80040ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040ee:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80040f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040f2:	2b10      	cmp	r3, #16
 80040f4:	d007      	beq.n	8004106 <HAL_RCC_OscConfig+0x46>
 80040f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040f8:	2b18      	cmp	r3, #24
 80040fa:	d110      	bne.n	800411e <HAL_RCC_OscConfig+0x5e>
 80040fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040fe:	f003 0303 	and.w	r3, r3, #3
 8004102:	2b02      	cmp	r3, #2
 8004104:	d10b      	bne.n	800411e <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004106:	4b90      	ldr	r3, [pc, #576]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800410e:	2b00      	cmp	r3, #0
 8004110:	d06c      	beq.n	80041ec <HAL_RCC_OscConfig+0x12c>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d168      	bne.n	80041ec <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800411a:	2301      	movs	r3, #1
 800411c:	e3d7      	b.n	80048ce <HAL_RCC_OscConfig+0x80e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004126:	d106      	bne.n	8004136 <HAL_RCC_OscConfig+0x76>
 8004128:	4b87      	ldr	r3, [pc, #540]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a86      	ldr	r2, [pc, #536]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 800412e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004132:	6013      	str	r3, [r2, #0]
 8004134:	e02e      	b.n	8004194 <HAL_RCC_OscConfig+0xd4>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d10c      	bne.n	8004158 <HAL_RCC_OscConfig+0x98>
 800413e:	4b82      	ldr	r3, [pc, #520]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a81      	ldr	r2, [pc, #516]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 8004144:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004148:	6013      	str	r3, [r2, #0]
 800414a:	4b7f      	ldr	r3, [pc, #508]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a7e      	ldr	r2, [pc, #504]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 8004150:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004154:	6013      	str	r3, [r2, #0]
 8004156:	e01d      	b.n	8004194 <HAL_RCC_OscConfig+0xd4>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004160:	d10c      	bne.n	800417c <HAL_RCC_OscConfig+0xbc>
 8004162:	4b79      	ldr	r3, [pc, #484]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a78      	ldr	r2, [pc, #480]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 8004168:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800416c:	6013      	str	r3, [r2, #0]
 800416e:	4b76      	ldr	r3, [pc, #472]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4a75      	ldr	r2, [pc, #468]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 8004174:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004178:	6013      	str	r3, [r2, #0]
 800417a:	e00b      	b.n	8004194 <HAL_RCC_OscConfig+0xd4>
 800417c:	4b72      	ldr	r3, [pc, #456]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4a71      	ldr	r2, [pc, #452]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 8004182:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004186:	6013      	str	r3, [r2, #0]
 8004188:	4b6f      	ldr	r3, [pc, #444]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a6e      	ldr	r2, [pc, #440]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 800418e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004192:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d013      	beq.n	80041c4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800419c:	f7fd fd44 	bl	8001c28 <HAL_GetTick>
 80041a0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80041a2:	e008      	b.n	80041b6 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80041a4:	f7fd fd40 	bl	8001c28 <HAL_GetTick>
 80041a8:	4602      	mov	r2, r0
 80041aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ac:	1ad3      	subs	r3, r2, r3
 80041ae:	2b64      	cmp	r3, #100	; 0x64
 80041b0:	d901      	bls.n	80041b6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80041b2:	2303      	movs	r3, #3
 80041b4:	e38b      	b.n	80048ce <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80041b6:	4b64      	ldr	r3, [pc, #400]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d0f0      	beq.n	80041a4 <HAL_RCC_OscConfig+0xe4>
 80041c2:	e014      	b.n	80041ee <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041c4:	f7fd fd30 	bl	8001c28 <HAL_GetTick>
 80041c8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80041ca:	e008      	b.n	80041de <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80041cc:	f7fd fd2c 	bl	8001c28 <HAL_GetTick>
 80041d0:	4602      	mov	r2, r0
 80041d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d4:	1ad3      	subs	r3, r2, r3
 80041d6:	2b64      	cmp	r3, #100	; 0x64
 80041d8:	d901      	bls.n	80041de <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80041da:	2303      	movs	r3, #3
 80041dc:	e377      	b.n	80048ce <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80041de:	4b5a      	ldr	r3, [pc, #360]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d1f0      	bne.n	80041cc <HAL_RCC_OscConfig+0x10c>
 80041ea:	e000      	b.n	80041ee <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f003 0302 	and.w	r3, r3, #2
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	f000 80ae 	beq.w	8004358 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80041fc:	4b52      	ldr	r3, [pc, #328]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 80041fe:	691b      	ldr	r3, [r3, #16]
 8004200:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004204:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004206:	4b50      	ldr	r3, [pc, #320]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 8004208:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800420a:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800420c:	6a3b      	ldr	r3, [r7, #32]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d007      	beq.n	8004222 <HAL_RCC_OscConfig+0x162>
 8004212:	6a3b      	ldr	r3, [r7, #32]
 8004214:	2b18      	cmp	r3, #24
 8004216:	d13a      	bne.n	800428e <HAL_RCC_OscConfig+0x1ce>
 8004218:	69fb      	ldr	r3, [r7, #28]
 800421a:	f003 0303 	and.w	r3, r3, #3
 800421e:	2b00      	cmp	r3, #0
 8004220:	d135      	bne.n	800428e <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004222:	4b49      	ldr	r3, [pc, #292]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f003 0304 	and.w	r3, r3, #4
 800422a:	2b00      	cmp	r3, #0
 800422c:	d005      	beq.n	800423a <HAL_RCC_OscConfig+0x17a>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	68db      	ldr	r3, [r3, #12]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d101      	bne.n	800423a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004236:	2301      	movs	r3, #1
 8004238:	e349      	b.n	80048ce <HAL_RCC_OscConfig+0x80e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800423a:	f7fd fd25 	bl	8001c88 <HAL_GetREVID>
 800423e:	4603      	mov	r3, r0
 8004240:	f241 0203 	movw	r2, #4099	; 0x1003
 8004244:	4293      	cmp	r3, r2
 8004246:	d817      	bhi.n	8004278 <HAL_RCC_OscConfig+0x1b8>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	691b      	ldr	r3, [r3, #16]
 800424c:	2b40      	cmp	r3, #64	; 0x40
 800424e:	d108      	bne.n	8004262 <HAL_RCC_OscConfig+0x1a2>
 8004250:	4b3d      	ldr	r3, [pc, #244]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8004258:	4a3b      	ldr	r2, [pc, #236]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 800425a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800425e:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004260:	e07a      	b.n	8004358 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004262:	4b39      	ldr	r3, [pc, #228]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	691b      	ldr	r3, [r3, #16]
 800426e:	031b      	lsls	r3, r3, #12
 8004270:	4935      	ldr	r1, [pc, #212]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 8004272:	4313      	orrs	r3, r2
 8004274:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004276:	e06f      	b.n	8004358 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004278:	4b33      	ldr	r3, [pc, #204]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	691b      	ldr	r3, [r3, #16]
 8004284:	061b      	lsls	r3, r3, #24
 8004286:	4930      	ldr	r1, [pc, #192]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 8004288:	4313      	orrs	r3, r2
 800428a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800428c:	e064      	b.n	8004358 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	68db      	ldr	r3, [r3, #12]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d045      	beq.n	8004322 <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004296:	4b2c      	ldr	r3, [pc, #176]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f023 0219 	bic.w	r2, r3, #25
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	68db      	ldr	r3, [r3, #12]
 80042a2:	4929      	ldr	r1, [pc, #164]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 80042a4:	4313      	orrs	r3, r2
 80042a6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042a8:	f7fd fcbe 	bl	8001c28 <HAL_GetTick>
 80042ac:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80042ae:	e008      	b.n	80042c2 <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80042b0:	f7fd fcba 	bl	8001c28 <HAL_GetTick>
 80042b4:	4602      	mov	r2, r0
 80042b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042b8:	1ad3      	subs	r3, r2, r3
 80042ba:	2b02      	cmp	r3, #2
 80042bc:	d901      	bls.n	80042c2 <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 80042be:	2303      	movs	r3, #3
 80042c0:	e305      	b.n	80048ce <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80042c2:	4b21      	ldr	r3, [pc, #132]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f003 0304 	and.w	r3, r3, #4
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d0f0      	beq.n	80042b0 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042ce:	f7fd fcdb 	bl	8001c88 <HAL_GetREVID>
 80042d2:	4603      	mov	r3, r0
 80042d4:	f241 0203 	movw	r2, #4099	; 0x1003
 80042d8:	4293      	cmp	r3, r2
 80042da:	d817      	bhi.n	800430c <HAL_RCC_OscConfig+0x24c>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	691b      	ldr	r3, [r3, #16]
 80042e0:	2b40      	cmp	r3, #64	; 0x40
 80042e2:	d108      	bne.n	80042f6 <HAL_RCC_OscConfig+0x236>
 80042e4:	4b18      	ldr	r3, [pc, #96]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 80042e6:	685b      	ldr	r3, [r3, #4]
 80042e8:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80042ec:	4a16      	ldr	r2, [pc, #88]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 80042ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80042f2:	6053      	str	r3, [r2, #4]
 80042f4:	e030      	b.n	8004358 <HAL_RCC_OscConfig+0x298>
 80042f6:	4b14      	ldr	r3, [pc, #80]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	691b      	ldr	r3, [r3, #16]
 8004302:	031b      	lsls	r3, r3, #12
 8004304:	4910      	ldr	r1, [pc, #64]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 8004306:	4313      	orrs	r3, r2
 8004308:	604b      	str	r3, [r1, #4]
 800430a:	e025      	b.n	8004358 <HAL_RCC_OscConfig+0x298>
 800430c:	4b0e      	ldr	r3, [pc, #56]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 800430e:	685b      	ldr	r3, [r3, #4]
 8004310:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	691b      	ldr	r3, [r3, #16]
 8004318:	061b      	lsls	r3, r3, #24
 800431a:	490b      	ldr	r1, [pc, #44]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 800431c:	4313      	orrs	r3, r2
 800431e:	604b      	str	r3, [r1, #4]
 8004320:	e01a      	b.n	8004358 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004322:	4b09      	ldr	r3, [pc, #36]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a08      	ldr	r2, [pc, #32]	; (8004348 <HAL_RCC_OscConfig+0x288>)
 8004328:	f023 0301 	bic.w	r3, r3, #1
 800432c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800432e:	f7fd fc7b 	bl	8001c28 <HAL_GetTick>
 8004332:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004334:	e00a      	b.n	800434c <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004336:	f7fd fc77 	bl	8001c28 <HAL_GetTick>
 800433a:	4602      	mov	r2, r0
 800433c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800433e:	1ad3      	subs	r3, r2, r3
 8004340:	2b02      	cmp	r3, #2
 8004342:	d903      	bls.n	800434c <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 8004344:	2303      	movs	r3, #3
 8004346:	e2c2      	b.n	80048ce <HAL_RCC_OscConfig+0x80e>
 8004348:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800434c:	4b94      	ldr	r3, [pc, #592]	; (80045a0 <HAL_RCC_OscConfig+0x4e0>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f003 0304 	and.w	r3, r3, #4
 8004354:	2b00      	cmp	r3, #0
 8004356:	d1ee      	bne.n	8004336 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f003 0310 	and.w	r3, r3, #16
 8004360:	2b00      	cmp	r3, #0
 8004362:	f000 80a9 	beq.w	80044b8 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004366:	4b8e      	ldr	r3, [pc, #568]	; (80045a0 <HAL_RCC_OscConfig+0x4e0>)
 8004368:	691b      	ldr	r3, [r3, #16]
 800436a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800436e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004370:	4b8b      	ldr	r3, [pc, #556]	; (80045a0 <HAL_RCC_OscConfig+0x4e0>)
 8004372:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004374:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004376:	69bb      	ldr	r3, [r7, #24]
 8004378:	2b08      	cmp	r3, #8
 800437a:	d007      	beq.n	800438c <HAL_RCC_OscConfig+0x2cc>
 800437c:	69bb      	ldr	r3, [r7, #24]
 800437e:	2b18      	cmp	r3, #24
 8004380:	d13a      	bne.n	80043f8 <HAL_RCC_OscConfig+0x338>
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	f003 0303 	and.w	r3, r3, #3
 8004388:	2b01      	cmp	r3, #1
 800438a:	d135      	bne.n	80043f8 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800438c:	4b84      	ldr	r3, [pc, #528]	; (80045a0 <HAL_RCC_OscConfig+0x4e0>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004394:	2b00      	cmp	r3, #0
 8004396:	d005      	beq.n	80043a4 <HAL_RCC_OscConfig+0x2e4>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	69db      	ldr	r3, [r3, #28]
 800439c:	2b80      	cmp	r3, #128	; 0x80
 800439e:	d001      	beq.n	80043a4 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	e294      	b.n	80048ce <HAL_RCC_OscConfig+0x80e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80043a4:	f7fd fc70 	bl	8001c88 <HAL_GetREVID>
 80043a8:	4603      	mov	r3, r0
 80043aa:	f241 0203 	movw	r2, #4099	; 0x1003
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d817      	bhi.n	80043e2 <HAL_RCC_OscConfig+0x322>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6a1b      	ldr	r3, [r3, #32]
 80043b6:	2b20      	cmp	r3, #32
 80043b8:	d108      	bne.n	80043cc <HAL_RCC_OscConfig+0x30c>
 80043ba:	4b79      	ldr	r3, [pc, #484]	; (80045a0 <HAL_RCC_OscConfig+0x4e0>)
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80043c2:	4a77      	ldr	r2, [pc, #476]	; (80045a0 <HAL_RCC_OscConfig+0x4e0>)
 80043c4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80043c8:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80043ca:	e075      	b.n	80044b8 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80043cc:	4b74      	ldr	r3, [pc, #464]	; (80045a0 <HAL_RCC_OscConfig+0x4e0>)
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6a1b      	ldr	r3, [r3, #32]
 80043d8:	069b      	lsls	r3, r3, #26
 80043da:	4971      	ldr	r1, [pc, #452]	; (80045a0 <HAL_RCC_OscConfig+0x4e0>)
 80043dc:	4313      	orrs	r3, r2
 80043de:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80043e0:	e06a      	b.n	80044b8 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80043e2:	4b6f      	ldr	r3, [pc, #444]	; (80045a0 <HAL_RCC_OscConfig+0x4e0>)
 80043e4:	68db      	ldr	r3, [r3, #12]
 80043e6:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6a1b      	ldr	r3, [r3, #32]
 80043ee:	061b      	lsls	r3, r3, #24
 80043f0:	496b      	ldr	r1, [pc, #428]	; (80045a0 <HAL_RCC_OscConfig+0x4e0>)
 80043f2:	4313      	orrs	r3, r2
 80043f4:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80043f6:	e05f      	b.n	80044b8 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	69db      	ldr	r3, [r3, #28]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d042      	beq.n	8004486 <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004400:	4b67      	ldr	r3, [pc, #412]	; (80045a0 <HAL_RCC_OscConfig+0x4e0>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a66      	ldr	r2, [pc, #408]	; (80045a0 <HAL_RCC_OscConfig+0x4e0>)
 8004406:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800440a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800440c:	f7fd fc0c 	bl	8001c28 <HAL_GetTick>
 8004410:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004412:	e008      	b.n	8004426 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8004414:	f7fd fc08 	bl	8001c28 <HAL_GetTick>
 8004418:	4602      	mov	r2, r0
 800441a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800441c:	1ad3      	subs	r3, r2, r3
 800441e:	2b02      	cmp	r3, #2
 8004420:	d901      	bls.n	8004426 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8004422:	2303      	movs	r3, #3
 8004424:	e253      	b.n	80048ce <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004426:	4b5e      	ldr	r3, [pc, #376]	; (80045a0 <HAL_RCC_OscConfig+0x4e0>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800442e:	2b00      	cmp	r3, #0
 8004430:	d0f0      	beq.n	8004414 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004432:	f7fd fc29 	bl	8001c88 <HAL_GetREVID>
 8004436:	4603      	mov	r3, r0
 8004438:	f241 0203 	movw	r2, #4099	; 0x1003
 800443c:	4293      	cmp	r3, r2
 800443e:	d817      	bhi.n	8004470 <HAL_RCC_OscConfig+0x3b0>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6a1b      	ldr	r3, [r3, #32]
 8004444:	2b20      	cmp	r3, #32
 8004446:	d108      	bne.n	800445a <HAL_RCC_OscConfig+0x39a>
 8004448:	4b55      	ldr	r3, [pc, #340]	; (80045a0 <HAL_RCC_OscConfig+0x4e0>)
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8004450:	4a53      	ldr	r2, [pc, #332]	; (80045a0 <HAL_RCC_OscConfig+0x4e0>)
 8004452:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004456:	6053      	str	r3, [r2, #4]
 8004458:	e02e      	b.n	80044b8 <HAL_RCC_OscConfig+0x3f8>
 800445a:	4b51      	ldr	r3, [pc, #324]	; (80045a0 <HAL_RCC_OscConfig+0x4e0>)
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6a1b      	ldr	r3, [r3, #32]
 8004466:	069b      	lsls	r3, r3, #26
 8004468:	494d      	ldr	r1, [pc, #308]	; (80045a0 <HAL_RCC_OscConfig+0x4e0>)
 800446a:	4313      	orrs	r3, r2
 800446c:	604b      	str	r3, [r1, #4]
 800446e:	e023      	b.n	80044b8 <HAL_RCC_OscConfig+0x3f8>
 8004470:	4b4b      	ldr	r3, [pc, #300]	; (80045a0 <HAL_RCC_OscConfig+0x4e0>)
 8004472:	68db      	ldr	r3, [r3, #12]
 8004474:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6a1b      	ldr	r3, [r3, #32]
 800447c:	061b      	lsls	r3, r3, #24
 800447e:	4948      	ldr	r1, [pc, #288]	; (80045a0 <HAL_RCC_OscConfig+0x4e0>)
 8004480:	4313      	orrs	r3, r2
 8004482:	60cb      	str	r3, [r1, #12]
 8004484:	e018      	b.n	80044b8 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004486:	4b46      	ldr	r3, [pc, #280]	; (80045a0 <HAL_RCC_OscConfig+0x4e0>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a45      	ldr	r2, [pc, #276]	; (80045a0 <HAL_RCC_OscConfig+0x4e0>)
 800448c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004490:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004492:	f7fd fbc9 	bl	8001c28 <HAL_GetTick>
 8004496:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004498:	e008      	b.n	80044ac <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800449a:	f7fd fbc5 	bl	8001c28 <HAL_GetTick>
 800449e:	4602      	mov	r2, r0
 80044a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044a2:	1ad3      	subs	r3, r2, r3
 80044a4:	2b02      	cmp	r3, #2
 80044a6:	d901      	bls.n	80044ac <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 80044a8:	2303      	movs	r3, #3
 80044aa:	e210      	b.n	80048ce <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80044ac:	4b3c      	ldr	r3, [pc, #240]	; (80045a0 <HAL_RCC_OscConfig+0x4e0>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d1f0      	bne.n	800449a <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f003 0308 	and.w	r3, r3, #8
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d036      	beq.n	8004532 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	695b      	ldr	r3, [r3, #20]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d019      	beq.n	8004500 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80044cc:	4b34      	ldr	r3, [pc, #208]	; (80045a0 <HAL_RCC_OscConfig+0x4e0>)
 80044ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044d0:	4a33      	ldr	r2, [pc, #204]	; (80045a0 <HAL_RCC_OscConfig+0x4e0>)
 80044d2:	f043 0301 	orr.w	r3, r3, #1
 80044d6:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044d8:	f7fd fba6 	bl	8001c28 <HAL_GetTick>
 80044dc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80044de:	e008      	b.n	80044f2 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80044e0:	f7fd fba2 	bl	8001c28 <HAL_GetTick>
 80044e4:	4602      	mov	r2, r0
 80044e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044e8:	1ad3      	subs	r3, r2, r3
 80044ea:	2b02      	cmp	r3, #2
 80044ec:	d901      	bls.n	80044f2 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 80044ee:	2303      	movs	r3, #3
 80044f0:	e1ed      	b.n	80048ce <HAL_RCC_OscConfig+0x80e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80044f2:	4b2b      	ldr	r3, [pc, #172]	; (80045a0 <HAL_RCC_OscConfig+0x4e0>)
 80044f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044f6:	f003 0302 	and.w	r3, r3, #2
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d0f0      	beq.n	80044e0 <HAL_RCC_OscConfig+0x420>
 80044fe:	e018      	b.n	8004532 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004500:	4b27      	ldr	r3, [pc, #156]	; (80045a0 <HAL_RCC_OscConfig+0x4e0>)
 8004502:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004504:	4a26      	ldr	r2, [pc, #152]	; (80045a0 <HAL_RCC_OscConfig+0x4e0>)
 8004506:	f023 0301 	bic.w	r3, r3, #1
 800450a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800450c:	f7fd fb8c 	bl	8001c28 <HAL_GetTick>
 8004510:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004512:	e008      	b.n	8004526 <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004514:	f7fd fb88 	bl	8001c28 <HAL_GetTick>
 8004518:	4602      	mov	r2, r0
 800451a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800451c:	1ad3      	subs	r3, r2, r3
 800451e:	2b02      	cmp	r3, #2
 8004520:	d901      	bls.n	8004526 <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 8004522:	2303      	movs	r3, #3
 8004524:	e1d3      	b.n	80048ce <HAL_RCC_OscConfig+0x80e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004526:	4b1e      	ldr	r3, [pc, #120]	; (80045a0 <HAL_RCC_OscConfig+0x4e0>)
 8004528:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800452a:	f003 0302 	and.w	r3, r3, #2
 800452e:	2b00      	cmp	r3, #0
 8004530:	d1f0      	bne.n	8004514 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f003 0320 	and.w	r3, r3, #32
 800453a:	2b00      	cmp	r3, #0
 800453c:	d038      	beq.n	80045b0 <HAL_RCC_OscConfig+0x4f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	699b      	ldr	r3, [r3, #24]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d019      	beq.n	800457a <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004546:	4b16      	ldr	r3, [pc, #88]	; (80045a0 <HAL_RCC_OscConfig+0x4e0>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a15      	ldr	r2, [pc, #84]	; (80045a0 <HAL_RCC_OscConfig+0x4e0>)
 800454c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004550:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004552:	f7fd fb69 	bl	8001c28 <HAL_GetTick>
 8004556:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004558:	e008      	b.n	800456c <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800455a:	f7fd fb65 	bl	8001c28 <HAL_GetTick>
 800455e:	4602      	mov	r2, r0
 8004560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004562:	1ad3      	subs	r3, r2, r3
 8004564:	2b02      	cmp	r3, #2
 8004566:	d901      	bls.n	800456c <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8004568:	2303      	movs	r3, #3
 800456a:	e1b0      	b.n	80048ce <HAL_RCC_OscConfig+0x80e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800456c:	4b0c      	ldr	r3, [pc, #48]	; (80045a0 <HAL_RCC_OscConfig+0x4e0>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004574:	2b00      	cmp	r3, #0
 8004576:	d0f0      	beq.n	800455a <HAL_RCC_OscConfig+0x49a>
 8004578:	e01a      	b.n	80045b0 <HAL_RCC_OscConfig+0x4f0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800457a:	4b09      	ldr	r3, [pc, #36]	; (80045a0 <HAL_RCC_OscConfig+0x4e0>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a08      	ldr	r2, [pc, #32]	; (80045a0 <HAL_RCC_OscConfig+0x4e0>)
 8004580:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004584:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004586:	f7fd fb4f 	bl	8001c28 <HAL_GetTick>
 800458a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800458c:	e00a      	b.n	80045a4 <HAL_RCC_OscConfig+0x4e4>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800458e:	f7fd fb4b 	bl	8001c28 <HAL_GetTick>
 8004592:	4602      	mov	r2, r0
 8004594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004596:	1ad3      	subs	r3, r2, r3
 8004598:	2b02      	cmp	r3, #2
 800459a:	d903      	bls.n	80045a4 <HAL_RCC_OscConfig+0x4e4>
        {
          return HAL_TIMEOUT;
 800459c:	2303      	movs	r3, #3
 800459e:	e196      	b.n	80048ce <HAL_RCC_OscConfig+0x80e>
 80045a0:	58024400 	.word	0x58024400
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80045a4:	4b99      	ldr	r3, [pc, #612]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d1ee      	bne.n	800458e <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f003 0304 	and.w	r3, r3, #4
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	f000 8081 	beq.w	80046c0 <HAL_RCC_OscConfig+0x600>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80045be:	4b94      	ldr	r3, [pc, #592]	; (8004810 <HAL_RCC_OscConfig+0x750>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4a93      	ldr	r2, [pc, #588]	; (8004810 <HAL_RCC_OscConfig+0x750>)
 80045c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80045c8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80045ca:	f7fd fb2d 	bl	8001c28 <HAL_GetTick>
 80045ce:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80045d0:	e008      	b.n	80045e4 <HAL_RCC_OscConfig+0x524>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80045d2:	f7fd fb29 	bl	8001c28 <HAL_GetTick>
 80045d6:	4602      	mov	r2, r0
 80045d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045da:	1ad3      	subs	r3, r2, r3
 80045dc:	2b64      	cmp	r3, #100	; 0x64
 80045de:	d901      	bls.n	80045e4 <HAL_RCC_OscConfig+0x524>
      {
        return HAL_TIMEOUT;
 80045e0:	2303      	movs	r3, #3
 80045e2:	e174      	b.n	80048ce <HAL_RCC_OscConfig+0x80e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80045e4:	4b8a      	ldr	r3, [pc, #552]	; (8004810 <HAL_RCC_OscConfig+0x750>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d0f0      	beq.n	80045d2 <HAL_RCC_OscConfig+0x512>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	689b      	ldr	r3, [r3, #8]
 80045f4:	2b01      	cmp	r3, #1
 80045f6:	d106      	bne.n	8004606 <HAL_RCC_OscConfig+0x546>
 80045f8:	4b84      	ldr	r3, [pc, #528]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 80045fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045fc:	4a83      	ldr	r2, [pc, #524]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 80045fe:	f043 0301 	orr.w	r3, r3, #1
 8004602:	6713      	str	r3, [r2, #112]	; 0x70
 8004604:	e02d      	b.n	8004662 <HAL_RCC_OscConfig+0x5a2>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	689b      	ldr	r3, [r3, #8]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d10c      	bne.n	8004628 <HAL_RCC_OscConfig+0x568>
 800460e:	4b7f      	ldr	r3, [pc, #508]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 8004610:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004612:	4a7e      	ldr	r2, [pc, #504]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 8004614:	f023 0301 	bic.w	r3, r3, #1
 8004618:	6713      	str	r3, [r2, #112]	; 0x70
 800461a:	4b7c      	ldr	r3, [pc, #496]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 800461c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800461e:	4a7b      	ldr	r2, [pc, #492]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 8004620:	f023 0304 	bic.w	r3, r3, #4
 8004624:	6713      	str	r3, [r2, #112]	; 0x70
 8004626:	e01c      	b.n	8004662 <HAL_RCC_OscConfig+0x5a2>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	689b      	ldr	r3, [r3, #8]
 800462c:	2b05      	cmp	r3, #5
 800462e:	d10c      	bne.n	800464a <HAL_RCC_OscConfig+0x58a>
 8004630:	4b76      	ldr	r3, [pc, #472]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 8004632:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004634:	4a75      	ldr	r2, [pc, #468]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 8004636:	f043 0304 	orr.w	r3, r3, #4
 800463a:	6713      	str	r3, [r2, #112]	; 0x70
 800463c:	4b73      	ldr	r3, [pc, #460]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 800463e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004640:	4a72      	ldr	r2, [pc, #456]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 8004642:	f043 0301 	orr.w	r3, r3, #1
 8004646:	6713      	str	r3, [r2, #112]	; 0x70
 8004648:	e00b      	b.n	8004662 <HAL_RCC_OscConfig+0x5a2>
 800464a:	4b70      	ldr	r3, [pc, #448]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 800464c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800464e:	4a6f      	ldr	r2, [pc, #444]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 8004650:	f023 0301 	bic.w	r3, r3, #1
 8004654:	6713      	str	r3, [r2, #112]	; 0x70
 8004656:	4b6d      	ldr	r3, [pc, #436]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 8004658:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800465a:	4a6c      	ldr	r2, [pc, #432]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 800465c:	f023 0304 	bic.w	r3, r3, #4
 8004660:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	689b      	ldr	r3, [r3, #8]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d015      	beq.n	8004696 <HAL_RCC_OscConfig+0x5d6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800466a:	f7fd fadd 	bl	8001c28 <HAL_GetTick>
 800466e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004670:	e00a      	b.n	8004688 <HAL_RCC_OscConfig+0x5c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004672:	f7fd fad9 	bl	8001c28 <HAL_GetTick>
 8004676:	4602      	mov	r2, r0
 8004678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800467a:	1ad3      	subs	r3, r2, r3
 800467c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004680:	4293      	cmp	r3, r2
 8004682:	d901      	bls.n	8004688 <HAL_RCC_OscConfig+0x5c8>
        {
          return HAL_TIMEOUT;
 8004684:	2303      	movs	r3, #3
 8004686:	e122      	b.n	80048ce <HAL_RCC_OscConfig+0x80e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004688:	4b60      	ldr	r3, [pc, #384]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 800468a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800468c:	f003 0302 	and.w	r3, r3, #2
 8004690:	2b00      	cmp	r3, #0
 8004692:	d0ee      	beq.n	8004672 <HAL_RCC_OscConfig+0x5b2>
 8004694:	e014      	b.n	80046c0 <HAL_RCC_OscConfig+0x600>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004696:	f7fd fac7 	bl	8001c28 <HAL_GetTick>
 800469a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800469c:	e00a      	b.n	80046b4 <HAL_RCC_OscConfig+0x5f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800469e:	f7fd fac3 	bl	8001c28 <HAL_GetTick>
 80046a2:	4602      	mov	r2, r0
 80046a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046a6:	1ad3      	subs	r3, r2, r3
 80046a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d901      	bls.n	80046b4 <HAL_RCC_OscConfig+0x5f4>
        {
          return HAL_TIMEOUT;
 80046b0:	2303      	movs	r3, #3
 80046b2:	e10c      	b.n	80048ce <HAL_RCC_OscConfig+0x80e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80046b4:	4b55      	ldr	r3, [pc, #340]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 80046b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046b8:	f003 0302 	and.w	r3, r3, #2
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d1ee      	bne.n	800469e <HAL_RCC_OscConfig+0x5de>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	f000 8101 	beq.w	80048cc <HAL_RCC_OscConfig+0x80c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80046ca:	4b50      	ldr	r3, [pc, #320]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 80046cc:	691b      	ldr	r3, [r3, #16]
 80046ce:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80046d2:	2b18      	cmp	r3, #24
 80046d4:	f000 80bc 	beq.w	8004850 <HAL_RCC_OscConfig+0x790>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046dc:	2b02      	cmp	r3, #2
 80046de:	f040 809d 	bne.w	800481c <HAL_RCC_OscConfig+0x75c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046e2:	4b4a      	ldr	r3, [pc, #296]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4a49      	ldr	r2, [pc, #292]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 80046e8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80046ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046ee:	f7fd fa9b 	bl	8001c28 <HAL_GetTick>
 80046f2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80046f4:	e008      	b.n	8004708 <HAL_RCC_OscConfig+0x648>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046f6:	f7fd fa97 	bl	8001c28 <HAL_GetTick>
 80046fa:	4602      	mov	r2, r0
 80046fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046fe:	1ad3      	subs	r3, r2, r3
 8004700:	2b02      	cmp	r3, #2
 8004702:	d901      	bls.n	8004708 <HAL_RCC_OscConfig+0x648>
          {
            return HAL_TIMEOUT;
 8004704:	2303      	movs	r3, #3
 8004706:	e0e2      	b.n	80048ce <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004708:	4b40      	ldr	r3, [pc, #256]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004710:	2b00      	cmp	r3, #0
 8004712:	d1f0      	bne.n	80046f6 <HAL_RCC_OscConfig+0x636>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004714:	4b3d      	ldr	r3, [pc, #244]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 8004716:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004718:	4b3e      	ldr	r3, [pc, #248]	; (8004814 <HAL_RCC_OscConfig+0x754>)
 800471a:	4013      	ands	r3, r2
 800471c:	687a      	ldr	r2, [r7, #4]
 800471e:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8004720:	687a      	ldr	r2, [r7, #4]
 8004722:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004724:	0112      	lsls	r2, r2, #4
 8004726:	430a      	orrs	r2, r1
 8004728:	4938      	ldr	r1, [pc, #224]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 800472a:	4313      	orrs	r3, r2
 800472c:	628b      	str	r3, [r1, #40]	; 0x28
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004732:	3b01      	subs	r3, #1
 8004734:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800473c:	3b01      	subs	r3, #1
 800473e:	025b      	lsls	r3, r3, #9
 8004740:	b29b      	uxth	r3, r3
 8004742:	431a      	orrs	r2, r3
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004748:	3b01      	subs	r3, #1
 800474a:	041b      	lsls	r3, r3, #16
 800474c:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004750:	431a      	orrs	r2, r3
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004756:	3b01      	subs	r3, #1
 8004758:	061b      	lsls	r3, r3, #24
 800475a:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800475e:	492b      	ldr	r1, [pc, #172]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 8004760:	4313      	orrs	r3, r2
 8004762:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8004764:	4b29      	ldr	r3, [pc, #164]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 8004766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004768:	4a28      	ldr	r2, [pc, #160]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 800476a:	f023 0301 	bic.w	r3, r3, #1
 800476e:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004770:	4b26      	ldr	r3, [pc, #152]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 8004772:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004774:	4b28      	ldr	r3, [pc, #160]	; (8004818 <HAL_RCC_OscConfig+0x758>)
 8004776:	4013      	ands	r3, r2
 8004778:	687a      	ldr	r2, [r7, #4]
 800477a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800477c:	00d2      	lsls	r2, r2, #3
 800477e:	4923      	ldr	r1, [pc, #140]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 8004780:	4313      	orrs	r3, r2
 8004782:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004784:	4b21      	ldr	r3, [pc, #132]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 8004786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004788:	f023 020c 	bic.w	r2, r3, #12
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004790:	491e      	ldr	r1, [pc, #120]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 8004792:	4313      	orrs	r3, r2
 8004794:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004796:	4b1d      	ldr	r3, [pc, #116]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 8004798:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800479a:	f023 0202 	bic.w	r2, r3, #2
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047a2:	491a      	ldr	r1, [pc, #104]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 80047a4:	4313      	orrs	r3, r2
 80047a6:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80047a8:	4b18      	ldr	r3, [pc, #96]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 80047aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ac:	4a17      	ldr	r2, [pc, #92]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 80047ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047b2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80047b4:	4b15      	ldr	r3, [pc, #84]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 80047b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047b8:	4a14      	ldr	r2, [pc, #80]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 80047ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80047be:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80047c0:	4b12      	ldr	r3, [pc, #72]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 80047c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047c4:	4a11      	ldr	r2, [pc, #68]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 80047c6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80047ca:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 80047cc:	4b0f      	ldr	r3, [pc, #60]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 80047ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047d0:	4a0e      	ldr	r2, [pc, #56]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 80047d2:	f043 0301 	orr.w	r3, r3, #1
 80047d6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80047d8:	4b0c      	ldr	r3, [pc, #48]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a0b      	ldr	r2, [pc, #44]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 80047de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80047e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047e4:	f7fd fa20 	bl	8001c28 <HAL_GetTick>
 80047e8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80047ea:	e008      	b.n	80047fe <HAL_RCC_OscConfig+0x73e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80047ec:	f7fd fa1c 	bl	8001c28 <HAL_GetTick>
 80047f0:	4602      	mov	r2, r0
 80047f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047f4:	1ad3      	subs	r3, r2, r3
 80047f6:	2b02      	cmp	r3, #2
 80047f8:	d901      	bls.n	80047fe <HAL_RCC_OscConfig+0x73e>
          {
            return HAL_TIMEOUT;
 80047fa:	2303      	movs	r3, #3
 80047fc:	e067      	b.n	80048ce <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80047fe:	4b03      	ldr	r3, [pc, #12]	; (800480c <HAL_RCC_OscConfig+0x74c>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004806:	2b00      	cmp	r3, #0
 8004808:	d0f0      	beq.n	80047ec <HAL_RCC_OscConfig+0x72c>
 800480a:	e05f      	b.n	80048cc <HAL_RCC_OscConfig+0x80c>
 800480c:	58024400 	.word	0x58024400
 8004810:	58024800 	.word	0x58024800
 8004814:	fffffc0c 	.word	0xfffffc0c
 8004818:	ffff0007 	.word	0xffff0007
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800481c:	4b2e      	ldr	r3, [pc, #184]	; (80048d8 <HAL_RCC_OscConfig+0x818>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a2d      	ldr	r2, [pc, #180]	; (80048d8 <HAL_RCC_OscConfig+0x818>)
 8004822:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004826:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004828:	f7fd f9fe 	bl	8001c28 <HAL_GetTick>
 800482c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800482e:	e008      	b.n	8004842 <HAL_RCC_OscConfig+0x782>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004830:	f7fd f9fa 	bl	8001c28 <HAL_GetTick>
 8004834:	4602      	mov	r2, r0
 8004836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004838:	1ad3      	subs	r3, r2, r3
 800483a:	2b02      	cmp	r3, #2
 800483c:	d901      	bls.n	8004842 <HAL_RCC_OscConfig+0x782>
          {
            return HAL_TIMEOUT;
 800483e:	2303      	movs	r3, #3
 8004840:	e045      	b.n	80048ce <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004842:	4b25      	ldr	r3, [pc, #148]	; (80048d8 <HAL_RCC_OscConfig+0x818>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800484a:	2b00      	cmp	r3, #0
 800484c:	d1f0      	bne.n	8004830 <HAL_RCC_OscConfig+0x770>
 800484e:	e03d      	b.n	80048cc <HAL_RCC_OscConfig+0x80c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004850:	4b21      	ldr	r3, [pc, #132]	; (80048d8 <HAL_RCC_OscConfig+0x818>)
 8004852:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004854:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004856:	4b20      	ldr	r3, [pc, #128]	; (80048d8 <HAL_RCC_OscConfig+0x818>)
 8004858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800485a:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004860:	2b01      	cmp	r3, #1
 8004862:	d031      	beq.n	80048c8 <HAL_RCC_OscConfig+0x808>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004864:	693b      	ldr	r3, [r7, #16]
 8004866:	f003 0203 	and.w	r2, r3, #3
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800486e:	429a      	cmp	r2, r3
 8004870:	d12a      	bne.n	80048c8 <HAL_RCC_OscConfig+0x808>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004872:	693b      	ldr	r3, [r7, #16]
 8004874:	091b      	lsrs	r3, r3, #4
 8004876:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800487e:	429a      	cmp	r2, r3
 8004880:	d122      	bne.n	80048c8 <HAL_RCC_OscConfig+0x808>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800488c:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800488e:	429a      	cmp	r2, r3
 8004890:	d11a      	bne.n	80048c8 <HAL_RCC_OscConfig+0x808>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	0a5b      	lsrs	r3, r3, #9
 8004896:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800489e:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80048a0:	429a      	cmp	r2, r3
 80048a2:	d111      	bne.n	80048c8 <HAL_RCC_OscConfig+0x808>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	0c1b      	lsrs	r3, r3, #16
 80048a8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048b0:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80048b2:	429a      	cmp	r2, r3
 80048b4:	d108      	bne.n	80048c8 <HAL_RCC_OscConfig+0x808>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	0e1b      	lsrs	r3, r3, #24
 80048ba:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048c2:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80048c4:	429a      	cmp	r2, r3
 80048c6:	d001      	beq.n	80048cc <HAL_RCC_OscConfig+0x80c>
      {
        return HAL_ERROR;
 80048c8:	2301      	movs	r3, #1
 80048ca:	e000      	b.n	80048ce <HAL_RCC_OscConfig+0x80e>
      }
    }
  }
  return HAL_OK;
 80048cc:	2300      	movs	r3, #0
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	3730      	adds	r7, #48	; 0x30
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}
 80048d6:	bf00      	nop
 80048d8:	58024400 	.word	0x58024400

080048dc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b086      	sub	sp, #24
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
 80048e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d101      	bne.n	80048f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	e19c      	b.n	8004c2a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80048f0:	4b8a      	ldr	r3, [pc, #552]	; (8004b1c <HAL_RCC_ClockConfig+0x240>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f003 030f 	and.w	r3, r3, #15
 80048f8:	683a      	ldr	r2, [r7, #0]
 80048fa:	429a      	cmp	r2, r3
 80048fc:	d910      	bls.n	8004920 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048fe:	4b87      	ldr	r3, [pc, #540]	; (8004b1c <HAL_RCC_ClockConfig+0x240>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f023 020f 	bic.w	r2, r3, #15
 8004906:	4985      	ldr	r1, [pc, #532]	; (8004b1c <HAL_RCC_ClockConfig+0x240>)
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	4313      	orrs	r3, r2
 800490c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800490e:	4b83      	ldr	r3, [pc, #524]	; (8004b1c <HAL_RCC_ClockConfig+0x240>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f003 030f 	and.w	r3, r3, #15
 8004916:	683a      	ldr	r2, [r7, #0]
 8004918:	429a      	cmp	r2, r3
 800491a:	d001      	beq.n	8004920 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800491c:	2301      	movs	r3, #1
 800491e:	e184      	b.n	8004c2a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f003 0304 	and.w	r3, r3, #4
 8004928:	2b00      	cmp	r3, #0
 800492a:	d010      	beq.n	800494e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	691a      	ldr	r2, [r3, #16]
 8004930:	4b7b      	ldr	r3, [pc, #492]	; (8004b20 <HAL_RCC_ClockConfig+0x244>)
 8004932:	699b      	ldr	r3, [r3, #24]
 8004934:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004938:	429a      	cmp	r2, r3
 800493a:	d908      	bls.n	800494e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800493c:	4b78      	ldr	r3, [pc, #480]	; (8004b20 <HAL_RCC_ClockConfig+0x244>)
 800493e:	699b      	ldr	r3, [r3, #24]
 8004940:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	691b      	ldr	r3, [r3, #16]
 8004948:	4975      	ldr	r1, [pc, #468]	; (8004b20 <HAL_RCC_ClockConfig+0x244>)
 800494a:	4313      	orrs	r3, r2
 800494c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f003 0308 	and.w	r3, r3, #8
 8004956:	2b00      	cmp	r3, #0
 8004958:	d010      	beq.n	800497c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	695a      	ldr	r2, [r3, #20]
 800495e:	4b70      	ldr	r3, [pc, #448]	; (8004b20 <HAL_RCC_ClockConfig+0x244>)
 8004960:	69db      	ldr	r3, [r3, #28]
 8004962:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004966:	429a      	cmp	r2, r3
 8004968:	d908      	bls.n	800497c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800496a:	4b6d      	ldr	r3, [pc, #436]	; (8004b20 <HAL_RCC_ClockConfig+0x244>)
 800496c:	69db      	ldr	r3, [r3, #28]
 800496e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	695b      	ldr	r3, [r3, #20]
 8004976:	496a      	ldr	r1, [pc, #424]	; (8004b20 <HAL_RCC_ClockConfig+0x244>)
 8004978:	4313      	orrs	r3, r2
 800497a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 0310 	and.w	r3, r3, #16
 8004984:	2b00      	cmp	r3, #0
 8004986:	d010      	beq.n	80049aa <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	699a      	ldr	r2, [r3, #24]
 800498c:	4b64      	ldr	r3, [pc, #400]	; (8004b20 <HAL_RCC_ClockConfig+0x244>)
 800498e:	69db      	ldr	r3, [r3, #28]
 8004990:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004994:	429a      	cmp	r2, r3
 8004996:	d908      	bls.n	80049aa <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004998:	4b61      	ldr	r3, [pc, #388]	; (8004b20 <HAL_RCC_ClockConfig+0x244>)
 800499a:	69db      	ldr	r3, [r3, #28]
 800499c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	699b      	ldr	r3, [r3, #24]
 80049a4:	495e      	ldr	r1, [pc, #376]	; (8004b20 <HAL_RCC_ClockConfig+0x244>)
 80049a6:	4313      	orrs	r3, r2
 80049a8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f003 0320 	and.w	r3, r3, #32
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d010      	beq.n	80049d8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	69da      	ldr	r2, [r3, #28]
 80049ba:	4b59      	ldr	r3, [pc, #356]	; (8004b20 <HAL_RCC_ClockConfig+0x244>)
 80049bc:	6a1b      	ldr	r3, [r3, #32]
 80049be:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80049c2:	429a      	cmp	r2, r3
 80049c4:	d908      	bls.n	80049d8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80049c6:	4b56      	ldr	r3, [pc, #344]	; (8004b20 <HAL_RCC_ClockConfig+0x244>)
 80049c8:	6a1b      	ldr	r3, [r3, #32]
 80049ca:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	69db      	ldr	r3, [r3, #28]
 80049d2:	4953      	ldr	r1, [pc, #332]	; (8004b20 <HAL_RCC_ClockConfig+0x244>)
 80049d4:	4313      	orrs	r3, r2
 80049d6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f003 0302 	and.w	r3, r3, #2
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d010      	beq.n	8004a06 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	68da      	ldr	r2, [r3, #12]
 80049e8:	4b4d      	ldr	r3, [pc, #308]	; (8004b20 <HAL_RCC_ClockConfig+0x244>)
 80049ea:	699b      	ldr	r3, [r3, #24]
 80049ec:	f003 030f 	and.w	r3, r3, #15
 80049f0:	429a      	cmp	r2, r3
 80049f2:	d908      	bls.n	8004a06 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049f4:	4b4a      	ldr	r3, [pc, #296]	; (8004b20 <HAL_RCC_ClockConfig+0x244>)
 80049f6:	699b      	ldr	r3, [r3, #24]
 80049f8:	f023 020f 	bic.w	r2, r3, #15
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	68db      	ldr	r3, [r3, #12]
 8004a00:	4947      	ldr	r1, [pc, #284]	; (8004b20 <HAL_RCC_ClockConfig+0x244>)
 8004a02:	4313      	orrs	r3, r2
 8004a04:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f003 0301 	and.w	r3, r3, #1
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d055      	beq.n	8004abe <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004a12:	4b43      	ldr	r3, [pc, #268]	; (8004b20 <HAL_RCC_ClockConfig+0x244>)
 8004a14:	699b      	ldr	r3, [r3, #24]
 8004a16:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	689b      	ldr	r3, [r3, #8]
 8004a1e:	4940      	ldr	r1, [pc, #256]	; (8004b20 <HAL_RCC_ClockConfig+0x244>)
 8004a20:	4313      	orrs	r3, r2
 8004a22:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	685b      	ldr	r3, [r3, #4]
 8004a28:	2b02      	cmp	r3, #2
 8004a2a:	d107      	bne.n	8004a3c <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004a2c:	4b3c      	ldr	r3, [pc, #240]	; (8004b20 <HAL_RCC_ClockConfig+0x244>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d121      	bne.n	8004a7c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004a38:	2301      	movs	r3, #1
 8004a3a:	e0f6      	b.n	8004c2a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	2b03      	cmp	r3, #3
 8004a42:	d107      	bne.n	8004a54 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004a44:	4b36      	ldr	r3, [pc, #216]	; (8004b20 <HAL_RCC_ClockConfig+0x244>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d115      	bne.n	8004a7c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	e0ea      	b.n	8004c2a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	2b01      	cmp	r3, #1
 8004a5a:	d107      	bne.n	8004a6c <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004a5c:	4b30      	ldr	r3, [pc, #192]	; (8004b20 <HAL_RCC_ClockConfig+0x244>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d109      	bne.n	8004a7c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004a68:	2301      	movs	r3, #1
 8004a6a:	e0de      	b.n	8004c2a <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004a6c:	4b2c      	ldr	r3, [pc, #176]	; (8004b20 <HAL_RCC_ClockConfig+0x244>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f003 0304 	and.w	r3, r3, #4
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d101      	bne.n	8004a7c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004a78:	2301      	movs	r3, #1
 8004a7a:	e0d6      	b.n	8004c2a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004a7c:	4b28      	ldr	r3, [pc, #160]	; (8004b20 <HAL_RCC_ClockConfig+0x244>)
 8004a7e:	691b      	ldr	r3, [r3, #16]
 8004a80:	f023 0207 	bic.w	r2, r3, #7
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	4925      	ldr	r1, [pc, #148]	; (8004b20 <HAL_RCC_ClockConfig+0x244>)
 8004a8a:	4313      	orrs	r3, r2
 8004a8c:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a8e:	f7fd f8cb 	bl	8001c28 <HAL_GetTick>
 8004a92:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a94:	e00a      	b.n	8004aac <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a96:	f7fd f8c7 	bl	8001c28 <HAL_GetTick>
 8004a9a:	4602      	mov	r2, r0
 8004a9c:	697b      	ldr	r3, [r7, #20]
 8004a9e:	1ad3      	subs	r3, r2, r3
 8004aa0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d901      	bls.n	8004aac <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8004aa8:	2303      	movs	r3, #3
 8004aaa:	e0be      	b.n	8004c2a <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004aac:	4b1c      	ldr	r3, [pc, #112]	; (8004b20 <HAL_RCC_ClockConfig+0x244>)
 8004aae:	691b      	ldr	r3, [r3, #16]
 8004ab0:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	00db      	lsls	r3, r3, #3
 8004aba:	429a      	cmp	r2, r3
 8004abc:	d1eb      	bne.n	8004a96 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f003 0302 	and.w	r3, r3, #2
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d010      	beq.n	8004aec <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	68da      	ldr	r2, [r3, #12]
 8004ace:	4b14      	ldr	r3, [pc, #80]	; (8004b20 <HAL_RCC_ClockConfig+0x244>)
 8004ad0:	699b      	ldr	r3, [r3, #24]
 8004ad2:	f003 030f 	and.w	r3, r3, #15
 8004ad6:	429a      	cmp	r2, r3
 8004ad8:	d208      	bcs.n	8004aec <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ada:	4b11      	ldr	r3, [pc, #68]	; (8004b20 <HAL_RCC_ClockConfig+0x244>)
 8004adc:	699b      	ldr	r3, [r3, #24]
 8004ade:	f023 020f 	bic.w	r2, r3, #15
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	68db      	ldr	r3, [r3, #12]
 8004ae6:	490e      	ldr	r1, [pc, #56]	; (8004b20 <HAL_RCC_ClockConfig+0x244>)
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004aec:	4b0b      	ldr	r3, [pc, #44]	; (8004b1c <HAL_RCC_ClockConfig+0x240>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f003 030f 	and.w	r3, r3, #15
 8004af4:	683a      	ldr	r2, [r7, #0]
 8004af6:	429a      	cmp	r2, r3
 8004af8:	d214      	bcs.n	8004b24 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004afa:	4b08      	ldr	r3, [pc, #32]	; (8004b1c <HAL_RCC_ClockConfig+0x240>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f023 020f 	bic.w	r2, r3, #15
 8004b02:	4906      	ldr	r1, [pc, #24]	; (8004b1c <HAL_RCC_ClockConfig+0x240>)
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	4313      	orrs	r3, r2
 8004b08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b0a:	4b04      	ldr	r3, [pc, #16]	; (8004b1c <HAL_RCC_ClockConfig+0x240>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f003 030f 	and.w	r3, r3, #15
 8004b12:	683a      	ldr	r2, [r7, #0]
 8004b14:	429a      	cmp	r2, r3
 8004b16:	d005      	beq.n	8004b24 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004b18:	2301      	movs	r3, #1
 8004b1a:	e086      	b.n	8004c2a <HAL_RCC_ClockConfig+0x34e>
 8004b1c:	52002000 	.word	0x52002000
 8004b20:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f003 0304 	and.w	r3, r3, #4
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d010      	beq.n	8004b52 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	691a      	ldr	r2, [r3, #16]
 8004b34:	4b3f      	ldr	r3, [pc, #252]	; (8004c34 <HAL_RCC_ClockConfig+0x358>)
 8004b36:	699b      	ldr	r3, [r3, #24]
 8004b38:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004b3c:	429a      	cmp	r2, r3
 8004b3e:	d208      	bcs.n	8004b52 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004b40:	4b3c      	ldr	r3, [pc, #240]	; (8004c34 <HAL_RCC_ClockConfig+0x358>)
 8004b42:	699b      	ldr	r3, [r3, #24]
 8004b44:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	691b      	ldr	r3, [r3, #16]
 8004b4c:	4939      	ldr	r1, [pc, #228]	; (8004c34 <HAL_RCC_ClockConfig+0x358>)
 8004b4e:	4313      	orrs	r3, r2
 8004b50:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f003 0308 	and.w	r3, r3, #8
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d010      	beq.n	8004b80 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	695a      	ldr	r2, [r3, #20]
 8004b62:	4b34      	ldr	r3, [pc, #208]	; (8004c34 <HAL_RCC_ClockConfig+0x358>)
 8004b64:	69db      	ldr	r3, [r3, #28]
 8004b66:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004b6a:	429a      	cmp	r2, r3
 8004b6c:	d208      	bcs.n	8004b80 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004b6e:	4b31      	ldr	r3, [pc, #196]	; (8004c34 <HAL_RCC_ClockConfig+0x358>)
 8004b70:	69db      	ldr	r3, [r3, #28]
 8004b72:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	695b      	ldr	r3, [r3, #20]
 8004b7a:	492e      	ldr	r1, [pc, #184]	; (8004c34 <HAL_RCC_ClockConfig+0x358>)
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f003 0310 	and.w	r3, r3, #16
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d010      	beq.n	8004bae <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	699a      	ldr	r2, [r3, #24]
 8004b90:	4b28      	ldr	r3, [pc, #160]	; (8004c34 <HAL_RCC_ClockConfig+0x358>)
 8004b92:	69db      	ldr	r3, [r3, #28]
 8004b94:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004b98:	429a      	cmp	r2, r3
 8004b9a:	d208      	bcs.n	8004bae <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004b9c:	4b25      	ldr	r3, [pc, #148]	; (8004c34 <HAL_RCC_ClockConfig+0x358>)
 8004b9e:	69db      	ldr	r3, [r3, #28]
 8004ba0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	699b      	ldr	r3, [r3, #24]
 8004ba8:	4922      	ldr	r1, [pc, #136]	; (8004c34 <HAL_RCC_ClockConfig+0x358>)
 8004baa:	4313      	orrs	r3, r2
 8004bac:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f003 0320 	and.w	r3, r3, #32
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d010      	beq.n	8004bdc <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	69da      	ldr	r2, [r3, #28]
 8004bbe:	4b1d      	ldr	r3, [pc, #116]	; (8004c34 <HAL_RCC_ClockConfig+0x358>)
 8004bc0:	6a1b      	ldr	r3, [r3, #32]
 8004bc2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004bc6:	429a      	cmp	r2, r3
 8004bc8:	d208      	bcs.n	8004bdc <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8004bca:	4b1a      	ldr	r3, [pc, #104]	; (8004c34 <HAL_RCC_ClockConfig+0x358>)
 8004bcc:	6a1b      	ldr	r3, [r3, #32]
 8004bce:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	69db      	ldr	r3, [r3, #28]
 8004bd6:	4917      	ldr	r1, [pc, #92]	; (8004c34 <HAL_RCC_ClockConfig+0x358>)
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004bdc:	f000 f834 	bl	8004c48 <HAL_RCC_GetSysClockFreq>
 8004be0:	4602      	mov	r2, r0
 8004be2:	4b14      	ldr	r3, [pc, #80]	; (8004c34 <HAL_RCC_ClockConfig+0x358>)
 8004be4:	699b      	ldr	r3, [r3, #24]
 8004be6:	0a1b      	lsrs	r3, r3, #8
 8004be8:	f003 030f 	and.w	r3, r3, #15
 8004bec:	4912      	ldr	r1, [pc, #72]	; (8004c38 <HAL_RCC_ClockConfig+0x35c>)
 8004bee:	5ccb      	ldrb	r3, [r1, r3]
 8004bf0:	f003 031f 	and.w	r3, r3, #31
 8004bf4:	fa22 f303 	lsr.w	r3, r2, r3
 8004bf8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004bfa:	4b0e      	ldr	r3, [pc, #56]	; (8004c34 <HAL_RCC_ClockConfig+0x358>)
 8004bfc:	699b      	ldr	r3, [r3, #24]
 8004bfe:	f003 030f 	and.w	r3, r3, #15
 8004c02:	4a0d      	ldr	r2, [pc, #52]	; (8004c38 <HAL_RCC_ClockConfig+0x35c>)
 8004c04:	5cd3      	ldrb	r3, [r2, r3]
 8004c06:	f003 031f 	and.w	r3, r3, #31
 8004c0a:	693a      	ldr	r2, [r7, #16]
 8004c0c:	fa22 f303 	lsr.w	r3, r2, r3
 8004c10:	4a0a      	ldr	r2, [pc, #40]	; (8004c3c <HAL_RCC_ClockConfig+0x360>)
 8004c12:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004c14:	4a0a      	ldr	r2, [pc, #40]	; (8004c40 <HAL_RCC_ClockConfig+0x364>)
 8004c16:	693b      	ldr	r3, [r7, #16]
 8004c18:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8004c1a:	4b0a      	ldr	r3, [pc, #40]	; (8004c44 <HAL_RCC_ClockConfig+0x368>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	4618      	mov	r0, r3
 8004c20:	f7fc ffb8 	bl	8001b94 <HAL_InitTick>
 8004c24:	4603      	mov	r3, r0
 8004c26:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004c28:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	3718      	adds	r7, #24
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}
 8004c32:	bf00      	nop
 8004c34:	58024400 	.word	0x58024400
 8004c38:	0800cb1c 	.word	0x0800cb1c
 8004c3c:	24000004 	.word	0x24000004
 8004c40:	24000000 	.word	0x24000000
 8004c44:	2400000c 	.word	0x2400000c

08004c48 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	b089      	sub	sp, #36	; 0x24
 8004c4c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c4e:	4bb3      	ldr	r3, [pc, #716]	; (8004f1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004c50:	691b      	ldr	r3, [r3, #16]
 8004c52:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004c56:	2b18      	cmp	r3, #24
 8004c58:	f200 8155 	bhi.w	8004f06 <HAL_RCC_GetSysClockFreq+0x2be>
 8004c5c:	a201      	add	r2, pc, #4	; (adr r2, 8004c64 <HAL_RCC_GetSysClockFreq+0x1c>)
 8004c5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c62:	bf00      	nop
 8004c64:	08004cc9 	.word	0x08004cc9
 8004c68:	08004f07 	.word	0x08004f07
 8004c6c:	08004f07 	.word	0x08004f07
 8004c70:	08004f07 	.word	0x08004f07
 8004c74:	08004f07 	.word	0x08004f07
 8004c78:	08004f07 	.word	0x08004f07
 8004c7c:	08004f07 	.word	0x08004f07
 8004c80:	08004f07 	.word	0x08004f07
 8004c84:	08004cef 	.word	0x08004cef
 8004c88:	08004f07 	.word	0x08004f07
 8004c8c:	08004f07 	.word	0x08004f07
 8004c90:	08004f07 	.word	0x08004f07
 8004c94:	08004f07 	.word	0x08004f07
 8004c98:	08004f07 	.word	0x08004f07
 8004c9c:	08004f07 	.word	0x08004f07
 8004ca0:	08004f07 	.word	0x08004f07
 8004ca4:	08004cf5 	.word	0x08004cf5
 8004ca8:	08004f07 	.word	0x08004f07
 8004cac:	08004f07 	.word	0x08004f07
 8004cb0:	08004f07 	.word	0x08004f07
 8004cb4:	08004f07 	.word	0x08004f07
 8004cb8:	08004f07 	.word	0x08004f07
 8004cbc:	08004f07 	.word	0x08004f07
 8004cc0:	08004f07 	.word	0x08004f07
 8004cc4:	08004cfb 	.word	0x08004cfb
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004cc8:	4b94      	ldr	r3, [pc, #592]	; (8004f1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f003 0320 	and.w	r3, r3, #32
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d009      	beq.n	8004ce8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004cd4:	4b91      	ldr	r3, [pc, #580]	; (8004f1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	08db      	lsrs	r3, r3, #3
 8004cda:	f003 0303 	and.w	r3, r3, #3
 8004cde:	4a90      	ldr	r2, [pc, #576]	; (8004f20 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004ce0:	fa22 f303 	lsr.w	r3, r2, r3
 8004ce4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8004ce6:	e111      	b.n	8004f0c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004ce8:	4b8d      	ldr	r3, [pc, #564]	; (8004f20 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004cea:	61bb      	str	r3, [r7, #24]
    break;
 8004cec:	e10e      	b.n	8004f0c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8004cee:	4b8d      	ldr	r3, [pc, #564]	; (8004f24 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004cf0:	61bb      	str	r3, [r7, #24]
    break;
 8004cf2:	e10b      	b.n	8004f0c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8004cf4:	4b8c      	ldr	r3, [pc, #560]	; (8004f28 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004cf6:	61bb      	str	r3, [r7, #24]
    break;
 8004cf8:	e108      	b.n	8004f0c <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004cfa:	4b88      	ldr	r3, [pc, #544]	; (8004f1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004cfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cfe:	f003 0303 	and.w	r3, r3, #3
 8004d02:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8004d04:	4b85      	ldr	r3, [pc, #532]	; (8004f1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d08:	091b      	lsrs	r3, r3, #4
 8004d0a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004d0e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004d10:	4b82      	ldr	r3, [pc, #520]	; (8004f1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d14:	f003 0301 	and.w	r3, r3, #1
 8004d18:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8004d1a:	4b80      	ldr	r3, [pc, #512]	; (8004f1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d1e:	08db      	lsrs	r3, r3, #3
 8004d20:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004d24:	68fa      	ldr	r2, [r7, #12]
 8004d26:	fb02 f303 	mul.w	r3, r2, r3
 8004d2a:	ee07 3a90 	vmov	s15, r3
 8004d2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d32:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8004d36:	693b      	ldr	r3, [r7, #16]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	f000 80e1 	beq.w	8004f00 <HAL_RCC_GetSysClockFreq+0x2b8>
 8004d3e:	697b      	ldr	r3, [r7, #20]
 8004d40:	2b02      	cmp	r3, #2
 8004d42:	f000 8083 	beq.w	8004e4c <HAL_RCC_GetSysClockFreq+0x204>
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	2b02      	cmp	r3, #2
 8004d4a:	f200 80a1 	bhi.w	8004e90 <HAL_RCC_GetSysClockFreq+0x248>
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d003      	beq.n	8004d5c <HAL_RCC_GetSysClockFreq+0x114>
 8004d54:	697b      	ldr	r3, [r7, #20]
 8004d56:	2b01      	cmp	r3, #1
 8004d58:	d056      	beq.n	8004e08 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004d5a:	e099      	b.n	8004e90 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004d5c:	4b6f      	ldr	r3, [pc, #444]	; (8004f1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f003 0320 	and.w	r3, r3, #32
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d02d      	beq.n	8004dc4 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004d68:	4b6c      	ldr	r3, [pc, #432]	; (8004f1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	08db      	lsrs	r3, r3, #3
 8004d6e:	f003 0303 	and.w	r3, r3, #3
 8004d72:	4a6b      	ldr	r2, [pc, #428]	; (8004f20 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004d74:	fa22 f303 	lsr.w	r3, r2, r3
 8004d78:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	ee07 3a90 	vmov	s15, r3
 8004d80:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d84:	693b      	ldr	r3, [r7, #16]
 8004d86:	ee07 3a90 	vmov	s15, r3
 8004d8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d92:	4b62      	ldr	r3, [pc, #392]	; (8004f1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d9a:	ee07 3a90 	vmov	s15, r3
 8004d9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004da2:	ed97 6a02 	vldr	s12, [r7, #8]
 8004da6:	eddf 5a61 	vldr	s11, [pc, #388]	; 8004f2c <HAL_RCC_GetSysClockFreq+0x2e4>
 8004daa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004dae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004db2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004db6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004dba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004dbe:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8004dc2:	e087      	b.n	8004ed4 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004dc4:	693b      	ldr	r3, [r7, #16]
 8004dc6:	ee07 3a90 	vmov	s15, r3
 8004dca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004dce:	eddf 6a58 	vldr	s13, [pc, #352]	; 8004f30 <HAL_RCC_GetSysClockFreq+0x2e8>
 8004dd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004dd6:	4b51      	ldr	r3, [pc, #324]	; (8004f1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dde:	ee07 3a90 	vmov	s15, r3
 8004de2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004de6:	ed97 6a02 	vldr	s12, [r7, #8]
 8004dea:	eddf 5a50 	vldr	s11, [pc, #320]	; 8004f2c <HAL_RCC_GetSysClockFreq+0x2e4>
 8004dee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004df2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004df6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004dfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004dfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e02:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004e06:	e065      	b.n	8004ed4 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004e08:	693b      	ldr	r3, [r7, #16]
 8004e0a:	ee07 3a90 	vmov	s15, r3
 8004e0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e12:	eddf 6a48 	vldr	s13, [pc, #288]	; 8004f34 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004e16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e1a:	4b40      	ldr	r3, [pc, #256]	; (8004f1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e22:	ee07 3a90 	vmov	s15, r3
 8004e26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e2a:	ed97 6a02 	vldr	s12, [r7, #8]
 8004e2e:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8004f2c <HAL_RCC_GetSysClockFreq+0x2e4>
 8004e32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e3a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004e3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e46:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004e4a:	e043      	b.n	8004ed4 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004e4c:	693b      	ldr	r3, [r7, #16]
 8004e4e:	ee07 3a90 	vmov	s15, r3
 8004e52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e56:	eddf 6a38 	vldr	s13, [pc, #224]	; 8004f38 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004e5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e5e:	4b2f      	ldr	r3, [pc, #188]	; (8004f1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e66:	ee07 3a90 	vmov	s15, r3
 8004e6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e6e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004e72:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8004f2c <HAL_RCC_GetSysClockFreq+0x2e4>
 8004e76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e7e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004e82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e8a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004e8e:	e021      	b.n	8004ed4 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004e90:	693b      	ldr	r3, [r7, #16]
 8004e92:	ee07 3a90 	vmov	s15, r3
 8004e96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e9a:	eddf 6a26 	vldr	s13, [pc, #152]	; 8004f34 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004e9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ea2:	4b1e      	ldr	r3, [pc, #120]	; (8004f1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ea6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004eaa:	ee07 3a90 	vmov	s15, r3
 8004eae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004eb2:	ed97 6a02 	vldr	s12, [r7, #8]
 8004eb6:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8004f2c <HAL_RCC_GetSysClockFreq+0x2e4>
 8004eba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ebe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ec2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004ec6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004eca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ece:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004ed2:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8004ed4:	4b11      	ldr	r3, [pc, #68]	; (8004f1c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ed8:	0a5b      	lsrs	r3, r3, #9
 8004eda:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004ede:	3301      	adds	r3, #1
 8004ee0:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	ee07 3a90 	vmov	s15, r3
 8004ee8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004eec:	edd7 6a07 	vldr	s13, [r7, #28]
 8004ef0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ef4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ef8:	ee17 3a90 	vmov	r3, s15
 8004efc:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8004efe:	e005      	b.n	8004f0c <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8004f00:	2300      	movs	r3, #0
 8004f02:	61bb      	str	r3, [r7, #24]
    break;
 8004f04:	e002      	b.n	8004f0c <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8004f06:	4b07      	ldr	r3, [pc, #28]	; (8004f24 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004f08:	61bb      	str	r3, [r7, #24]
    break;
 8004f0a:	bf00      	nop
  }

  return sysclockfreq;
 8004f0c:	69bb      	ldr	r3, [r7, #24]
}
 8004f0e:	4618      	mov	r0, r3
 8004f10:	3724      	adds	r7, #36	; 0x24
 8004f12:	46bd      	mov	sp, r7
 8004f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f18:	4770      	bx	lr
 8004f1a:	bf00      	nop
 8004f1c:	58024400 	.word	0x58024400
 8004f20:	03d09000 	.word	0x03d09000
 8004f24:	003d0900 	.word	0x003d0900
 8004f28:	017d7840 	.word	0x017d7840
 8004f2c:	46000000 	.word	0x46000000
 8004f30:	4c742400 	.word	0x4c742400
 8004f34:	4a742400 	.word	0x4a742400
 8004f38:	4bbebc20 	.word	0x4bbebc20

08004f3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b082      	sub	sp, #8
 8004f40:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004f42:	f7ff fe81 	bl	8004c48 <HAL_RCC_GetSysClockFreq>
 8004f46:	4602      	mov	r2, r0
 8004f48:	4b10      	ldr	r3, [pc, #64]	; (8004f8c <HAL_RCC_GetHCLKFreq+0x50>)
 8004f4a:	699b      	ldr	r3, [r3, #24]
 8004f4c:	0a1b      	lsrs	r3, r3, #8
 8004f4e:	f003 030f 	and.w	r3, r3, #15
 8004f52:	490f      	ldr	r1, [pc, #60]	; (8004f90 <HAL_RCC_GetHCLKFreq+0x54>)
 8004f54:	5ccb      	ldrb	r3, [r1, r3]
 8004f56:	f003 031f 	and.w	r3, r3, #31
 8004f5a:	fa22 f303 	lsr.w	r3, r2, r3
 8004f5e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004f60:	4b0a      	ldr	r3, [pc, #40]	; (8004f8c <HAL_RCC_GetHCLKFreq+0x50>)
 8004f62:	699b      	ldr	r3, [r3, #24]
 8004f64:	f003 030f 	and.w	r3, r3, #15
 8004f68:	4a09      	ldr	r2, [pc, #36]	; (8004f90 <HAL_RCC_GetHCLKFreq+0x54>)
 8004f6a:	5cd3      	ldrb	r3, [r2, r3]
 8004f6c:	f003 031f 	and.w	r3, r3, #31
 8004f70:	687a      	ldr	r2, [r7, #4]
 8004f72:	fa22 f303 	lsr.w	r3, r2, r3
 8004f76:	4a07      	ldr	r2, [pc, #28]	; (8004f94 <HAL_RCC_GetHCLKFreq+0x58>)
 8004f78:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004f7a:	4a07      	ldr	r2, [pc, #28]	; (8004f98 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004f80:	4b04      	ldr	r3, [pc, #16]	; (8004f94 <HAL_RCC_GetHCLKFreq+0x58>)
 8004f82:	681b      	ldr	r3, [r3, #0]
}
 8004f84:	4618      	mov	r0, r3
 8004f86:	3708      	adds	r7, #8
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	bd80      	pop	{r7, pc}
 8004f8c:	58024400 	.word	0x58024400
 8004f90:	0800cb1c 	.word	0x0800cb1c
 8004f94:	24000004 	.word	0x24000004
 8004f98:	24000000 	.word	0x24000000

08004f9c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b086      	sub	sp, #24
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004fa8:	2300      	movs	r3, #0
 8004faa:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d03f      	beq.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004fbc:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004fc0:	d02a      	beq.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004fc2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004fc6:	d824      	bhi.n	8005012 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004fc8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004fcc:	d018      	beq.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004fce:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004fd2:	d81e      	bhi.n	8005012 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d003      	beq.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004fd8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004fdc:	d007      	beq.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004fde:	e018      	b.n	8005012 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004fe0:	4ba3      	ldr	r3, [pc, #652]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004fe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fe4:	4aa2      	ldr	r2, [pc, #648]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004fe6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004fea:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8004fec:	e015      	b.n	800501a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	3304      	adds	r3, #4
 8004ff2:	2102      	movs	r1, #2
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	f000 ff17 	bl	8005e28 <RCCEx_PLL2_Config>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8004ffe:	e00c      	b.n	800501a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	3324      	adds	r3, #36	; 0x24
 8005004:	2102      	movs	r1, #2
 8005006:	4618      	mov	r0, r3
 8005008:	f000 ffc0 	bl	8005f8c <RCCEx_PLL3_Config>
 800500c:	4603      	mov	r3, r0
 800500e:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8005010:	e003      	b.n	800501a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005012:	2301      	movs	r3, #1
 8005014:	75fb      	strb	r3, [r7, #23]
      break;
 8005016:	e000      	b.n	800501a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8005018:	bf00      	nop
    }

    if(ret == HAL_OK)
 800501a:	7dfb      	ldrb	r3, [r7, #23]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d109      	bne.n	8005034 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005020:	4b93      	ldr	r3, [pc, #588]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005022:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005024:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800502c:	4990      	ldr	r1, [pc, #576]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800502e:	4313      	orrs	r3, r2
 8005030:	650b      	str	r3, [r1, #80]	; 0x50
 8005032:	e001      	b.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005034:	7dfb      	ldrb	r3, [r7, #23]
 8005036:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005040:	2b00      	cmp	r3, #0
 8005042:	d03d      	beq.n	80050c0 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005048:	2b04      	cmp	r3, #4
 800504a:	d826      	bhi.n	800509a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800504c:	a201      	add	r2, pc, #4	; (adr r2, 8005054 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 800504e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005052:	bf00      	nop
 8005054:	08005069 	.word	0x08005069
 8005058:	08005077 	.word	0x08005077
 800505c:	08005089 	.word	0x08005089
 8005060:	080050a1 	.word	0x080050a1
 8005064:	080050a1 	.word	0x080050a1
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005068:	4b81      	ldr	r3, [pc, #516]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800506a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800506c:	4a80      	ldr	r2, [pc, #512]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800506e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005072:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005074:	e015      	b.n	80050a2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	3304      	adds	r3, #4
 800507a:	2100      	movs	r1, #0
 800507c:	4618      	mov	r0, r3
 800507e:	f000 fed3 	bl	8005e28 <RCCEx_PLL2_Config>
 8005082:	4603      	mov	r3, r0
 8005084:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005086:	e00c      	b.n	80050a2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	3324      	adds	r3, #36	; 0x24
 800508c:	2100      	movs	r1, #0
 800508e:	4618      	mov	r0, r3
 8005090:	f000 ff7c 	bl	8005f8c <RCCEx_PLL3_Config>
 8005094:	4603      	mov	r3, r0
 8005096:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005098:	e003      	b.n	80050a2 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800509a:	2301      	movs	r3, #1
 800509c:	75fb      	strb	r3, [r7, #23]
      break;
 800509e:	e000      	b.n	80050a2 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80050a0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80050a2:	7dfb      	ldrb	r3, [r7, #23]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d109      	bne.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80050a8:	4b71      	ldr	r3, [pc, #452]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80050aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050ac:	f023 0207 	bic.w	r2, r3, #7
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050b4:	496e      	ldr	r1, [pc, #440]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80050b6:	4313      	orrs	r3, r2
 80050b8:	650b      	str	r3, [r1, #80]	; 0x50
 80050ba:	e001      	b.n	80050c0 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050bc:	7dfb      	ldrb	r3, [r7, #23]
 80050be:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d042      	beq.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80050d4:	d02b      	beq.n	800512e <HAL_RCCEx_PeriphCLKConfig+0x192>
 80050d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80050da:	d825      	bhi.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80050dc:	2bc0      	cmp	r3, #192	; 0xc0
 80050de:	d028      	beq.n	8005132 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80050e0:	2bc0      	cmp	r3, #192	; 0xc0
 80050e2:	d821      	bhi.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80050e4:	2b80      	cmp	r3, #128	; 0x80
 80050e6:	d016      	beq.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 80050e8:	2b80      	cmp	r3, #128	; 0x80
 80050ea:	d81d      	bhi.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d002      	beq.n	80050f6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 80050f0:	2b40      	cmp	r3, #64	; 0x40
 80050f2:	d007      	beq.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0x168>
 80050f4:	e018      	b.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80050f6:	4b5e      	ldr	r3, [pc, #376]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80050f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050fa:	4a5d      	ldr	r2, [pc, #372]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80050fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005100:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8005102:	e017      	b.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	3304      	adds	r3, #4
 8005108:	2100      	movs	r1, #0
 800510a:	4618      	mov	r0, r3
 800510c:	f000 fe8c 	bl	8005e28 <RCCEx_PLL2_Config>
 8005110:	4603      	mov	r3, r0
 8005112:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8005114:	e00e      	b.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	3324      	adds	r3, #36	; 0x24
 800511a:	2100      	movs	r1, #0
 800511c:	4618      	mov	r0, r3
 800511e:	f000 ff35 	bl	8005f8c <RCCEx_PLL3_Config>
 8005122:	4603      	mov	r3, r0
 8005124:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8005126:	e005      	b.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005128:	2301      	movs	r3, #1
 800512a:	75fb      	strb	r3, [r7, #23]
      break;
 800512c:	e002      	b.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 800512e:	bf00      	nop
 8005130:	e000      	b.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8005132:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005134:	7dfb      	ldrb	r3, [r7, #23]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d109      	bne.n	800514e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800513a:	4b4d      	ldr	r3, [pc, #308]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800513c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800513e:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005146:	494a      	ldr	r1, [pc, #296]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005148:	4313      	orrs	r3, r2
 800514a:	650b      	str	r3, [r1, #80]	; 0x50
 800514c:	e001      	b.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800514e:	7dfb      	ldrb	r3, [r7, #23]
 8005150:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800515a:	2b00      	cmp	r3, #0
 800515c:	d049      	beq.n	80051f2 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005164:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005168:	d030      	beq.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0x230>
 800516a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800516e:	d82a      	bhi.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8005170:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8005174:	d02c      	beq.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8005176:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800517a:	d824      	bhi.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800517c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005180:	d018      	beq.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8005182:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005186:	d81e      	bhi.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8005188:	2b00      	cmp	r3, #0
 800518a:	d003      	beq.n	8005194 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 800518c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005190:	d007      	beq.n	80051a2 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8005192:	e018      	b.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005194:	4b36      	ldr	r3, [pc, #216]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005196:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005198:	4a35      	ldr	r2, [pc, #212]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800519a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800519e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80051a0:	e017      	b.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	3304      	adds	r3, #4
 80051a6:	2100      	movs	r1, #0
 80051a8:	4618      	mov	r0, r3
 80051aa:	f000 fe3d 	bl	8005e28 <RCCEx_PLL2_Config>
 80051ae:	4603      	mov	r3, r0
 80051b0:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80051b2:	e00e      	b.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	3324      	adds	r3, #36	; 0x24
 80051b8:	2100      	movs	r1, #0
 80051ba:	4618      	mov	r0, r3
 80051bc:	f000 fee6 	bl	8005f8c <RCCEx_PLL3_Config>
 80051c0:	4603      	mov	r3, r0
 80051c2:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80051c4:	e005      	b.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80051c6:	2301      	movs	r3, #1
 80051c8:	75fb      	strb	r3, [r7, #23]
      break;
 80051ca:	e002      	b.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 80051cc:	bf00      	nop
 80051ce:	e000      	b.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 80051d0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80051d2:	7dfb      	ldrb	r3, [r7, #23]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d10a      	bne.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80051d8:	4b25      	ldr	r3, [pc, #148]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80051da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051dc:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80051e6:	4922      	ldr	r1, [pc, #136]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80051e8:	4313      	orrs	r3, r2
 80051ea:	658b      	str	r3, [r1, #88]	; 0x58
 80051ec:	e001      	b.n	80051f2 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051ee:	7dfb      	ldrb	r3, [r7, #23]
 80051f0:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d04b      	beq.n	8005296 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005204:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005208:	d030      	beq.n	800526c <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 800520a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800520e:	d82a      	bhi.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8005210:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005214:	d02e      	beq.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 8005216:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800521a:	d824      	bhi.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800521c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005220:	d018      	beq.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8005222:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005226:	d81e      	bhi.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8005228:	2b00      	cmp	r3, #0
 800522a:	d003      	beq.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800522c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005230:	d007      	beq.n	8005242 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8005232:	e018      	b.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005234:	4b0e      	ldr	r3, [pc, #56]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005236:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005238:	4a0d      	ldr	r2, [pc, #52]	; (8005270 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800523a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800523e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005240:	e019      	b.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	3304      	adds	r3, #4
 8005246:	2100      	movs	r1, #0
 8005248:	4618      	mov	r0, r3
 800524a:	f000 fded 	bl	8005e28 <RCCEx_PLL2_Config>
 800524e:	4603      	mov	r3, r0
 8005250:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8005252:	e010      	b.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	3324      	adds	r3, #36	; 0x24
 8005258:	2100      	movs	r1, #0
 800525a:	4618      	mov	r0, r3
 800525c:	f000 fe96 	bl	8005f8c <RCCEx_PLL3_Config>
 8005260:	4603      	mov	r3, r0
 8005262:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005264:	e007      	b.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8005266:	2301      	movs	r3, #1
 8005268:	75fb      	strb	r3, [r7, #23]
      break;
 800526a:	e004      	b.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 800526c:	bf00      	nop
 800526e:	e002      	b.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8005270:	58024400 	.word	0x58024400
      break;
 8005274:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005276:	7dfb      	ldrb	r3, [r7, #23]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d10a      	bne.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800527c:	4b99      	ldr	r3, [pc, #612]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800527e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005280:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800528a:	4996      	ldr	r1, [pc, #600]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800528c:	4313      	orrs	r3, r2
 800528e:	658b      	str	r3, [r1, #88]	; 0x58
 8005290:	e001      	b.n	8005296 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005292:	7dfb      	ldrb	r3, [r7, #23]
 8005294:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d032      	beq.n	8005308 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052a6:	2b30      	cmp	r3, #48	; 0x30
 80052a8:	d01c      	beq.n	80052e4 <HAL_RCCEx_PeriphCLKConfig+0x348>
 80052aa:	2b30      	cmp	r3, #48	; 0x30
 80052ac:	d817      	bhi.n	80052de <HAL_RCCEx_PeriphCLKConfig+0x342>
 80052ae:	2b20      	cmp	r3, #32
 80052b0:	d00c      	beq.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x330>
 80052b2:	2b20      	cmp	r3, #32
 80052b4:	d813      	bhi.n	80052de <HAL_RCCEx_PeriphCLKConfig+0x342>
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d016      	beq.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 80052ba:	2b10      	cmp	r3, #16
 80052bc:	d10f      	bne.n	80052de <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80052be:	4b89      	ldr	r3, [pc, #548]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80052c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052c2:	4a88      	ldr	r2, [pc, #544]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80052c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80052c8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80052ca:	e00e      	b.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	3304      	adds	r3, #4
 80052d0:	2102      	movs	r1, #2
 80052d2:	4618      	mov	r0, r3
 80052d4:	f000 fda8 	bl	8005e28 <RCCEx_PLL2_Config>
 80052d8:	4603      	mov	r3, r0
 80052da:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80052dc:	e005      	b.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80052de:	2301      	movs	r3, #1
 80052e0:	75fb      	strb	r3, [r7, #23]
      break;
 80052e2:	e002      	b.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 80052e4:	bf00      	nop
 80052e6:	e000      	b.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 80052e8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80052ea:	7dfb      	ldrb	r3, [r7, #23]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d109      	bne.n	8005304 <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80052f0:	4b7c      	ldr	r3, [pc, #496]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80052f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80052f4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052fc:	4979      	ldr	r1, [pc, #484]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80052fe:	4313      	orrs	r3, r2
 8005300:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005302:	e001      	b.n	8005308 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005304:	7dfb      	ldrb	r3, [r7, #23]
 8005306:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005310:	2b00      	cmp	r3, #0
 8005312:	d047      	beq.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005318:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800531c:	d030      	beq.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800531e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005322:	d82a      	bhi.n	800537a <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8005324:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005328:	d02c      	beq.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 800532a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800532e:	d824      	bhi.n	800537a <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8005330:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005334:	d018      	beq.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8005336:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800533a:	d81e      	bhi.n	800537a <HAL_RCCEx_PeriphCLKConfig+0x3de>
 800533c:	2b00      	cmp	r3, #0
 800533e:	d003      	beq.n	8005348 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 8005340:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005344:	d007      	beq.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 8005346:	e018      	b.n	800537a <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005348:	4b66      	ldr	r3, [pc, #408]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800534a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800534c:	4a65      	ldr	r2, [pc, #404]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800534e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005352:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8005354:	e017      	b.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	3304      	adds	r3, #4
 800535a:	2100      	movs	r1, #0
 800535c:	4618      	mov	r0, r3
 800535e:	f000 fd63 	bl	8005e28 <RCCEx_PLL2_Config>
 8005362:	4603      	mov	r3, r0
 8005364:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8005366:	e00e      	b.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	3324      	adds	r3, #36	; 0x24
 800536c:	2100      	movs	r1, #0
 800536e:	4618      	mov	r0, r3
 8005370:	f000 fe0c 	bl	8005f8c <RCCEx_PLL3_Config>
 8005374:	4603      	mov	r3, r0
 8005376:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8005378:	e005      	b.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800537a:	2301      	movs	r3, #1
 800537c:	75fb      	strb	r3, [r7, #23]
      break;
 800537e:	e002      	b.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8005380:	bf00      	nop
 8005382:	e000      	b.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8005384:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005386:	7dfb      	ldrb	r3, [r7, #23]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d109      	bne.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800538c:	4b55      	ldr	r3, [pc, #340]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800538e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005390:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005398:	4952      	ldr	r1, [pc, #328]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800539a:	4313      	orrs	r3, r2
 800539c:	650b      	str	r3, [r1, #80]	; 0x50
 800539e:	e001      	b.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053a0:	7dfb      	ldrb	r3, [r7, #23]
 80053a2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d049      	beq.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80053b8:	d02e      	beq.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80053ba:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80053be:	d828      	bhi.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x476>
 80053c0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80053c4:	d02a      	beq.n	800541c <HAL_RCCEx_PeriphCLKConfig+0x480>
 80053c6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80053ca:	d822      	bhi.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x476>
 80053cc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80053d0:	d026      	beq.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0x484>
 80053d2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80053d6:	d81c      	bhi.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x476>
 80053d8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80053dc:	d010      	beq.n	8005400 <HAL_RCCEx_PeriphCLKConfig+0x464>
 80053de:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80053e2:	d816      	bhi.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x476>
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d01d      	beq.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x488>
 80053e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053ec:	d111      	bne.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	3304      	adds	r3, #4
 80053f2:	2101      	movs	r1, #1
 80053f4:	4618      	mov	r0, r3
 80053f6:	f000 fd17 	bl	8005e28 <RCCEx_PLL2_Config>
 80053fa:	4603      	mov	r3, r0
 80053fc:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80053fe:	e012      	b.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	3324      	adds	r3, #36	; 0x24
 8005404:	2101      	movs	r1, #1
 8005406:	4618      	mov	r0, r3
 8005408:	f000 fdc0 	bl	8005f8c <RCCEx_PLL3_Config>
 800540c:	4603      	mov	r3, r0
 800540e:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8005410:	e009      	b.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005412:	2301      	movs	r3, #1
 8005414:	75fb      	strb	r3, [r7, #23]
      break;
 8005416:	e006      	b.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8005418:	bf00      	nop
 800541a:	e004      	b.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 800541c:	bf00      	nop
 800541e:	e002      	b.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8005420:	bf00      	nop
 8005422:	e000      	b.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8005424:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005426:	7dfb      	ldrb	r3, [r7, #23]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d109      	bne.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800542c:	4b2d      	ldr	r3, [pc, #180]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800542e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005430:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005438:	492a      	ldr	r1, [pc, #168]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800543a:	4313      	orrs	r3, r2
 800543c:	650b      	str	r3, [r1, #80]	; 0x50
 800543e:	e001      	b.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005440:	7dfb      	ldrb	r3, [r7, #23]
 8005442:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800544c:	2b00      	cmp	r3, #0
 800544e:	d04d      	beq.n	80054ec <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005456:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800545a:	d02e      	beq.n	80054ba <HAL_RCCEx_PeriphCLKConfig+0x51e>
 800545c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005460:	d828      	bhi.n	80054b4 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8005462:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005466:	d02a      	beq.n	80054be <HAL_RCCEx_PeriphCLKConfig+0x522>
 8005468:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800546c:	d822      	bhi.n	80054b4 <HAL_RCCEx_PeriphCLKConfig+0x518>
 800546e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005472:	d026      	beq.n	80054c2 <HAL_RCCEx_PeriphCLKConfig+0x526>
 8005474:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005478:	d81c      	bhi.n	80054b4 <HAL_RCCEx_PeriphCLKConfig+0x518>
 800547a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800547e:	d010      	beq.n	80054a2 <HAL_RCCEx_PeriphCLKConfig+0x506>
 8005480:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005484:	d816      	bhi.n	80054b4 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8005486:	2b00      	cmp	r3, #0
 8005488:	d01d      	beq.n	80054c6 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 800548a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800548e:	d111      	bne.n	80054b4 <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	3304      	adds	r3, #4
 8005494:	2101      	movs	r1, #1
 8005496:	4618      	mov	r0, r3
 8005498:	f000 fcc6 	bl	8005e28 <RCCEx_PLL2_Config>
 800549c:	4603      	mov	r3, r0
 800549e:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80054a0:	e012      	b.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	3324      	adds	r3, #36	; 0x24
 80054a6:	2101      	movs	r1, #1
 80054a8:	4618      	mov	r0, r3
 80054aa:	f000 fd6f 	bl	8005f8c <RCCEx_PLL3_Config>
 80054ae:	4603      	mov	r3, r0
 80054b0:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80054b2:	e009      	b.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 80054b4:	2301      	movs	r3, #1
 80054b6:	75fb      	strb	r3, [r7, #23]
      break;
 80054b8:	e006      	b.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 80054ba:	bf00      	nop
 80054bc:	e004      	b.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 80054be:	bf00      	nop
 80054c0:	e002      	b.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 80054c2:	bf00      	nop
 80054c4:	e000      	b.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 80054c6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80054c8:	7dfb      	ldrb	r3, [r7, #23]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d10c      	bne.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80054ce:	4b05      	ldr	r3, [pc, #20]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80054d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054d2:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80054dc:	4901      	ldr	r1, [pc, #4]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80054de:	4313      	orrs	r3, r2
 80054e0:	658b      	str	r3, [r1, #88]	; 0x58
 80054e2:	e003      	b.n	80054ec <HAL_RCCEx_PeriphCLKConfig+0x550>
 80054e4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054e8:	7dfb      	ldrb	r3, [r7, #23]
 80054ea:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d02f      	beq.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80054fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005500:	d00e      	beq.n	8005520 <HAL_RCCEx_PeriphCLKConfig+0x584>
 8005502:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005506:	d814      	bhi.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x596>
 8005508:	2b00      	cmp	r3, #0
 800550a:	d015      	beq.n	8005538 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 800550c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005510:	d10f      	bne.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005512:	4baf      	ldr	r3, [pc, #700]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8005514:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005516:	4aae      	ldr	r2, [pc, #696]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8005518:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800551c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800551e:	e00c      	b.n	800553a <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	3304      	adds	r3, #4
 8005524:	2101      	movs	r1, #1
 8005526:	4618      	mov	r0, r3
 8005528:	f000 fc7e 	bl	8005e28 <RCCEx_PLL2_Config>
 800552c:	4603      	mov	r3, r0
 800552e:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8005530:	e003      	b.n	800553a <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005532:	2301      	movs	r3, #1
 8005534:	75fb      	strb	r3, [r7, #23]
      break;
 8005536:	e000      	b.n	800553a <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 8005538:	bf00      	nop
    }

    if(ret == HAL_OK)
 800553a:	7dfb      	ldrb	r3, [r7, #23]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d109      	bne.n	8005554 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005540:	4ba3      	ldr	r3, [pc, #652]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8005542:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005544:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800554c:	49a0      	ldr	r1, [pc, #640]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800554e:	4313      	orrs	r3, r2
 8005550:	650b      	str	r3, [r1, #80]	; 0x50
 8005552:	e001      	b.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005554:	7dfb      	ldrb	r3, [r7, #23]
 8005556:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005560:	2b00      	cmp	r3, #0
 8005562:	d032      	beq.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005568:	2b03      	cmp	r3, #3
 800556a:	d81b      	bhi.n	80055a4 <HAL_RCCEx_PeriphCLKConfig+0x608>
 800556c:	a201      	add	r2, pc, #4	; (adr r2, 8005574 <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 800556e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005572:	bf00      	nop
 8005574:	080055ab 	.word	0x080055ab
 8005578:	08005585 	.word	0x08005585
 800557c:	08005593 	.word	0x08005593
 8005580:	080055ab 	.word	0x080055ab
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005584:	4b92      	ldr	r3, [pc, #584]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8005586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005588:	4a91      	ldr	r2, [pc, #580]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800558a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800558e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8005590:	e00c      	b.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	3304      	adds	r3, #4
 8005596:	2102      	movs	r1, #2
 8005598:	4618      	mov	r0, r3
 800559a:	f000 fc45 	bl	8005e28 <RCCEx_PLL2_Config>
 800559e:	4603      	mov	r3, r0
 80055a0:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 80055a2:	e003      	b.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80055a4:	2301      	movs	r3, #1
 80055a6:	75fb      	strb	r3, [r7, #23]
      break;
 80055a8:	e000      	b.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 80055aa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80055ac:	7dfb      	ldrb	r3, [r7, #23]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d109      	bne.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80055b2:	4b87      	ldr	r3, [pc, #540]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80055b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055b6:	f023 0203 	bic.w	r2, r3, #3
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055be:	4984      	ldr	r1, [pc, #528]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80055c0:	4313      	orrs	r3, r2
 80055c2:	64cb      	str	r3, [r1, #76]	; 0x4c
 80055c4:	e001      	b.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055c6:	7dfb      	ldrb	r3, [r7, #23]
 80055c8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	f000 8086 	beq.w	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80055d8:	4b7e      	ldr	r3, [pc, #504]	; (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a7d      	ldr	r2, [pc, #500]	; (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 80055de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055e2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80055e4:	f7fc fb20 	bl	8001c28 <HAL_GetTick>
 80055e8:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80055ea:	e009      	b.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055ec:	f7fc fb1c 	bl	8001c28 <HAL_GetTick>
 80055f0:	4602      	mov	r2, r0
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	1ad3      	subs	r3, r2, r3
 80055f6:	2b64      	cmp	r3, #100	; 0x64
 80055f8:	d902      	bls.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 80055fa:	2303      	movs	r3, #3
 80055fc:	75fb      	strb	r3, [r7, #23]
        break;
 80055fe:	e005      	b.n	800560c <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005600:	4b74      	ldr	r3, [pc, #464]	; (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005608:	2b00      	cmp	r3, #0
 800560a:	d0ef      	beq.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 800560c:	7dfb      	ldrb	r3, [r7, #23]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d166      	bne.n	80056e0 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005612:	4b6f      	ldr	r3, [pc, #444]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8005614:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800561c:	4053      	eors	r3, r2
 800561e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005622:	2b00      	cmp	r3, #0
 8005624:	d013      	beq.n	800564e <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005626:	4b6a      	ldr	r3, [pc, #424]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8005628:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800562a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800562e:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005630:	4b67      	ldr	r3, [pc, #412]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8005632:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005634:	4a66      	ldr	r2, [pc, #408]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8005636:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800563a:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800563c:	4b64      	ldr	r3, [pc, #400]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800563e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005640:	4a63      	ldr	r2, [pc, #396]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8005642:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005646:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8005648:	4a61      	ldr	r2, [pc, #388]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005654:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005658:	d115      	bne.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800565a:	f7fc fae5 	bl	8001c28 <HAL_GetTick>
 800565e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005660:	e00b      	b.n	800567a <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005662:	f7fc fae1 	bl	8001c28 <HAL_GetTick>
 8005666:	4602      	mov	r2, r0
 8005668:	693b      	ldr	r3, [r7, #16]
 800566a:	1ad3      	subs	r3, r2, r3
 800566c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005670:	4293      	cmp	r3, r2
 8005672:	d902      	bls.n	800567a <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8005674:	2303      	movs	r3, #3
 8005676:	75fb      	strb	r3, [r7, #23]
            break;
 8005678:	e005      	b.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800567a:	4b55      	ldr	r3, [pc, #340]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800567c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800567e:	f003 0302 	and.w	r3, r3, #2
 8005682:	2b00      	cmp	r3, #0
 8005684:	d0ed      	beq.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8005686:	7dfb      	ldrb	r3, [r7, #23]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d126      	bne.n	80056da <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005692:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005696:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800569a:	d10d      	bne.n	80056b8 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 800569c:	4b4c      	ldr	r3, [pc, #304]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800569e:	691b      	ldr	r3, [r3, #16]
 80056a0:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80056aa:	0919      	lsrs	r1, r3, #4
 80056ac:	4b4a      	ldr	r3, [pc, #296]	; (80057d8 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 80056ae:	400b      	ands	r3, r1
 80056b0:	4947      	ldr	r1, [pc, #284]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80056b2:	4313      	orrs	r3, r2
 80056b4:	610b      	str	r3, [r1, #16]
 80056b6:	e005      	b.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0x728>
 80056b8:	4b45      	ldr	r3, [pc, #276]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80056ba:	691b      	ldr	r3, [r3, #16]
 80056bc:	4a44      	ldr	r2, [pc, #272]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80056be:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80056c2:	6113      	str	r3, [r2, #16]
 80056c4:	4b42      	ldr	r3, [pc, #264]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80056c6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80056ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056d2:	493f      	ldr	r1, [pc, #252]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80056d4:	4313      	orrs	r3, r2
 80056d6:	670b      	str	r3, [r1, #112]	; 0x70
 80056d8:	e004      	b.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80056da:	7dfb      	ldrb	r3, [r7, #23]
 80056dc:	75bb      	strb	r3, [r7, #22]
 80056de:	e001      	b.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056e0:	7dfb      	ldrb	r3, [r7, #23]
 80056e2:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f003 0301 	and.w	r3, r3, #1
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	f000 8085 	beq.w	80057fc <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80056f6:	2b28      	cmp	r3, #40	; 0x28
 80056f8:	d866      	bhi.n	80057c8 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 80056fa:	a201      	add	r2, pc, #4	; (adr r2, 8005700 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 80056fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005700:	080057dd 	.word	0x080057dd
 8005704:	080057c9 	.word	0x080057c9
 8005708:	080057c9 	.word	0x080057c9
 800570c:	080057c9 	.word	0x080057c9
 8005710:	080057c9 	.word	0x080057c9
 8005714:	080057c9 	.word	0x080057c9
 8005718:	080057c9 	.word	0x080057c9
 800571c:	080057c9 	.word	0x080057c9
 8005720:	080057a5 	.word	0x080057a5
 8005724:	080057c9 	.word	0x080057c9
 8005728:	080057c9 	.word	0x080057c9
 800572c:	080057c9 	.word	0x080057c9
 8005730:	080057c9 	.word	0x080057c9
 8005734:	080057c9 	.word	0x080057c9
 8005738:	080057c9 	.word	0x080057c9
 800573c:	080057c9 	.word	0x080057c9
 8005740:	080057b7 	.word	0x080057b7
 8005744:	080057c9 	.word	0x080057c9
 8005748:	080057c9 	.word	0x080057c9
 800574c:	080057c9 	.word	0x080057c9
 8005750:	080057c9 	.word	0x080057c9
 8005754:	080057c9 	.word	0x080057c9
 8005758:	080057c9 	.word	0x080057c9
 800575c:	080057c9 	.word	0x080057c9
 8005760:	080057dd 	.word	0x080057dd
 8005764:	080057c9 	.word	0x080057c9
 8005768:	080057c9 	.word	0x080057c9
 800576c:	080057c9 	.word	0x080057c9
 8005770:	080057c9 	.word	0x080057c9
 8005774:	080057c9 	.word	0x080057c9
 8005778:	080057c9 	.word	0x080057c9
 800577c:	080057c9 	.word	0x080057c9
 8005780:	080057dd 	.word	0x080057dd
 8005784:	080057c9 	.word	0x080057c9
 8005788:	080057c9 	.word	0x080057c9
 800578c:	080057c9 	.word	0x080057c9
 8005790:	080057c9 	.word	0x080057c9
 8005794:	080057c9 	.word	0x080057c9
 8005798:	080057c9 	.word	0x080057c9
 800579c:	080057c9 	.word	0x080057c9
 80057a0:	080057dd 	.word	0x080057dd
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	3304      	adds	r3, #4
 80057a8:	2101      	movs	r1, #1
 80057aa:	4618      	mov	r0, r3
 80057ac:	f000 fb3c 	bl	8005e28 <RCCEx_PLL2_Config>
 80057b0:	4603      	mov	r3, r0
 80057b2:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80057b4:	e013      	b.n	80057de <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	3324      	adds	r3, #36	; 0x24
 80057ba:	2101      	movs	r1, #1
 80057bc:	4618      	mov	r0, r3
 80057be:	f000 fbe5 	bl	8005f8c <RCCEx_PLL3_Config>
 80057c2:	4603      	mov	r3, r0
 80057c4:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80057c6:	e00a      	b.n	80057de <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80057c8:	2301      	movs	r3, #1
 80057ca:	75fb      	strb	r3, [r7, #23]
      break;
 80057cc:	e007      	b.n	80057de <HAL_RCCEx_PeriphCLKConfig+0x842>
 80057ce:	bf00      	nop
 80057d0:	58024400 	.word	0x58024400
 80057d4:	58024800 	.word	0x58024800
 80057d8:	00ffffcf 	.word	0x00ffffcf
      break;
 80057dc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80057de:	7dfb      	ldrb	r3, [r7, #23]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d109      	bne.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80057e4:	4b96      	ldr	r3, [pc, #600]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80057e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057e8:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80057f0:	4993      	ldr	r1, [pc, #588]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80057f2:	4313      	orrs	r3, r2
 80057f4:	654b      	str	r3, [r1, #84]	; 0x54
 80057f6:	e001      	b.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057f8:	7dfb      	ldrb	r3, [r7, #23]
 80057fa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f003 0302 	and.w	r3, r3, #2
 8005804:	2b00      	cmp	r3, #0
 8005806:	d038      	beq.n	800587a <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800580c:	2b05      	cmp	r3, #5
 800580e:	d821      	bhi.n	8005854 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8005810:	a201      	add	r2, pc, #4	; (adr r2, 8005818 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 8005812:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005816:	bf00      	nop
 8005818:	0800585b 	.word	0x0800585b
 800581c:	08005831 	.word	0x08005831
 8005820:	08005843 	.word	0x08005843
 8005824:	0800585b 	.word	0x0800585b
 8005828:	0800585b 	.word	0x0800585b
 800582c:	0800585b 	.word	0x0800585b
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	3304      	adds	r3, #4
 8005834:	2101      	movs	r1, #1
 8005836:	4618      	mov	r0, r3
 8005838:	f000 faf6 	bl	8005e28 <RCCEx_PLL2_Config>
 800583c:	4603      	mov	r3, r0
 800583e:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8005840:	e00c      	b.n	800585c <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	3324      	adds	r3, #36	; 0x24
 8005846:	2101      	movs	r1, #1
 8005848:	4618      	mov	r0, r3
 800584a:	f000 fb9f 	bl	8005f8c <RCCEx_PLL3_Config>
 800584e:	4603      	mov	r3, r0
 8005850:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8005852:	e003      	b.n	800585c <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005854:	2301      	movs	r3, #1
 8005856:	75fb      	strb	r3, [r7, #23]
      break;
 8005858:	e000      	b.n	800585c <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 800585a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800585c:	7dfb      	ldrb	r3, [r7, #23]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d109      	bne.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005862:	4b77      	ldr	r3, [pc, #476]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8005864:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005866:	f023 0207 	bic.w	r2, r3, #7
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800586e:	4974      	ldr	r1, [pc, #464]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8005870:	4313      	orrs	r3, r2
 8005872:	654b      	str	r3, [r1, #84]	; 0x54
 8005874:	e001      	b.n	800587a <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005876:	7dfb      	ldrb	r3, [r7, #23]
 8005878:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f003 0304 	and.w	r3, r3, #4
 8005882:	2b00      	cmp	r3, #0
 8005884:	d03a      	beq.n	80058fc <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800588c:	2b05      	cmp	r3, #5
 800588e:	d821      	bhi.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x938>
 8005890:	a201      	add	r2, pc, #4	; (adr r2, 8005898 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 8005892:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005896:	bf00      	nop
 8005898:	080058db 	.word	0x080058db
 800589c:	080058b1 	.word	0x080058b1
 80058a0:	080058c3 	.word	0x080058c3
 80058a4:	080058db 	.word	0x080058db
 80058a8:	080058db 	.word	0x080058db
 80058ac:	080058db 	.word	0x080058db
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	3304      	adds	r3, #4
 80058b4:	2101      	movs	r1, #1
 80058b6:	4618      	mov	r0, r3
 80058b8:	f000 fab6 	bl	8005e28 <RCCEx_PLL2_Config>
 80058bc:	4603      	mov	r3, r0
 80058be:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80058c0:	e00c      	b.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	3324      	adds	r3, #36	; 0x24
 80058c6:	2101      	movs	r1, #1
 80058c8:	4618      	mov	r0, r3
 80058ca:	f000 fb5f 	bl	8005f8c <RCCEx_PLL3_Config>
 80058ce:	4603      	mov	r3, r0
 80058d0:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80058d2:	e003      	b.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80058d4:	2301      	movs	r3, #1
 80058d6:	75fb      	strb	r3, [r7, #23]
      break;
 80058d8:	e000      	b.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 80058da:	bf00      	nop
    }

    if(ret == HAL_OK)
 80058dc:	7dfb      	ldrb	r3, [r7, #23]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d10a      	bne.n	80058f8 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80058e2:	4b57      	ldr	r3, [pc, #348]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80058e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058e6:	f023 0207 	bic.w	r2, r3, #7
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058f0:	4953      	ldr	r1, [pc, #332]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80058f2:	4313      	orrs	r3, r2
 80058f4:	658b      	str	r3, [r1, #88]	; 0x58
 80058f6:	e001      	b.n	80058fc <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058f8:	7dfb      	ldrb	r3, [r7, #23]
 80058fa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f003 0320 	and.w	r3, r3, #32
 8005904:	2b00      	cmp	r3, #0
 8005906:	d04b      	beq.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800590e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005912:	d02e      	beq.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8005914:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005918:	d828      	bhi.n	800596c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 800591a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800591e:	d02a      	beq.n	8005976 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8005920:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005924:	d822      	bhi.n	800596c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8005926:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800592a:	d026      	beq.n	800597a <HAL_RCCEx_PeriphCLKConfig+0x9de>
 800592c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005930:	d81c      	bhi.n	800596c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8005932:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005936:	d010      	beq.n	800595a <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8005938:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800593c:	d816      	bhi.n	800596c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 800593e:	2b00      	cmp	r3, #0
 8005940:	d01d      	beq.n	800597e <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 8005942:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005946:	d111      	bne.n	800596c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	3304      	adds	r3, #4
 800594c:	2100      	movs	r1, #0
 800594e:	4618      	mov	r0, r3
 8005950:	f000 fa6a 	bl	8005e28 <RCCEx_PLL2_Config>
 8005954:	4603      	mov	r3, r0
 8005956:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8005958:	e012      	b.n	8005980 <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	3324      	adds	r3, #36	; 0x24
 800595e:	2102      	movs	r1, #2
 8005960:	4618      	mov	r0, r3
 8005962:	f000 fb13 	bl	8005f8c <RCCEx_PLL3_Config>
 8005966:	4603      	mov	r3, r0
 8005968:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800596a:	e009      	b.n	8005980 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800596c:	2301      	movs	r3, #1
 800596e:	75fb      	strb	r3, [r7, #23]
      break;
 8005970:	e006      	b.n	8005980 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8005972:	bf00      	nop
 8005974:	e004      	b.n	8005980 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8005976:	bf00      	nop
 8005978:	e002      	b.n	8005980 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800597a:	bf00      	nop
 800597c:	e000      	b.n	8005980 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800597e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005980:	7dfb      	ldrb	r3, [r7, #23]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d10a      	bne.n	800599c <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005986:	4b2e      	ldr	r3, [pc, #184]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8005988:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800598a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005994:	492a      	ldr	r1, [pc, #168]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8005996:	4313      	orrs	r3, r2
 8005998:	654b      	str	r3, [r1, #84]	; 0x54
 800599a:	e001      	b.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800599c:	7dfb      	ldrb	r3, [r7, #23]
 800599e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d04d      	beq.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80059b2:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80059b6:	d02e      	beq.n	8005a16 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 80059b8:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80059bc:	d828      	bhi.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 80059be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059c2:	d02a      	beq.n	8005a1a <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 80059c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059c8:	d822      	bhi.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 80059ca:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80059ce:	d026      	beq.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0xa82>
 80059d0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80059d4:	d81c      	bhi.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 80059d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80059da:	d010      	beq.n	80059fe <HAL_RCCEx_PeriphCLKConfig+0xa62>
 80059dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80059e0:	d816      	bhi.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d01d      	beq.n	8005a22 <HAL_RCCEx_PeriphCLKConfig+0xa86>
 80059e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059ea:	d111      	bne.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	3304      	adds	r3, #4
 80059f0:	2100      	movs	r1, #0
 80059f2:	4618      	mov	r0, r3
 80059f4:	f000 fa18 	bl	8005e28 <RCCEx_PLL2_Config>
 80059f8:	4603      	mov	r3, r0
 80059fa:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80059fc:	e012      	b.n	8005a24 <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	3324      	adds	r3, #36	; 0x24
 8005a02:	2102      	movs	r1, #2
 8005a04:	4618      	mov	r0, r3
 8005a06:	f000 fac1 	bl	8005f8c <RCCEx_PLL3_Config>
 8005a0a:	4603      	mov	r3, r0
 8005a0c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8005a0e:	e009      	b.n	8005a24 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005a10:	2301      	movs	r3, #1
 8005a12:	75fb      	strb	r3, [r7, #23]
      break;
 8005a14:	e006      	b.n	8005a24 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8005a16:	bf00      	nop
 8005a18:	e004      	b.n	8005a24 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8005a1a:	bf00      	nop
 8005a1c:	e002      	b.n	8005a24 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8005a1e:	bf00      	nop
 8005a20:	e000      	b.n	8005a24 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8005a22:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005a24:	7dfb      	ldrb	r3, [r7, #23]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d10c      	bne.n	8005a44 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005a2a:	4b05      	ldr	r3, [pc, #20]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8005a2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a2e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005a38:	4901      	ldr	r1, [pc, #4]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8005a3a:	4313      	orrs	r3, r2
 8005a3c:	658b      	str	r3, [r1, #88]	; 0x58
 8005a3e:	e003      	b.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8005a40:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a44:	7dfb      	ldrb	r3, [r7, #23]
 8005a46:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d04b      	beq.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005a5a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8005a5e:	d02e      	beq.n	8005abe <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8005a60:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8005a64:	d828      	bhi.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8005a66:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a6a:	d02a      	beq.n	8005ac2 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8005a6c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a70:	d822      	bhi.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8005a72:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8005a76:	d026      	beq.n	8005ac6 <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8005a78:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8005a7c:	d81c      	bhi.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8005a7e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005a82:	d010      	beq.n	8005aa6 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8005a84:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005a88:	d816      	bhi.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d01d      	beq.n	8005aca <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 8005a8e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a92:	d111      	bne.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	3304      	adds	r3, #4
 8005a98:	2100      	movs	r1, #0
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	f000 f9c4 	bl	8005e28 <RCCEx_PLL2_Config>
 8005aa0:	4603      	mov	r3, r0
 8005aa2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8005aa4:	e012      	b.n	8005acc <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	3324      	adds	r3, #36	; 0x24
 8005aaa:	2102      	movs	r1, #2
 8005aac:	4618      	mov	r0, r3
 8005aae:	f000 fa6d 	bl	8005f8c <RCCEx_PLL3_Config>
 8005ab2:	4603      	mov	r3, r0
 8005ab4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8005ab6:	e009      	b.n	8005acc <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005ab8:	2301      	movs	r3, #1
 8005aba:	75fb      	strb	r3, [r7, #23]
      break;
 8005abc:	e006      	b.n	8005acc <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8005abe:	bf00      	nop
 8005ac0:	e004      	b.n	8005acc <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8005ac2:	bf00      	nop
 8005ac4:	e002      	b.n	8005acc <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8005ac6:	bf00      	nop
 8005ac8:	e000      	b.n	8005acc <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8005aca:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005acc:	7dfb      	ldrb	r3, [r7, #23]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d10a      	bne.n	8005ae8 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005ad2:	4b9d      	ldr	r3, [pc, #628]	; (8005d48 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005ad4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ad6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005ae0:	4999      	ldr	r1, [pc, #612]	; (8005d48 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005ae2:	4313      	orrs	r3, r2
 8005ae4:	658b      	str	r3, [r1, #88]	; 0x58
 8005ae6:	e001      	b.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ae8:	7dfb      	ldrb	r3, [r7, #23]
 8005aea:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f003 0308 	and.w	r3, r3, #8
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d01a      	beq.n	8005b2e <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005afe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b02:	d10a      	bne.n	8005b1a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	3324      	adds	r3, #36	; 0x24
 8005b08:	2102      	movs	r1, #2
 8005b0a:	4618      	mov	r0, r3
 8005b0c:	f000 fa3e 	bl	8005f8c <RCCEx_PLL3_Config>
 8005b10:	4603      	mov	r3, r0
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d001      	beq.n	8005b1a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 8005b16:	2301      	movs	r3, #1
 8005b18:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005b1a:	4b8b      	ldr	r3, [pc, #556]	; (8005d48 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005b1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b1e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005b28:	4987      	ldr	r1, [pc, #540]	; (8005d48 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005b2a:	4313      	orrs	r3, r2
 8005b2c:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f003 0310 	and.w	r3, r3, #16
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d01a      	beq.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005b40:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b44:	d10a      	bne.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	3324      	adds	r3, #36	; 0x24
 8005b4a:	2102      	movs	r1, #2
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	f000 fa1d 	bl	8005f8c <RCCEx_PLL3_Config>
 8005b52:	4603      	mov	r3, r0
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d001      	beq.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 8005b58:	2301      	movs	r3, #1
 8005b5a:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005b5c:	4b7a      	ldr	r3, [pc, #488]	; (8005d48 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005b5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b60:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005b6a:	4977      	ldr	r1, [pc, #476]	; (8005d48 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005b6c:	4313      	orrs	r3, r2
 8005b6e:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d034      	beq.n	8005be6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005b82:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005b86:	d01d      	beq.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8005b88:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005b8c:	d817      	bhi.n	8005bbe <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d003      	beq.n	8005b9a <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8005b92:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b96:	d009      	beq.n	8005bac <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8005b98:	e011      	b.n	8005bbe <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	3304      	adds	r3, #4
 8005b9e:	2100      	movs	r1, #0
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	f000 f941 	bl	8005e28 <RCCEx_PLL2_Config>
 8005ba6:	4603      	mov	r3, r0
 8005ba8:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8005baa:	e00c      	b.n	8005bc6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	3324      	adds	r3, #36	; 0x24
 8005bb0:	2102      	movs	r1, #2
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	f000 f9ea 	bl	8005f8c <RCCEx_PLL3_Config>
 8005bb8:	4603      	mov	r3, r0
 8005bba:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8005bbc:	e003      	b.n	8005bc6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	75fb      	strb	r3, [r7, #23]
      break;
 8005bc2:	e000      	b.n	8005bc6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8005bc4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005bc6:	7dfb      	ldrb	r3, [r7, #23]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d10a      	bne.n	8005be2 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005bcc:	4b5e      	ldr	r3, [pc, #376]	; (8005d48 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005bce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bd0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005bda:	495b      	ldr	r1, [pc, #364]	; (8005d48 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005bdc:	4313      	orrs	r3, r2
 8005bde:	658b      	str	r3, [r1, #88]	; 0x58
 8005be0:	e001      	b.n	8005be6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005be2:	7dfb      	ldrb	r3, [r7, #23]
 8005be4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d033      	beq.n	8005c5a <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005bf8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005bfc:	d01c      	beq.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 8005bfe:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005c02:	d816      	bhi.n	8005c32 <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8005c04:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005c08:	d003      	beq.n	8005c12 <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8005c0a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005c0e:	d007      	beq.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0xc84>
 8005c10:	e00f      	b.n	8005c32 <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c12:	4b4d      	ldr	r3, [pc, #308]	; (8005d48 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005c14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c16:	4a4c      	ldr	r2, [pc, #304]	; (8005d48 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005c18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005c1c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8005c1e:	e00c      	b.n	8005c3a <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	3324      	adds	r3, #36	; 0x24
 8005c24:	2101      	movs	r1, #1
 8005c26:	4618      	mov	r0, r3
 8005c28:	f000 f9b0 	bl	8005f8c <RCCEx_PLL3_Config>
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8005c30:	e003      	b.n	8005c3a <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005c32:	2301      	movs	r3, #1
 8005c34:	75fb      	strb	r3, [r7, #23]
      break;
 8005c36:	e000      	b.n	8005c3a <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 8005c38:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005c3a:	7dfb      	ldrb	r3, [r7, #23]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d10a      	bne.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005c40:	4b41      	ldr	r3, [pc, #260]	; (8005d48 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005c42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c44:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c4e:	493e      	ldr	r1, [pc, #248]	; (8005d48 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005c50:	4313      	orrs	r3, r2
 8005c52:	654b      	str	r3, [r1, #84]	; 0x54
 8005c54:	e001      	b.n	8005c5a <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c56:	7dfb      	ldrb	r3, [r7, #23]
 8005c58:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d029      	beq.n	8005cba <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d003      	beq.n	8005c76 <HAL_RCCEx_PeriphCLKConfig+0xcda>
 8005c6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c72:	d007      	beq.n	8005c84 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8005c74:	e00f      	b.n	8005c96 <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c76:	4b34      	ldr	r3, [pc, #208]	; (8005d48 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005c78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c7a:	4a33      	ldr	r2, [pc, #204]	; (8005d48 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005c7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005c80:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8005c82:	e00b      	b.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	3304      	adds	r3, #4
 8005c88:	2102      	movs	r1, #2
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	f000 f8cc 	bl	8005e28 <RCCEx_PLL2_Config>
 8005c90:	4603      	mov	r3, r0
 8005c92:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8005c94:	e002      	b.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 8005c96:	2301      	movs	r3, #1
 8005c98:	75fb      	strb	r3, [r7, #23]
      break;
 8005c9a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005c9c:	7dfb      	ldrb	r3, [r7, #23]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d109      	bne.n	8005cb6 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005ca2:	4b29      	ldr	r3, [pc, #164]	; (8005d48 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005ca4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ca6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cae:	4926      	ldr	r1, [pc, #152]	; (8005d48 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005cb0:	4313      	orrs	r3, r2
 8005cb2:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005cb4:	e001      	b.n	8005cba <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cb6:	7dfb      	ldrb	r3, [r7, #23]
 8005cb8:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d00a      	beq.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	3324      	adds	r3, #36	; 0x24
 8005cca:	2102      	movs	r1, #2
 8005ccc:	4618      	mov	r0, r3
 8005cce:	f000 f95d 	bl	8005f8c <RCCEx_PLL3_Config>
 8005cd2:	4603      	mov	r3, r0
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d001      	beq.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 8005cd8:	2301      	movs	r3, #1
 8005cda:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d033      	beq.n	8005d50 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005cec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005cf0:	d017      	beq.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8005cf2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005cf6:	d811      	bhi.n	8005d1c <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8005cf8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005cfc:	d013      	beq.n	8005d26 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8005cfe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005d02:	d80b      	bhi.n	8005d1c <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d010      	beq.n	8005d2a <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8005d08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005d0c:	d106      	bne.n	8005d1c <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d0e:	4b0e      	ldr	r3, [pc, #56]	; (8005d48 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005d10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d12:	4a0d      	ldr	r2, [pc, #52]	; (8005d48 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005d14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005d18:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8005d1a:	e007      	b.n	8005d2c <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	75fb      	strb	r3, [r7, #23]
      break;
 8005d20:	e004      	b.n	8005d2c <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8005d22:	bf00      	nop
 8005d24:	e002      	b.n	8005d2c <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8005d26:	bf00      	nop
 8005d28:	e000      	b.n	8005d2c <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8005d2a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005d2c:	7dfb      	ldrb	r3, [r7, #23]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d10c      	bne.n	8005d4c <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005d32:	4b05      	ldr	r3, [pc, #20]	; (8005d48 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005d34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d36:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005d3e:	4902      	ldr	r1, [pc, #8]	; (8005d48 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005d40:	4313      	orrs	r3, r2
 8005d42:	654b      	str	r3, [r1, #84]	; 0x54
 8005d44:	e004      	b.n	8005d50 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 8005d46:	bf00      	nop
 8005d48:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d4c:	7dfb      	ldrb	r3, [r7, #23]
 8005d4e:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d008      	beq.n	8005d6e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005d5c:	4b31      	ldr	r3, [pc, #196]	; (8005e24 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005d5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d60:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d68:	492e      	ldr	r1, [pc, #184]	; (8005e24 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d009      	beq.n	8005d8e <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005d7a:	4b2a      	ldr	r3, [pc, #168]	; (8005e24 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005d7c:	691b      	ldr	r3, [r3, #16]
 8005d7e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8005d88:	4926      	ldr	r1, [pc, #152]	; (8005e24 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d008      	beq.n	8005dac <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005d9a:	4b22      	ldr	r3, [pc, #136]	; (8005e24 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005d9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d9e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005da6:	491f      	ldr	r1, [pc, #124]	; (8005e24 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005da8:	4313      	orrs	r3, r2
 8005daa:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d00d      	beq.n	8005dd4 <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005db8:	4b1a      	ldr	r3, [pc, #104]	; (8005e24 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005dba:	691b      	ldr	r3, [r3, #16]
 8005dbc:	4a19      	ldr	r2, [pc, #100]	; (8005e24 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005dbe:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005dc2:	6113      	str	r3, [r2, #16]
 8005dc4:	4b17      	ldr	r3, [pc, #92]	; (8005e24 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005dc6:	691a      	ldr	r2, [r3, #16]
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8005dce:	4915      	ldr	r1, [pc, #84]	; (8005e24 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	da08      	bge.n	8005dee <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005ddc:	4b11      	ldr	r3, [pc, #68]	; (8005e24 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005dde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005de0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005de8:	490e      	ldr	r1, [pc, #56]	; (8005e24 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005dea:	4313      	orrs	r3, r2
 8005dec:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d009      	beq.n	8005e0e <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005dfa:	4b0a      	ldr	r3, [pc, #40]	; (8005e24 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005dfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dfe:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e08:	4906      	ldr	r1, [pc, #24]	; (8005e24 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8005e0e:	7dbb      	ldrb	r3, [r7, #22]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d101      	bne.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 8005e14:	2300      	movs	r3, #0
 8005e16:	e000      	b.n	8005e1a <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 8005e18:	2301      	movs	r3, #1
}
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	3718      	adds	r7, #24
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	bd80      	pop	{r7, pc}
 8005e22:	bf00      	nop
 8005e24:	58024400 	.word	0x58024400

08005e28 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b084      	sub	sp, #16
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
 8005e30:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005e32:	2300      	movs	r3, #0
 8005e34:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005e36:	4b53      	ldr	r3, [pc, #332]	; (8005f84 <RCCEx_PLL2_Config+0x15c>)
 8005e38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e3a:	f003 0303 	and.w	r3, r3, #3
 8005e3e:	2b03      	cmp	r3, #3
 8005e40:	d101      	bne.n	8005e46 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005e42:	2301      	movs	r3, #1
 8005e44:	e099      	b.n	8005f7a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8005e46:	4b4f      	ldr	r3, [pc, #316]	; (8005f84 <RCCEx_PLL2_Config+0x15c>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	4a4e      	ldr	r2, [pc, #312]	; (8005f84 <RCCEx_PLL2_Config+0x15c>)
 8005e4c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005e50:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e52:	f7fb fee9 	bl	8001c28 <HAL_GetTick>
 8005e56:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005e58:	e008      	b.n	8005e6c <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8005e5a:	f7fb fee5 	bl	8001c28 <HAL_GetTick>
 8005e5e:	4602      	mov	r2, r0
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	1ad3      	subs	r3, r2, r3
 8005e64:	2b02      	cmp	r3, #2
 8005e66:	d901      	bls.n	8005e6c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005e68:	2303      	movs	r3, #3
 8005e6a:	e086      	b.n	8005f7a <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005e6c:	4b45      	ldr	r3, [pc, #276]	; (8005f84 <RCCEx_PLL2_Config+0x15c>)
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d1f0      	bne.n	8005e5a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005e78:	4b42      	ldr	r3, [pc, #264]	; (8005f84 <RCCEx_PLL2_Config+0x15c>)
 8005e7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e7c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	031b      	lsls	r3, r3, #12
 8005e86:	493f      	ldr	r1, [pc, #252]	; (8005f84 <RCCEx_PLL2_Config+0x15c>)
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	628b      	str	r3, [r1, #40]	; 0x28
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	3b01      	subs	r3, #1
 8005e92:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	689b      	ldr	r3, [r3, #8]
 8005e9a:	3b01      	subs	r3, #1
 8005e9c:	025b      	lsls	r3, r3, #9
 8005e9e:	b29b      	uxth	r3, r3
 8005ea0:	431a      	orrs	r2, r3
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	68db      	ldr	r3, [r3, #12]
 8005ea6:	3b01      	subs	r3, #1
 8005ea8:	041b      	lsls	r3, r3, #16
 8005eaa:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005eae:	431a      	orrs	r2, r3
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	691b      	ldr	r3, [r3, #16]
 8005eb4:	3b01      	subs	r3, #1
 8005eb6:	061b      	lsls	r3, r3, #24
 8005eb8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005ebc:	4931      	ldr	r1, [pc, #196]	; (8005f84 <RCCEx_PLL2_Config+0x15c>)
 8005ebe:	4313      	orrs	r3, r2
 8005ec0:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005ec2:	4b30      	ldr	r3, [pc, #192]	; (8005f84 <RCCEx_PLL2_Config+0x15c>)
 8005ec4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ec6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	695b      	ldr	r3, [r3, #20]
 8005ece:	492d      	ldr	r1, [pc, #180]	; (8005f84 <RCCEx_PLL2_Config+0x15c>)
 8005ed0:	4313      	orrs	r3, r2
 8005ed2:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005ed4:	4b2b      	ldr	r3, [pc, #172]	; (8005f84 <RCCEx_PLL2_Config+0x15c>)
 8005ed6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ed8:	f023 0220 	bic.w	r2, r3, #32
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	699b      	ldr	r3, [r3, #24]
 8005ee0:	4928      	ldr	r1, [pc, #160]	; (8005f84 <RCCEx_PLL2_Config+0x15c>)
 8005ee2:	4313      	orrs	r3, r2
 8005ee4:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005ee6:	4b27      	ldr	r3, [pc, #156]	; (8005f84 <RCCEx_PLL2_Config+0x15c>)
 8005ee8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eea:	4a26      	ldr	r2, [pc, #152]	; (8005f84 <RCCEx_PLL2_Config+0x15c>)
 8005eec:	f023 0310 	bic.w	r3, r3, #16
 8005ef0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005ef2:	4b24      	ldr	r3, [pc, #144]	; (8005f84 <RCCEx_PLL2_Config+0x15c>)
 8005ef4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005ef6:	4b24      	ldr	r3, [pc, #144]	; (8005f88 <RCCEx_PLL2_Config+0x160>)
 8005ef8:	4013      	ands	r3, r2
 8005efa:	687a      	ldr	r2, [r7, #4]
 8005efc:	69d2      	ldr	r2, [r2, #28]
 8005efe:	00d2      	lsls	r2, r2, #3
 8005f00:	4920      	ldr	r1, [pc, #128]	; (8005f84 <RCCEx_PLL2_Config+0x15c>)
 8005f02:	4313      	orrs	r3, r2
 8005f04:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005f06:	4b1f      	ldr	r3, [pc, #124]	; (8005f84 <RCCEx_PLL2_Config+0x15c>)
 8005f08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f0a:	4a1e      	ldr	r2, [pc, #120]	; (8005f84 <RCCEx_PLL2_Config+0x15c>)
 8005f0c:	f043 0310 	orr.w	r3, r3, #16
 8005f10:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d106      	bne.n	8005f26 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005f18:	4b1a      	ldr	r3, [pc, #104]	; (8005f84 <RCCEx_PLL2_Config+0x15c>)
 8005f1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f1c:	4a19      	ldr	r2, [pc, #100]	; (8005f84 <RCCEx_PLL2_Config+0x15c>)
 8005f1e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005f22:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005f24:	e00f      	b.n	8005f46 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	2b01      	cmp	r3, #1
 8005f2a:	d106      	bne.n	8005f3a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005f2c:	4b15      	ldr	r3, [pc, #84]	; (8005f84 <RCCEx_PLL2_Config+0x15c>)
 8005f2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f30:	4a14      	ldr	r2, [pc, #80]	; (8005f84 <RCCEx_PLL2_Config+0x15c>)
 8005f32:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005f36:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005f38:	e005      	b.n	8005f46 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005f3a:	4b12      	ldr	r3, [pc, #72]	; (8005f84 <RCCEx_PLL2_Config+0x15c>)
 8005f3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f3e:	4a11      	ldr	r2, [pc, #68]	; (8005f84 <RCCEx_PLL2_Config+0x15c>)
 8005f40:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005f44:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005f46:	4b0f      	ldr	r3, [pc, #60]	; (8005f84 <RCCEx_PLL2_Config+0x15c>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	4a0e      	ldr	r2, [pc, #56]	; (8005f84 <RCCEx_PLL2_Config+0x15c>)
 8005f4c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005f50:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f52:	f7fb fe69 	bl	8001c28 <HAL_GetTick>
 8005f56:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005f58:	e008      	b.n	8005f6c <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8005f5a:	f7fb fe65 	bl	8001c28 <HAL_GetTick>
 8005f5e:	4602      	mov	r2, r0
 8005f60:	68bb      	ldr	r3, [r7, #8]
 8005f62:	1ad3      	subs	r3, r2, r3
 8005f64:	2b02      	cmp	r3, #2
 8005f66:	d901      	bls.n	8005f6c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005f68:	2303      	movs	r3, #3
 8005f6a:	e006      	b.n	8005f7a <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005f6c:	4b05      	ldr	r3, [pc, #20]	; (8005f84 <RCCEx_PLL2_Config+0x15c>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d0f0      	beq.n	8005f5a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005f78:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	3710      	adds	r7, #16
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	bd80      	pop	{r7, pc}
 8005f82:	bf00      	nop
 8005f84:	58024400 	.word	0x58024400
 8005f88:	ffff0007 	.word	0xffff0007

08005f8c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b084      	sub	sp, #16
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
 8005f94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005f96:	2300      	movs	r3, #0
 8005f98:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005f9a:	4b53      	ldr	r3, [pc, #332]	; (80060e8 <RCCEx_PLL3_Config+0x15c>)
 8005f9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f9e:	f003 0303 	and.w	r3, r3, #3
 8005fa2:	2b03      	cmp	r3, #3
 8005fa4:	d101      	bne.n	8005faa <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	e099      	b.n	80060de <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005faa:	4b4f      	ldr	r3, [pc, #316]	; (80060e8 <RCCEx_PLL3_Config+0x15c>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	4a4e      	ldr	r2, [pc, #312]	; (80060e8 <RCCEx_PLL3_Config+0x15c>)
 8005fb0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005fb4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005fb6:	f7fb fe37 	bl	8001c28 <HAL_GetTick>
 8005fba:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005fbc:	e008      	b.n	8005fd0 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8005fbe:	f7fb fe33 	bl	8001c28 <HAL_GetTick>
 8005fc2:	4602      	mov	r2, r0
 8005fc4:	68bb      	ldr	r3, [r7, #8]
 8005fc6:	1ad3      	subs	r3, r2, r3
 8005fc8:	2b02      	cmp	r3, #2
 8005fca:	d901      	bls.n	8005fd0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005fcc:	2303      	movs	r3, #3
 8005fce:	e086      	b.n	80060de <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005fd0:	4b45      	ldr	r3, [pc, #276]	; (80060e8 <RCCEx_PLL3_Config+0x15c>)
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d1f0      	bne.n	8005fbe <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005fdc:	4b42      	ldr	r3, [pc, #264]	; (80060e8 <RCCEx_PLL3_Config+0x15c>)
 8005fde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fe0:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	051b      	lsls	r3, r3, #20
 8005fea:	493f      	ldr	r1, [pc, #252]	; (80060e8 <RCCEx_PLL3_Config+0x15c>)
 8005fec:	4313      	orrs	r3, r2
 8005fee:	628b      	str	r3, [r1, #40]	; 0x28
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	685b      	ldr	r3, [r3, #4]
 8005ff4:	3b01      	subs	r3, #1
 8005ff6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	689b      	ldr	r3, [r3, #8]
 8005ffe:	3b01      	subs	r3, #1
 8006000:	025b      	lsls	r3, r3, #9
 8006002:	b29b      	uxth	r3, r3
 8006004:	431a      	orrs	r2, r3
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	68db      	ldr	r3, [r3, #12]
 800600a:	3b01      	subs	r3, #1
 800600c:	041b      	lsls	r3, r3, #16
 800600e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8006012:	431a      	orrs	r2, r3
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	691b      	ldr	r3, [r3, #16]
 8006018:	3b01      	subs	r3, #1
 800601a:	061b      	lsls	r3, r3, #24
 800601c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8006020:	4931      	ldr	r1, [pc, #196]	; (80060e8 <RCCEx_PLL3_Config+0x15c>)
 8006022:	4313      	orrs	r3, r2
 8006024:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006026:	4b30      	ldr	r3, [pc, #192]	; (80060e8 <RCCEx_PLL3_Config+0x15c>)
 8006028:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800602a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	695b      	ldr	r3, [r3, #20]
 8006032:	492d      	ldr	r1, [pc, #180]	; (80060e8 <RCCEx_PLL3_Config+0x15c>)
 8006034:	4313      	orrs	r3, r2
 8006036:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006038:	4b2b      	ldr	r3, [pc, #172]	; (80060e8 <RCCEx_PLL3_Config+0x15c>)
 800603a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800603c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	699b      	ldr	r3, [r3, #24]
 8006044:	4928      	ldr	r1, [pc, #160]	; (80060e8 <RCCEx_PLL3_Config+0x15c>)
 8006046:	4313      	orrs	r3, r2
 8006048:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800604a:	4b27      	ldr	r3, [pc, #156]	; (80060e8 <RCCEx_PLL3_Config+0x15c>)
 800604c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800604e:	4a26      	ldr	r2, [pc, #152]	; (80060e8 <RCCEx_PLL3_Config+0x15c>)
 8006050:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006054:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006056:	4b24      	ldr	r3, [pc, #144]	; (80060e8 <RCCEx_PLL3_Config+0x15c>)
 8006058:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800605a:	4b24      	ldr	r3, [pc, #144]	; (80060ec <RCCEx_PLL3_Config+0x160>)
 800605c:	4013      	ands	r3, r2
 800605e:	687a      	ldr	r2, [r7, #4]
 8006060:	69d2      	ldr	r2, [r2, #28]
 8006062:	00d2      	lsls	r2, r2, #3
 8006064:	4920      	ldr	r1, [pc, #128]	; (80060e8 <RCCEx_PLL3_Config+0x15c>)
 8006066:	4313      	orrs	r3, r2
 8006068:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800606a:	4b1f      	ldr	r3, [pc, #124]	; (80060e8 <RCCEx_PLL3_Config+0x15c>)
 800606c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800606e:	4a1e      	ldr	r2, [pc, #120]	; (80060e8 <RCCEx_PLL3_Config+0x15c>)
 8006070:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006074:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d106      	bne.n	800608a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800607c:	4b1a      	ldr	r3, [pc, #104]	; (80060e8 <RCCEx_PLL3_Config+0x15c>)
 800607e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006080:	4a19      	ldr	r2, [pc, #100]	; (80060e8 <RCCEx_PLL3_Config+0x15c>)
 8006082:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006086:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006088:	e00f      	b.n	80060aa <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	2b01      	cmp	r3, #1
 800608e:	d106      	bne.n	800609e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006090:	4b15      	ldr	r3, [pc, #84]	; (80060e8 <RCCEx_PLL3_Config+0x15c>)
 8006092:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006094:	4a14      	ldr	r2, [pc, #80]	; (80060e8 <RCCEx_PLL3_Config+0x15c>)
 8006096:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800609a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800609c:	e005      	b.n	80060aa <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800609e:	4b12      	ldr	r3, [pc, #72]	; (80060e8 <RCCEx_PLL3_Config+0x15c>)
 80060a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060a2:	4a11      	ldr	r2, [pc, #68]	; (80060e8 <RCCEx_PLL3_Config+0x15c>)
 80060a4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80060a8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80060aa:	4b0f      	ldr	r3, [pc, #60]	; (80060e8 <RCCEx_PLL3_Config+0x15c>)
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4a0e      	ldr	r2, [pc, #56]	; (80060e8 <RCCEx_PLL3_Config+0x15c>)
 80060b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80060b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80060b6:	f7fb fdb7 	bl	8001c28 <HAL_GetTick>
 80060ba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80060bc:	e008      	b.n	80060d0 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80060be:	f7fb fdb3 	bl	8001c28 <HAL_GetTick>
 80060c2:	4602      	mov	r2, r0
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	1ad3      	subs	r3, r2, r3
 80060c8:	2b02      	cmp	r3, #2
 80060ca:	d901      	bls.n	80060d0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80060cc:	2303      	movs	r3, #3
 80060ce:	e006      	b.n	80060de <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80060d0:	4b05      	ldr	r3, [pc, #20]	; (80060e8 <RCCEx_PLL3_Config+0x15c>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d0f0      	beq.n	80060be <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80060dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80060de:	4618      	mov	r0, r3
 80060e0:	3710      	adds	r7, #16
 80060e2:	46bd      	mov	sp, r7
 80060e4:	bd80      	pop	{r7, pc}
 80060e6:	bf00      	nop
 80060e8:	58024400 	.word	0x58024400
 80060ec:	ffff0007 	.word	0xffff0007

080060f0 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b084      	sub	sp, #16
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80060f8:	2301      	movs	r3, #1
 80060fa:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d067      	beq.n	80061d2 <HAL_RTC_Init+0xe2>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006108:	b2db      	uxtb	r3, r3
 800610a:	2b00      	cmp	r3, #0
 800610c:	d106      	bne.n	800611c <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2200      	movs	r2, #0
 8006112:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8006116:	6878      	ldr	r0, [r7, #4]
 8006118:	f7fa fcb4 	bl	8000a84 <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2202      	movs	r2, #2
 8006120:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	22ca      	movs	r2, #202	; 0xca
 800612a:	625a      	str	r2, [r3, #36]	; 0x24
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	2253      	movs	r2, #83	; 0x53
 8006132:	625a      	str	r2, [r3, #36]	; 0x24

   /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8006134:	6878      	ldr	r0, [r7, #4]
 8006136:	f000 f879 	bl	800622c <RTC_EnterInitMode>
 800613a:	4603      	mov	r3, r0
 800613c:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 800613e:	7bfb      	ldrb	r3, [r7, #15]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d13b      	bne.n	80061bc <HAL_RTC_Init+0xcc>
#if defined(RTC_CR_TAMPOE)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else  /* RTC_CR_TAMPOE */
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	6899      	ldr	r1, [r3, #8]
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681a      	ldr	r2, [r3, #0]
 800614e:	4b23      	ldr	r3, [pc, #140]	; (80061dc <HAL_RTC_Init+0xec>)
 8006150:	400b      	ands	r3, r1
 8006152:	6093      	str	r3, [r2, #8]
#endif /* RTC_CR_TAMPOE */

      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	6899      	ldr	r1, [r3, #8]
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	685a      	ldr	r2, [r3, #4]
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	691b      	ldr	r3, [r3, #16]
 8006162:	431a      	orrs	r2, r3
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	699b      	ldr	r3, [r3, #24]
 8006168:	431a      	orrs	r2, r3
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	430a      	orrs	r2, r1
 8006170:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	689b      	ldr	r3, [r3, #8]
 8006176:	0419      	lsls	r1, r3, #16
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	68da      	ldr	r2, [r3, #12]
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	430a      	orrs	r2, r1
 8006182:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8006184:	6878      	ldr	r0, [r7, #4]
 8006186:	f000 f881 	bl	800628c <RTC_ExitInitMode>
 800618a:	4603      	mov	r3, r0
 800618c:	73fb      	strb	r3, [r7, #15]

      if(status == HAL_OK)
 800618e:	7bfb      	ldrb	r3, [r7, #15]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d113      	bne.n	80061bc <HAL_RTC_Init+0xcc>
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#endif /* RTC_CR_TAMPALRM_TYPE && RTC_CR_OUT2EN && RTC_CR_TAMPALRM_PU */

#if defined(RTC_OR_ALARMOUTTYPE) && defined(RTC_OR_OUT_RMP)
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f022 0203 	bic.w	r2, r2, #3
 80061a2:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	69da      	ldr	r2, [r3, #28]
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	695b      	ldr	r3, [r3, #20]
 80061b2:	431a      	orrs	r2, r3
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	430a      	orrs	r2, r1
 80061ba:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* ALARMOUTTYPE && RTC_OR_OUT_RMP */
      }
    }
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	22ff      	movs	r2, #255	; 0xff
 80061c2:	625a      	str	r2, [r3, #36]	; 0x24
    if (status == HAL_OK)
 80061c4:	7bfb      	ldrb	r3, [r7, #15]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d103      	bne.n	80061d2 <HAL_RTC_Init+0xe2>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2201      	movs	r2, #1
 80061ce:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
  }

  /* return status */
  return status;
 80061d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80061d4:	4618      	mov	r0, r3
 80061d6:	3710      	adds	r7, #16
 80061d8:	46bd      	mov	sp, r7
 80061da:	bd80      	pop	{r7, pc}
 80061dc:	ff8fffbf 	.word	0xff8fffbf

080061e0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b084      	sub	sp, #16
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
  /* Clear RSF flag */
#if defined(RTC_ICSR_RSF)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#endif /* RTC_ICSR_RSF */
#if defined(RTC_ISR_RSF)
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	68da      	ldr	r2, [r3, #12]
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80061f6:	60da      	str	r2, [r3, #12]
#endif /* RTC_ISR_RSF */

  tickstart = HAL_GetTick();
 80061f8:	f7fb fd16 	bl	8001c28 <HAL_GetTick>
 80061fc:	60f8      	str	r0, [r7, #12]
  /* Wait the registers to be synchronised */
#if defined(RTC_ICSR_RSF)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#endif /* RTC_ICSR_RSF */
#if defined(RTC_ISR_RSF)
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80061fe:	e009      	b.n	8006214 <HAL_RTC_WaitForSynchro+0x34>
#endif /* RTC_ISR_RSF */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006200:	f7fb fd12 	bl	8001c28 <HAL_GetTick>
 8006204:	4602      	mov	r2, r0
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	1ad3      	subs	r3, r2, r3
 800620a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800620e:	d901      	bls.n	8006214 <HAL_RTC_WaitForSynchro+0x34>
      {
        return HAL_TIMEOUT;
 8006210:	2303      	movs	r3, #3
 8006212:	e007      	b.n	8006224 <HAL_RTC_WaitForSynchro+0x44>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	68db      	ldr	r3, [r3, #12]
 800621a:	f003 0320 	and.w	r3, r3, #32
 800621e:	2b00      	cmp	r3, #0
 8006220:	d0ee      	beq.n	8006200 <HAL_RTC_WaitForSynchro+0x20>
      }
    }

  return HAL_OK;
 8006222:	2300      	movs	r3, #0
}
 8006224:	4618      	mov	r0, r3
 8006226:	3710      	adds	r7, #16
 8006228:	46bd      	mov	sp, r7
 800622a:	bd80      	pop	{r7, pc}

0800622c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b084      	sub	sp, #16
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006234:	2300      	movs	r3, #0
 8006236:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#endif /* RTC_ICSR_INITF */
#if defined(RTC_ISR_INITF)
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	68db      	ldr	r3, [r3, #12]
 800623e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006242:	2b00      	cmp	r3, #0
 8006244:	d11d      	bne.n	8006282 <RTC_EnterInitMode+0x56>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f04f 32ff 	mov.w	r2, #4294967295
 800624e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8006250:	f7fb fcea 	bl	8001c28 <HAL_GetTick>
 8006254:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8006256:	e00d      	b.n	8006274 <RTC_EnterInitMode+0x48>
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8006258:	f7fb fce6 	bl	8001c28 <HAL_GetTick>
 800625c:	4602      	mov	r2, r0
 800625e:	68bb      	ldr	r3, [r7, #8]
 8006260:	1ad3      	subs	r3, r2, r3
 8006262:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006266:	d905      	bls.n	8006274 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8006268:	2303      	movs	r3, #3
 800626a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2203      	movs	r2, #3
 8006270:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	68db      	ldr	r3, [r3, #12]
 800627a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800627e:	2b00      	cmp	r3, #0
 8006280:	d0ea      	beq.n	8006258 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* RTC_ISR_INITF */

  return status;
 8006282:	7bfb      	ldrb	r3, [r7, #15]
}
 8006284:	4618      	mov	r0, r3
 8006286:	3710      	adds	r7, #16
 8006288:	46bd      	mov	sp, r7
 800628a:	bd80      	pop	{r7, pc}

0800628c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b084      	sub	sp, #16
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006294:	2300      	movs	r3, #0
 8006296:	73fb      	strb	r3, [r7, #15]
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);

#elif defined(RTC_ISR_INITF)

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INITF);
 8006298:	4b1a      	ldr	r3, [pc, #104]	; (8006304 <RTC_ExitInitMode+0x78>)
 800629a:	68db      	ldr	r3, [r3, #12]
 800629c:	4a19      	ldr	r2, [pc, #100]	; (8006304 <RTC_ExitInitMode+0x78>)
 800629e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80062a2:	60d3      	str	r3, [r2, #12]

#endif /* RTC_ISR_INITF */
  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80062a4:	4b17      	ldr	r3, [pc, #92]	; (8006304 <RTC_ExitInitMode+0x78>)
 80062a6:	689b      	ldr	r3, [r3, #8]
 80062a8:	f003 0320 	and.w	r3, r3, #32
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d10c      	bne.n	80062ca <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80062b0:	6878      	ldr	r0, [r7, #4]
 80062b2:	f7ff ff95 	bl	80061e0 <HAL_RTC_WaitForSynchro>
 80062b6:	4603      	mov	r3, r0
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d01e      	beq.n	80062fa <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2203      	movs	r2, #3
 80062c0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 80062c4:	2303      	movs	r3, #3
 80062c6:	73fb      	strb	r3, [r7, #15]
 80062c8:	e017      	b.n	80062fa <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80062ca:	4b0e      	ldr	r3, [pc, #56]	; (8006304 <RTC_ExitInitMode+0x78>)
 80062cc:	689b      	ldr	r3, [r3, #8]
 80062ce:	4a0d      	ldr	r2, [pc, #52]	; (8006304 <RTC_ExitInitMode+0x78>)
 80062d0:	f023 0320 	bic.w	r3, r3, #32
 80062d4:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80062d6:	6878      	ldr	r0, [r7, #4]
 80062d8:	f7ff ff82 	bl	80061e0 <HAL_RTC_WaitForSynchro>
 80062dc:	4603      	mov	r3, r0
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d005      	beq.n	80062ee <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2203      	movs	r2, #3
 80062e6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 80062ea:	2303      	movs	r3, #3
 80062ec:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80062ee:	4b05      	ldr	r3, [pc, #20]	; (8006304 <RTC_ExitInitMode+0x78>)
 80062f0:	689b      	ldr	r3, [r3, #8]
 80062f2:	4a04      	ldr	r2, [pc, #16]	; (8006304 <RTC_ExitInitMode+0x78>)
 80062f4:	f043 0320 	orr.w	r3, r3, #32
 80062f8:	6093      	str	r3, [r2, #8]
  }

  return status;
 80062fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80062fc:	4618      	mov	r0, r3
 80062fe:	3710      	adds	r7, #16
 8006300:	46bd      	mov	sp, r7
 8006302:	bd80      	pop	{r7, pc}
 8006304:	58004000 	.word	0x58004000

08006308 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b084      	sub	sp, #16
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_length;
#else
  uint32_t crc_length = 0UL;
 8006310:	2300      	movs	r3, #0
 8006312:	60fb      	str	r3, [r7, #12]
#endif
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d101      	bne.n	800631e <HAL_SPI_Init+0x16>
  {
    return HAL_ERROR;
 800631a:	2301      	movs	r3, #1
 800631c:	e0eb      	b.n	80064f6 <HAL_SPI_Init+0x1ee>
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2200      	movs	r2, #0
 8006322:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	4a75      	ldr	r2, [pc, #468]	; (8006500 <HAL_SPI_Init+0x1f8>)
 800632a:	4293      	cmp	r3, r2
 800632c:	d00f      	beq.n	800634e <HAL_SPI_Init+0x46>
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	4a74      	ldr	r2, [pc, #464]	; (8006504 <HAL_SPI_Init+0x1fc>)
 8006334:	4293      	cmp	r3, r2
 8006336:	d00a      	beq.n	800634e <HAL_SPI_Init+0x46>
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	4a72      	ldr	r2, [pc, #456]	; (8006508 <HAL_SPI_Init+0x200>)
 800633e:	4293      	cmp	r3, r2
 8006340:	d005      	beq.n	800634e <HAL_SPI_Init+0x46>
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	68db      	ldr	r3, [r3, #12]
 8006346:	2b0f      	cmp	r3, #15
 8006348:	d901      	bls.n	800634e <HAL_SPI_Init+0x46>
  {
    return HAL_ERROR;
 800634a:	2301      	movs	r3, #1
 800634c:	e0d3      	b.n	80064f6 <HAL_SPI_Init+0x1ee>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800634e:	6878      	ldr	r0, [r7, #4]
 8006350:	f001 f87a 	bl	8007448 <SPI_GetPacketSize>
 8006354:	60b8      	str	r0, [r7, #8]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	4a69      	ldr	r2, [pc, #420]	; (8006500 <HAL_SPI_Init+0x1f8>)
 800635c:	4293      	cmp	r3, r2
 800635e:	d00c      	beq.n	800637a <HAL_SPI_Init+0x72>
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	4a67      	ldr	r2, [pc, #412]	; (8006504 <HAL_SPI_Init+0x1fc>)
 8006366:	4293      	cmp	r3, r2
 8006368:	d007      	beq.n	800637a <HAL_SPI_Init+0x72>
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	4a66      	ldr	r2, [pc, #408]	; (8006508 <HAL_SPI_Init+0x200>)
 8006370:	4293      	cmp	r3, r2
 8006372:	d002      	beq.n	800637a <HAL_SPI_Init+0x72>
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	2b08      	cmp	r3, #8
 8006378:	d811      	bhi.n	800639e <HAL_SPI_Init+0x96>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800637e:	4a60      	ldr	r2, [pc, #384]	; (8006500 <HAL_SPI_Init+0x1f8>)
 8006380:	4293      	cmp	r3, r2
 8006382:	d009      	beq.n	8006398 <HAL_SPI_Init+0x90>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	4a5e      	ldr	r2, [pc, #376]	; (8006504 <HAL_SPI_Init+0x1fc>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d004      	beq.n	8006398 <HAL_SPI_Init+0x90>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	4a5d      	ldr	r2, [pc, #372]	; (8006508 <HAL_SPI_Init+0x200>)
 8006394:	4293      	cmp	r3, r2
 8006396:	d104      	bne.n	80063a2 <HAL_SPI_Init+0x9a>
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	2b10      	cmp	r3, #16
 800639c:	d901      	bls.n	80063a2 <HAL_SPI_Init+0x9a>
  {
    return HAL_ERROR;
 800639e:	2301      	movs	r3, #1
 80063a0:	e0a9      	b.n	80064f6 <HAL_SPI_Init+0x1ee>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80063a8:	b2db      	uxtb	r3, r3
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d106      	bne.n	80063bc <HAL_SPI_Init+0xb4>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	2200      	movs	r2, #0
 80063b2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80063b6:	6878      	ldr	r0, [r7, #4]
 80063b8:	f7fa fbea 	bl	8000b90 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2202      	movs	r2, #2
 80063c0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	681a      	ldr	r2, [r3, #0]
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f022 0201 	bic.w	r2, r2, #1
 80063d2:	601a      	str	r2, [r3, #0]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	699b      	ldr	r3, [r3, #24]
 80063d8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80063dc:	d119      	bne.n	8006412 <HAL_SPI_Init+0x10a>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	685b      	ldr	r3, [r3, #4]
 80063e2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80063e6:	d103      	bne.n	80063f0 <HAL_SPI_Init+0xe8>
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d008      	beq.n	8006402 <HAL_SPI_Init+0xfa>
     ((hspi->Init.Mode == SPI_MODE_SLAVE) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	685b      	ldr	r3, [r3, #4]
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d10c      	bne.n	8006412 <HAL_SPI_Init+0x10a>
     ((hspi->Init.Mode == SPI_MODE_SLAVE) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063fc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006400:	d107      	bne.n	8006412 <HAL_SPI_Init+0x10a>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	681a      	ldr	r2, [r3, #0]
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006410:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	69da      	ldr	r2, [r3, #28]
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800641a:	431a      	orrs	r2, r3
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	431a      	orrs	r2, r3
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006424:	ea42 0103 	orr.w	r1, r2, r3
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	68da      	ldr	r2, [r3, #12]
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	430a      	orrs	r2, r1
 8006432:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800643c:	431a      	orrs	r2, r3
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006442:	431a      	orrs	r2, r3
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	699b      	ldr	r3, [r3, #24]
 8006448:	431a      	orrs	r2, r3
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	691b      	ldr	r3, [r3, #16]
 800644e:	431a      	orrs	r2, r3
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	695b      	ldr	r3, [r3, #20]
 8006454:	431a      	orrs	r2, r3
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6a1b      	ldr	r3, [r3, #32]
 800645a:	431a      	orrs	r2, r3
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	685b      	ldr	r3, [r3, #4]
 8006460:	431a      	orrs	r2, r3
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006466:	431a      	orrs	r2, r3
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	689b      	ldr	r3, [r3, #8]
 800646c:	431a      	orrs	r2, r3
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006472:	ea42 0103 	orr.w	r1, r2, r3
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	430a      	orrs	r2, r1
 8006480:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	685b      	ldr	r3, [r3, #4]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d113      	bne.n	80064b2 <HAL_SPI_Init+0x1aa>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	689b      	ldr	r3, [r3, #8]
 8006490:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800649c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	689b      	ldr	r3, [r3, #8]
 80064a4:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80064b0:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f022 0201 	bic.w	r2, r2, #1
 80064c0:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	685b      	ldr	r3, [r3, #4]
 80064c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d00a      	beq.n	80064e4 <HAL_SPI_Init+0x1dc>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	68db      	ldr	r3, [r3, #12]
 80064d4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	430a      	orrs	r2, r1
 80064e2:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2200      	movs	r2, #0
 80064e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2201      	movs	r2, #1
 80064f0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 80064f4:	2300      	movs	r3, #0
}
 80064f6:	4618      	mov	r0, r3
 80064f8:	3710      	adds	r7, #16
 80064fa:	46bd      	mov	sp, r7
 80064fc:	bd80      	pop	{r7, pc}
 80064fe:	bf00      	nop
 8006500:	40013000 	.word	0x40013000
 8006504:	40003800 	.word	0x40003800
 8006508:	40003c00 	.word	0x40003c00

0800650c <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b08a      	sub	sp, #40	; 0x28
 8006510:	af02      	add	r7, sp, #8
 8006512:	60f8      	str	r0, [r7, #12]
 8006514:	60b9      	str	r1, [r7, #8]
 8006516:	603b      	str	r3, [r7, #0]
 8006518:	4613      	mov	r3, r2
 800651a:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	3320      	adds	r3, #32
 8006522:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006524:	2300      	movs	r3, #0
 8006526:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800652e:	2b01      	cmp	r3, #1
 8006530:	d101      	bne.n	8006536 <HAL_SPI_Transmit+0x2a>
 8006532:	2302      	movs	r3, #2
 8006534:	e1d7      	b.n	80068e6 <HAL_SPI_Transmit+0x3da>
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	2201      	movs	r2, #1
 800653a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800653e:	f7fb fb73 	bl	8001c28 <HAL_GetTick>
 8006542:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800654a:	b2db      	uxtb	r3, r3
 800654c:	2b01      	cmp	r3, #1
 800654e:	d007      	beq.n	8006560 <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 8006550:	2302      	movs	r3, #2
 8006552:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	2200      	movs	r2, #0
 8006558:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800655c:	7efb      	ldrb	r3, [r7, #27]
 800655e:	e1c2      	b.n	80068e6 <HAL_SPI_Transmit+0x3da>
  }

  if ((pData == NULL) || (Size == 0UL))
 8006560:	68bb      	ldr	r3, [r7, #8]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d002      	beq.n	800656c <HAL_SPI_Transmit+0x60>
 8006566:	88fb      	ldrh	r3, [r7, #6]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d107      	bne.n	800657c <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 800656c:	2301      	movs	r3, #1
 800656e:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	2200      	movs	r2, #0
 8006574:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8006578:	7efb      	ldrb	r3, [r7, #27]
 800657a:	e1b4      	b.n	80068e6 <HAL_SPI_Transmit+0x3da>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	2203      	movs	r2, #3
 8006580:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	2200      	movs	r2, #0
 8006588:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	68ba      	ldr	r2, [r7, #8]
 8006590:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	88fa      	ldrh	r2, [r7, #6]
 8006596:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	88fa      	ldrh	r2, [r7, #6]
 800659e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	2200      	movs	r2, #0
 80065a6:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	2200      	movs	r2, #0
 80065ac:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	2200      	movs	r2, #0
 80065b4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	2200      	movs	r2, #0
 80065bc:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	2200      	movs	r2, #0
 80065c2:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	689b      	ldr	r3, [r3, #8]
 80065c8:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 80065cc:	d107      	bne.n	80065de <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	681a      	ldr	r2, [r3, #0]
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80065dc:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	685a      	ldr	r2, [r3, #4]
 80065e4:	4b96      	ldr	r3, [pc, #600]	; (8006840 <HAL_SPI_Transmit+0x334>)
 80065e6:	4013      	ands	r3, r2
 80065e8:	88f9      	ldrh	r1, [r7, #6]
 80065ea:	68fa      	ldr	r2, [r7, #12]
 80065ec:	6812      	ldr	r2, [r2, #0]
 80065ee:	430b      	orrs	r3, r1
 80065f0:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	681a      	ldr	r2, [r3, #0]
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f042 0201 	orr.w	r2, r2, #1
 8006600:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800660a:	d107      	bne.n	800661c <HAL_SPI_Transmit+0x110>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	681a      	ldr	r2, [r3, #0]
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800661a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	68db      	ldr	r3, [r3, #12]
 8006620:	2b0f      	cmp	r3, #15
 8006622:	d947      	bls.n	80066b4 <HAL_SPI_Transmit+0x1a8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8006624:	e03f      	b.n	80066a6 <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	695b      	ldr	r3, [r3, #20]
 800662c:	f003 0302 	and.w	r3, r3, #2
 8006630:	2b02      	cmp	r3, #2
 8006632:	d114      	bne.n	800665e <HAL_SPI_Transmit+0x152>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	6812      	ldr	r2, [r2, #0]
 800663e:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006644:	1d1a      	adds	r2, r3, #4
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8006650:	b29b      	uxth	r3, r3
 8006652:	3b01      	subs	r3, #1
 8006654:	b29a      	uxth	r2, r3
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800665c:	e023      	b.n	80066a6 <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800665e:	f7fb fae3 	bl	8001c28 <HAL_GetTick>
 8006662:	4602      	mov	r2, r0
 8006664:	697b      	ldr	r3, [r7, #20]
 8006666:	1ad3      	subs	r3, r2, r3
 8006668:	683a      	ldr	r2, [r7, #0]
 800666a:	429a      	cmp	r2, r3
 800666c:	d803      	bhi.n	8006676 <HAL_SPI_Transmit+0x16a>
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006674:	d102      	bne.n	800667c <HAL_SPI_Transmit+0x170>
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d114      	bne.n	80066a6 <HAL_SPI_Transmit+0x19a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800667c:	68f8      	ldr	r0, [r7, #12]
 800667e:	f000 fe15 	bl	80072ac <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	2200      	movs	r2, #0
 8006686:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006690:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	2201      	movs	r2, #1
 800669e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 80066a2:	2301      	movs	r3, #1
 80066a4:	e11f      	b.n	80068e6 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80066ac:	b29b      	uxth	r3, r3
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d1b9      	bne.n	8006626 <HAL_SPI_Transmit+0x11a>
 80066b2:	e0f2      	b.n	800689a <HAL_SPI_Transmit+0x38e>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	68db      	ldr	r3, [r3, #12]
 80066b8:	2b07      	cmp	r3, #7
 80066ba:	f240 80e7 	bls.w	800688c <HAL_SPI_Transmit+0x380>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80066be:	e05d      	b.n	800677c <HAL_SPI_Transmit+0x270>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	695b      	ldr	r3, [r3, #20]
 80066c6:	f003 0302 	and.w	r3, r3, #2
 80066ca:	2b02      	cmp	r3, #2
 80066cc:	d132      	bne.n	8006734 <HAL_SPI_Transmit+0x228>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80066d4:	b29b      	uxth	r3, r3
 80066d6:	2b01      	cmp	r3, #1
 80066d8:	d918      	bls.n	800670c <HAL_SPI_Transmit+0x200>
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d014      	beq.n	800670c <HAL_SPI_Transmit+0x200>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	6812      	ldr	r2, [r2, #0]
 80066ec:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80066f2:	1d1a      	adds	r2, r3, #4
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80066fe:	b29b      	uxth	r3, r3
 8006700:	3b02      	subs	r3, #2
 8006702:	b29a      	uxth	r2, r3
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800670a:	e037      	b.n	800677c <HAL_SPI_Transmit+0x270>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006710:	881a      	ldrh	r2, [r3, #0]
 8006712:	69fb      	ldr	r3, [r7, #28]
 8006714:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800671a:	1c9a      	adds	r2, r3, #2
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8006726:	b29b      	uxth	r3, r3
 8006728:	3b01      	subs	r3, #1
 800672a:	b29a      	uxth	r2, r3
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8006732:	e023      	b.n	800677c <HAL_SPI_Transmit+0x270>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006734:	f7fb fa78 	bl	8001c28 <HAL_GetTick>
 8006738:	4602      	mov	r2, r0
 800673a:	697b      	ldr	r3, [r7, #20]
 800673c:	1ad3      	subs	r3, r2, r3
 800673e:	683a      	ldr	r2, [r7, #0]
 8006740:	429a      	cmp	r2, r3
 8006742:	d803      	bhi.n	800674c <HAL_SPI_Transmit+0x240>
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	f1b3 3fff 	cmp.w	r3, #4294967295
 800674a:	d102      	bne.n	8006752 <HAL_SPI_Transmit+0x246>
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d114      	bne.n	800677c <HAL_SPI_Transmit+0x270>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006752:	68f8      	ldr	r0, [r7, #12]
 8006754:	f000 fdaa 	bl	80072ac <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	2200      	movs	r2, #0
 800675c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006766:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	2201      	movs	r2, #1
 8006774:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 8006778:	2301      	movs	r3, #1
 800677a:	e0b4      	b.n	80068e6 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8006782:	b29b      	uxth	r3, r3
 8006784:	2b00      	cmp	r3, #0
 8006786:	d19b      	bne.n	80066c0 <HAL_SPI_Transmit+0x1b4>
 8006788:	e087      	b.n	800689a <HAL_SPI_Transmit+0x38e>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	695b      	ldr	r3, [r3, #20]
 8006790:	f003 0302 	and.w	r3, r3, #2
 8006794:	2b02      	cmp	r3, #2
 8006796:	d155      	bne.n	8006844 <HAL_SPI_Transmit+0x338>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800679e:	b29b      	uxth	r3, r3
 80067a0:	2b03      	cmp	r3, #3
 80067a2:	d918      	bls.n	80067d6 <HAL_SPI_Transmit+0x2ca>
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067a8:	2b40      	cmp	r3, #64	; 0x40
 80067aa:	d914      	bls.n	80067d6 <HAL_SPI_Transmit+0x2ca>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	6812      	ldr	r2, [r2, #0]
 80067b6:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067bc:	1d1a      	adds	r2, r3, #4
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80067c8:	b29b      	uxth	r3, r3
 80067ca:	3b04      	subs	r3, #4
 80067cc:	b29a      	uxth	r2, r3
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 80067d4:	e05a      	b.n	800688c <HAL_SPI_Transmit+0x380>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80067dc:	b29b      	uxth	r3, r3
 80067de:	2b01      	cmp	r3, #1
 80067e0:	d917      	bls.n	8006812 <HAL_SPI_Transmit+0x306>
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d013      	beq.n	8006812 <HAL_SPI_Transmit+0x306>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067ee:	881a      	ldrh	r2, [r3, #0]
 80067f0:	69fb      	ldr	r3, [r7, #28]
 80067f2:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067f8:	1c9a      	adds	r2, r3, #2
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8006804:	b29b      	uxth	r3, r3
 8006806:	3b02      	subs	r3, #2
 8006808:	b29a      	uxth	r2, r3
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8006810:	e03c      	b.n	800688c <HAL_SPI_Transmit+0x380>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	3320      	adds	r3, #32
 800681c:	7812      	ldrb	r2, [r2, #0]
 800681e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006824:	1c5a      	adds	r2, r3, #1
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8006830:	b29b      	uxth	r3, r3
 8006832:	3b01      	subs	r3, #1
 8006834:	b29a      	uxth	r2, r3
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800683c:	e026      	b.n	800688c <HAL_SPI_Transmit+0x380>
 800683e:	bf00      	nop
 8006840:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006844:	f7fb f9f0 	bl	8001c28 <HAL_GetTick>
 8006848:	4602      	mov	r2, r0
 800684a:	697b      	ldr	r3, [r7, #20]
 800684c:	1ad3      	subs	r3, r2, r3
 800684e:	683a      	ldr	r2, [r7, #0]
 8006850:	429a      	cmp	r2, r3
 8006852:	d803      	bhi.n	800685c <HAL_SPI_Transmit+0x350>
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	f1b3 3fff 	cmp.w	r3, #4294967295
 800685a:	d102      	bne.n	8006862 <HAL_SPI_Transmit+0x356>
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d114      	bne.n	800688c <HAL_SPI_Transmit+0x380>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006862:	68f8      	ldr	r0, [r7, #12]
 8006864:	f000 fd22 	bl	80072ac <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	2200      	movs	r2, #0
 800686c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006876:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	2201      	movs	r2, #1
 8006884:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 8006888:	2301      	movs	r3, #1
 800688a:	e02c      	b.n	80068e6 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8006892:	b29b      	uxth	r3, r3
 8006894:	2b00      	cmp	r3, #0
 8006896:	f47f af78 	bne.w	800678a <HAL_SPI_Transmit+0x27e>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	9300      	str	r3, [sp, #0]
 800689e:	697b      	ldr	r3, [r7, #20]
 80068a0:	2200      	movs	r2, #0
 80068a2:	2108      	movs	r1, #8
 80068a4:	68f8      	ldr	r0, [r7, #12]
 80068a6:	f000 fda1 	bl	80073ec <SPI_WaitOnFlagUntilTimeout>
 80068aa:	4603      	mov	r3, r0
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d007      	beq.n	80068c0 <HAL_SPI_Transmit+0x3b4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80068b6:	f043 0220 	orr.w	r2, r3, #32
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80068c0:	68f8      	ldr	r0, [r7, #12]
 80068c2:	f000 fcf3 	bl	80072ac <SPI_CloseTransfer>

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	2200      	movs	r2, #0
 80068ca:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	2201      	movs	r2, #1
 80068d2:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d001      	beq.n	80068e4 <HAL_SPI_Transmit+0x3d8>
  {
    return HAL_ERROR;
 80068e0:	2301      	movs	r3, #1
 80068e2:	e000      	b.n	80068e6 <HAL_SPI_Transmit+0x3da>
  }
  return errorcode;
 80068e4:	7efb      	ldrb	r3, [r7, #27]
}
 80068e6:	4618      	mov	r0, r3
 80068e8:	3720      	adds	r7, #32
 80068ea:	46bd      	mov	sp, r7
 80068ec:	bd80      	pop	{r7, pc}
 80068ee:	bf00      	nop

080068f0 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b08a      	sub	sp, #40	; 0x28
 80068f4:	af02      	add	r7, sp, #8
 80068f6:	60f8      	str	r0, [r7, #12]
 80068f8:	60b9      	str	r1, [r7, #8]
 80068fa:	603b      	str	r3, [r7, #0]
 80068fc:	4613      	mov	r3, r2
 80068fe:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006900:	2300      	movs	r3, #0
 8006902:	77fb      	strb	r3, [r7, #31]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	3330      	adds	r3, #48	; 0x30
 800690a:	61bb      	str	r3, [r7, #24]
#endif /* __GNUC__ */

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	685b      	ldr	r3, [r3, #4]
 8006910:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006914:	d112      	bne.n	800693c <HAL_SPI_Receive+0x4c>
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	689b      	ldr	r3, [r3, #8]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d10e      	bne.n	800693c <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	2204      	movs	r2, #4
 8006922:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006926:	88fa      	ldrh	r2, [r7, #6]
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	9300      	str	r3, [sp, #0]
 800692c:	4613      	mov	r3, r2
 800692e:	68ba      	ldr	r2, [r7, #8]
 8006930:	68b9      	ldr	r1, [r7, #8]
 8006932:	68f8      	ldr	r0, [r7, #12]
 8006934:	f000 f9ce 	bl	8006cd4 <HAL_SPI_TransmitReceive>
 8006938:	4603      	mov	r3, r0
 800693a:	e1c7      	b.n	8006ccc <HAL_SPI_Receive+0x3dc>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006942:	2b01      	cmp	r3, #1
 8006944:	d101      	bne.n	800694a <HAL_SPI_Receive+0x5a>
 8006946:	2302      	movs	r3, #2
 8006948:	e1c0      	b.n	8006ccc <HAL_SPI_Receive+0x3dc>
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	2201      	movs	r2, #1
 800694e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006952:	f7fb f969 	bl	8001c28 <HAL_GetTick>
 8006956:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800695e:	b2db      	uxtb	r3, r3
 8006960:	2b01      	cmp	r3, #1
 8006962:	d007      	beq.n	8006974 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_BUSY;
 8006964:	2302      	movs	r3, #2
 8006966:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	2200      	movs	r2, #0
 800696c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8006970:	7ffb      	ldrb	r3, [r7, #31]
 8006972:	e1ab      	b.n	8006ccc <HAL_SPI_Receive+0x3dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d002      	beq.n	8006980 <HAL_SPI_Receive+0x90>
 800697a:	88fb      	ldrh	r3, [r7, #6]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d107      	bne.n	8006990 <HAL_SPI_Receive+0xa0>
  {
    errorcode = HAL_ERROR;
 8006980:	2301      	movs	r3, #1
 8006982:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	2200      	movs	r2, #0
 8006988:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800698c:	7ffb      	ldrb	r3, [r7, #31]
 800698e:	e19d      	b.n	8006ccc <HAL_SPI_Receive+0x3dc>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	2204      	movs	r2, #4
 8006994:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	2200      	movs	r2, #0
 800699c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	68ba      	ldr	r2, [r7, #8]
 80069a4:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	88fa      	ldrh	r2, [r7, #6]
 80069aa:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	88fa      	ldrh	r2, [r7, #6]
 80069b2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	2200      	movs	r2, #0
 80069ba:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	2200      	movs	r2, #0
 80069c0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	2200      	movs	r2, #0
 80069c8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxISR       = NULL;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	2200      	movs	r2, #0
 80069d0:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	2200      	movs	r2, #0
 80069d6:	675a      	str	r2, [r3, #116]	; 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	689b      	ldr	r3, [r3, #8]
 80069dc:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 80069e0:	d107      	bne.n	80069f2 <HAL_SPI_Receive+0x102>
  {
    SPI_1LINE_RX(hspi);
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	681a      	ldr	r2, [r3, #0]
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80069f0:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	685a      	ldr	r2, [r3, #4]
 80069f8:	4b94      	ldr	r3, [pc, #592]	; (8006c4c <HAL_SPI_Receive+0x35c>)
 80069fa:	4013      	ands	r3, r2
 80069fc:	88f9      	ldrh	r1, [r7, #6]
 80069fe:	68fa      	ldr	r2, [r7, #12]
 8006a00:	6812      	ldr	r2, [r2, #0]
 8006a02:	430b      	orrs	r3, r1
 8006a04:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	681a      	ldr	r2, [r3, #0]
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f042 0201 	orr.w	r2, r2, #1
 8006a14:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	685b      	ldr	r3, [r3, #4]
 8006a1a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006a1e:	d107      	bne.n	8006a30 <HAL_SPI_Receive+0x140>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	681a      	ldr	r2, [r3, #0]
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a2e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	68db      	ldr	r3, [r3, #12]
 8006a34:	2b0f      	cmp	r3, #15
 8006a36:	d948      	bls.n	8006aca <HAL_SPI_Receive+0x1da>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8006a38:	e040      	b.n	8006abc <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	695a      	ldr	r2, [r3, #20]
 8006a40:	f248 0308 	movw	r3, #32776	; 0x8008
 8006a44:	4013      	ands	r3, r2
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d014      	beq.n	8006a74 <HAL_SPI_Receive+0x184>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681a      	ldr	r2, [r3, #0]
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006a52:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006a54:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006a5a:	1d1a      	adds	r2, r3, #4
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8006a66:	b29b      	uxth	r3, r3
 8006a68:	3b01      	subs	r3, #1
 8006a6a:	b29a      	uxth	r2, r3
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8006a72:	e023      	b.n	8006abc <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006a74:	f7fb f8d8 	bl	8001c28 <HAL_GetTick>
 8006a78:	4602      	mov	r2, r0
 8006a7a:	697b      	ldr	r3, [r7, #20]
 8006a7c:	1ad3      	subs	r3, r2, r3
 8006a7e:	683a      	ldr	r2, [r7, #0]
 8006a80:	429a      	cmp	r2, r3
 8006a82:	d803      	bhi.n	8006a8c <HAL_SPI_Receive+0x19c>
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a8a:	d102      	bne.n	8006a92 <HAL_SPI_Receive+0x1a2>
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d114      	bne.n	8006abc <HAL_SPI_Receive+0x1cc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006a92:	68f8      	ldr	r0, [r7, #12]
 8006a94:	f000 fc0a 	bl	80072ac <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006aa6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	2201      	movs	r2, #1
 8006ab4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 8006ab8:	2301      	movs	r3, #1
 8006aba:	e107      	b.n	8006ccc <HAL_SPI_Receive+0x3dc>
    while (hspi->RxXferCount > 0UL)
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8006ac2:	b29b      	uxth	r3, r3
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d1b8      	bne.n	8006a3a <HAL_SPI_Receive+0x14a>
 8006ac8:	e0ed      	b.n	8006ca6 <HAL_SPI_Receive+0x3b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	68db      	ldr	r3, [r3, #12]
 8006ace:	2b07      	cmp	r3, #7
 8006ad0:	f240 80e2 	bls.w	8006c98 <HAL_SPI_Receive+0x3a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8006ad4:	e05b      	b.n	8006b8e <HAL_SPI_Receive+0x29e>
    {
      /* Check the RXWNE/FRLVL flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL)
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	695b      	ldr	r3, [r3, #20]
 8006adc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d030      	beq.n	8006b46 <HAL_SPI_Receive+0x256>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	695b      	ldr	r3, [r3, #20]
 8006aea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d014      	beq.n	8006b1c <HAL_SPI_Receive+0x22c>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681a      	ldr	r2, [r3, #0]
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006afa:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006afc:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006b02:	1d1a      	adds	r2, r3, #4
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8006b0e:	b29b      	uxth	r3, r3
 8006b10:	3b02      	subs	r3, #2
 8006b12:	b29a      	uxth	r2, r3
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8006b1a:	e038      	b.n	8006b8e <HAL_SPI_Receive+0x29e>
        }
        else
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006b20:	69ba      	ldr	r2, [r7, #24]
 8006b22:	8812      	ldrh	r2, [r2, #0]
 8006b24:	b292      	uxth	r2, r2
 8006b26:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006b2c:	1c9a      	adds	r2, r3, #2
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8006b38:	b29b      	uxth	r3, r3
 8006b3a:	3b01      	subs	r3, #1
 8006b3c:	b29a      	uxth	r2, r3
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8006b44:	e023      	b.n	8006b8e <HAL_SPI_Receive+0x29e>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006b46:	f7fb f86f 	bl	8001c28 <HAL_GetTick>
 8006b4a:	4602      	mov	r2, r0
 8006b4c:	697b      	ldr	r3, [r7, #20]
 8006b4e:	1ad3      	subs	r3, r2, r3
 8006b50:	683a      	ldr	r2, [r7, #0]
 8006b52:	429a      	cmp	r2, r3
 8006b54:	d803      	bhi.n	8006b5e <HAL_SPI_Receive+0x26e>
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b5c:	d102      	bne.n	8006b64 <HAL_SPI_Receive+0x274>
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d114      	bne.n	8006b8e <HAL_SPI_Receive+0x29e>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006b64:	68f8      	ldr	r0, [r7, #12]
 8006b66:	f000 fba1 	bl	80072ac <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006b78:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	2201      	movs	r2, #1
 8006b86:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 8006b8a:	2301      	movs	r3, #1
 8006b8c:	e09e      	b.n	8006ccc <HAL_SPI_Receive+0x3dc>
    while (hspi->RxXferCount > 0UL)
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8006b94:	b29b      	uxth	r3, r3
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d19d      	bne.n	8006ad6 <HAL_SPI_Receive+0x1e6>
 8006b9a:	e084      	b.n	8006ca6 <HAL_SPI_Receive+0x3b6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXWNE/FRLVL flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL)
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	695b      	ldr	r3, [r3, #20]
 8006ba2:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d052      	beq.n	8006c50 <HAL_SPI_Receive+0x360>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	695b      	ldr	r3, [r3, #20]
 8006bb0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d014      	beq.n	8006be2 <HAL_SPI_Receive+0x2f2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681a      	ldr	r2, [r3, #0]
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006bc0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006bc2:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006bc8:	1d1a      	adds	r2, r3, #4
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8006bd4:	b29b      	uxth	r3, r3
 8006bd6:	3b04      	subs	r3, #4
 8006bd8:	b29a      	uxth	r2, r3
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8006be0:	e05a      	b.n	8006c98 <HAL_SPI_Receive+0x3a8>
        }
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	695b      	ldr	r3, [r3, #20]
 8006be8:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 8006bec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006bf0:	d914      	bls.n	8006c1c <HAL_SPI_Receive+0x32c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006bf6:	69ba      	ldr	r2, [r7, #24]
 8006bf8:	8812      	ldrh	r2, [r2, #0]
 8006bfa:	b292      	uxth	r2, r2
 8006bfc:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006c02:	1c9a      	adds	r2, r3, #2
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8006c0e:	b29b      	uxth	r3, r3
 8006c10:	3b02      	subs	r3, #2
 8006c12:	b29a      	uxth	r2, r3
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8006c1a:	e03d      	b.n	8006c98 <HAL_SPI_Receive+0x3a8>
        }
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006c28:	7812      	ldrb	r2, [r2, #0]
 8006c2a:	b2d2      	uxtb	r2, r2
 8006c2c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006c32:	1c5a      	adds	r2, r3, #1
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8006c3e:	b29b      	uxth	r3, r3
 8006c40:	3b01      	subs	r3, #1
 8006c42:	b29a      	uxth	r2, r3
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8006c4a:	e025      	b.n	8006c98 <HAL_SPI_Receive+0x3a8>
 8006c4c:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006c50:	f7fa ffea 	bl	8001c28 <HAL_GetTick>
 8006c54:	4602      	mov	r2, r0
 8006c56:	697b      	ldr	r3, [r7, #20]
 8006c58:	1ad3      	subs	r3, r2, r3
 8006c5a:	683a      	ldr	r2, [r7, #0]
 8006c5c:	429a      	cmp	r2, r3
 8006c5e:	d803      	bhi.n	8006c68 <HAL_SPI_Receive+0x378>
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c66:	d102      	bne.n	8006c6e <HAL_SPI_Receive+0x37e>
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d114      	bne.n	8006c98 <HAL_SPI_Receive+0x3a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006c6e:	68f8      	ldr	r0, [r7, #12]
 8006c70:	f000 fb1c 	bl	80072ac <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	2200      	movs	r2, #0
 8006c78:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006c82:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	2201      	movs	r2, #1
 8006c90:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 8006c94:	2301      	movs	r3, #1
 8006c96:	e019      	b.n	8006ccc <HAL_SPI_Receive+0x3dc>
    while (hspi->RxXferCount > 0UL)
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8006c9e:	b29b      	uxth	r3, r3
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	f47f af7b 	bne.w	8006b9c <HAL_SPI_Receive+0x2ac>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8006ca6:	68f8      	ldr	r0, [r7, #12]
 8006ca8:	f000 fb00 	bl	80072ac <SPI_CloseTransfer>

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	2200      	movs	r2, #0
 8006cb0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	2201      	movs	r2, #1
 8006cb8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d001      	beq.n	8006cca <HAL_SPI_Receive+0x3da>
  {
    return HAL_ERROR;
 8006cc6:	2301      	movs	r3, #1
 8006cc8:	e000      	b.n	8006ccc <HAL_SPI_Receive+0x3dc>
  }
  return errorcode;
 8006cca:	7ffb      	ldrb	r3, [r7, #31]
}
 8006ccc:	4618      	mov	r0, r3
 8006cce:	3720      	adds	r7, #32
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	bd80      	pop	{r7, pc}

08006cd4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b08e      	sub	sp, #56	; 0x38
 8006cd8:	af02      	add	r7, sp, #8
 8006cda:	60f8      	str	r0, [r7, #12]
 8006cdc:	60b9      	str	r1, [r7, #8]
 8006cde:	607a      	str	r2, [r7, #4]
 8006ce0:	807b      	strh	r3, [r7, #2]
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	3320      	adds	r3, #32
 8006cee:	627b      	str	r3, [r7, #36]	; 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	3330      	adds	r3, #48	; 0x30
 8006cf6:	623b      	str	r3, [r7, #32]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006cfe:	2b01      	cmp	r3, #1
 8006d00:	d101      	bne.n	8006d06 <HAL_SPI_TransmitReceive+0x32>
 8006d02:	2302      	movs	r3, #2
 8006d04:	e2ce      	b.n	80072a4 <HAL_SPI_TransmitReceive+0x5d0>
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	2201      	movs	r2, #1
 8006d0a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006d0e:	f7fa ff8b 	bl	8001c28 <HAL_GetTick>
 8006d12:	61f8      	str	r0, [r7, #28]

  initial_TxXferCount = Size;
 8006d14:	887b      	ldrh	r3, [r7, #2]
 8006d16:	85fb      	strh	r3, [r7, #46]	; 0x2e
  initial_RxXferCount = Size;
 8006d18:	887b      	ldrh	r3, [r7, #2]
 8006d1a:	85bb      	strh	r3, [r7, #44]	; 0x2c
  tmp_state           = hspi->State;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8006d22:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	685b      	ldr	r3, [r3, #4]
 8006d28:	617b      	str	r3, [r7, #20]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006d2a:	7efb      	ldrb	r3, [r7, #27]
 8006d2c:	2b01      	cmp	r3, #1
 8006d2e:	d014      	beq.n	8006d5a <HAL_SPI_TransmitReceive+0x86>
 8006d30:	697b      	ldr	r3, [r7, #20]
 8006d32:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006d36:	d106      	bne.n	8006d46 <HAL_SPI_TransmitReceive+0x72>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	689b      	ldr	r3, [r3, #8]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d102      	bne.n	8006d46 <HAL_SPI_TransmitReceive+0x72>
 8006d40:	7efb      	ldrb	r3, [r7, #27]
 8006d42:	2b04      	cmp	r3, #4
 8006d44:	d009      	beq.n	8006d5a <HAL_SPI_TransmitReceive+0x86>
  {
    errorcode = HAL_BUSY;
 8006d46:	2302      	movs	r3, #2
 8006d48:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	2200      	movs	r2, #0
 8006d50:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8006d54:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006d58:	e2a4      	b.n	80072a4 <HAL_SPI_TransmitReceive+0x5d0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8006d5a:	68bb      	ldr	r3, [r7, #8]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d005      	beq.n	8006d6c <HAL_SPI_TransmitReceive+0x98>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d002      	beq.n	8006d6c <HAL_SPI_TransmitReceive+0x98>
 8006d66:	887b      	ldrh	r3, [r7, #2]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d109      	bne.n	8006d80 <HAL_SPI_TransmitReceive+0xac>
  {
    errorcode = HAL_ERROR;
 8006d6c:	2301      	movs	r3, #1
 8006d6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	2200      	movs	r2, #0
 8006d76:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8006d7a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006d7e:	e291      	b.n	80072a4 <HAL_SPI_TransmitReceive+0x5d0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8006d86:	b2db      	uxtb	r3, r3
 8006d88:	2b04      	cmp	r3, #4
 8006d8a:	d003      	beq.n	8006d94 <HAL_SPI_TransmitReceive+0xc0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	2205      	movs	r2, #5
 8006d90:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	2200      	movs	r2, #0
 8006d98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	687a      	ldr	r2, [r7, #4]
 8006da0:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferCount = Size;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	887a      	ldrh	r2, [r7, #2]
 8006da6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->RxXferSize  = Size;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	887a      	ldrh	r2, [r7, #2]
 8006dae:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	68ba      	ldr	r2, [r7, #8]
 8006db6:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferCount = Size;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	887a      	ldrh	r2, [r7, #2]
 8006dbc:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->TxXferSize  = Size;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	887a      	ldrh	r2, [r7, #2]
 8006dc4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	2200      	movs	r2, #0
 8006dcc:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	675a      	str	r2, [r3, #116]	; 0x74

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	685a      	ldr	r2, [r3, #4]
 8006dda:	4b81      	ldr	r3, [pc, #516]	; (8006fe0 <HAL_SPI_TransmitReceive+0x30c>)
 8006ddc:	4013      	ands	r3, r2
 8006dde:	8879      	ldrh	r1, [r7, #2]
 8006de0:	68fa      	ldr	r2, [r7, #12]
 8006de2:	6812      	ldr	r2, [r2, #0]
 8006de4:	430b      	orrs	r3, r1
 8006de6:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	681a      	ldr	r2, [r3, #0]
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f042 0201 	orr.w	r2, r2, #1
 8006df6:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	685b      	ldr	r3, [r3, #4]
 8006dfc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006e00:	d107      	bne.n	8006e12 <HAL_SPI_TransmitReceive+0x13e>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	681a      	ldr	r2, [r3, #0]
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e10:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	68db      	ldr	r3, [r3, #12]
 8006e16:	2b0f      	cmp	r3, #15
 8006e18:	d970      	bls.n	8006efc <HAL_SPI_TransmitReceive+0x228>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8006e1a:	e068      	b.n	8006eee <HAL_SPI_TransmitReceive+0x21a>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	695b      	ldr	r3, [r3, #20]
 8006e22:	f003 0302 	and.w	r3, r3, #2
 8006e26:	2b02      	cmp	r3, #2
 8006e28:	d11a      	bne.n	8006e60 <HAL_SPI_TransmitReceive+0x18c>
 8006e2a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d017      	beq.n	8006e60 <HAL_SPI_TransmitReceive+0x18c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	6812      	ldr	r2, [r2, #0]
 8006e3a:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e40:	1d1a      	adds	r2, r3, #4
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount --;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8006e4c:	b29b      	uxth	r3, r3
 8006e4e:	3b01      	subs	r3, #1
 8006e50:	b29a      	uxth	r2, r3
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8006e5e:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check RXWNE/EOT flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL) && (initial_RxXferCount > 0UL))
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	695a      	ldr	r2, [r3, #20]
 8006e66:	f248 0308 	movw	r3, #32776	; 0x8008
 8006e6a:	4013      	ands	r3, r2
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d01a      	beq.n	8006ea6 <HAL_SPI_TransmitReceive+0x1d2>
 8006e70:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d017      	beq.n	8006ea6 <HAL_SPI_TransmitReceive+0x1d2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681a      	ldr	r2, [r3, #0]
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006e7e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006e80:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006e86:	1d1a      	adds	r2, r3, #4
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount --;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8006e92:	b29b      	uxth	r3, r3
 8006e94:	3b01      	subs	r3, #1
 8006e96:	b29a      	uxth	r2, r3
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8006ea4:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006ea6:	f7fa febf 	bl	8001c28 <HAL_GetTick>
 8006eaa:	4602      	mov	r2, r0
 8006eac:	69fb      	ldr	r3, [r7, #28]
 8006eae:	1ad3      	subs	r3, r2, r3
 8006eb0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006eb2:	429a      	cmp	r2, r3
 8006eb4:	d803      	bhi.n	8006ebe <HAL_SPI_TransmitReceive+0x1ea>
 8006eb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ebc:	d102      	bne.n	8006ec4 <HAL_SPI_TransmitReceive+0x1f0>
 8006ebe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d114      	bne.n	8006eee <HAL_SPI_TransmitReceive+0x21a>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 8006ec4:	68f8      	ldr	r0, [r7, #12]
 8006ec6:	f000 f9f1 	bl	80072ac <SPI_CloseTransfer>

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006ed8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	2201      	movs	r2, #1
 8006ee6:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_ERROR;
 8006eea:	2301      	movs	r3, #1
 8006eec:	e1da      	b.n	80072a4 <HAL_SPI_TransmitReceive+0x5d0>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8006eee:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d193      	bne.n	8006e1c <HAL_SPI_TransmitReceive+0x148>
 8006ef4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d190      	bne.n	8006e1c <HAL_SPI_TransmitReceive+0x148>
 8006efa:	e1ac      	b.n	8007256 <HAL_SPI_TransmitReceive+0x582>
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	68db      	ldr	r3, [r3, #12]
 8006f00:	2b07      	cmp	r3, #7
 8006f02:	f240 81a0 	bls.w	8007246 <HAL_SPI_TransmitReceive+0x572>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8006f06:	e0a9      	b.n	800705c <HAL_SPI_TransmitReceive+0x388>
    {
      /* Check TXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP) && (initial_TxXferCount > 0UL))
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	695b      	ldr	r3, [r3, #20]
 8006f0e:	f003 0302 	and.w	r3, r3, #2
 8006f12:	2b02      	cmp	r3, #2
 8006f14:	d139      	bne.n	8006f8a <HAL_SPI_TransmitReceive+0x2b6>
 8006f16:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d036      	beq.n	8006f8a <HAL_SPI_TransmitReceive+0x2b6>
      {
        if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8006f1c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006f1e:	2b01      	cmp	r3, #1
 8006f20:	d91c      	bls.n	8006f5c <HAL_SPI_TransmitReceive+0x288>
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d018      	beq.n	8006f5c <HAL_SPI_TransmitReceive+0x288>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	6812      	ldr	r2, [r2, #0]
 8006f34:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f3a:	1d1a      	adds	r2, r3, #4
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8006f46:	b29b      	uxth	r3, r3
 8006f48:	3b02      	subs	r3, #2
 8006f4a:	b29a      	uxth	r2, r3
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8006f58:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8006f5a:	e016      	b.n	8006f8a <HAL_SPI_TransmitReceive+0x2b6>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f60:	881a      	ldrh	r2, [r3, #0]
 8006f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f64:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f6a:	1c9a      	adds	r2, r3, #2
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8006f76:	b29b      	uxth	r3, r3
 8006f78:	3b01      	subs	r3, #1
 8006f7a:	b29a      	uxth	r2, r3
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8006f88:	85fb      	strh	r3, [r7, #46]	; 0x2e
        }
      }

      /* Check RXWNE/FRLVL flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	695b      	ldr	r3, [r3, #20]
 8006f90:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d03d      	beq.n	8007014 <HAL_SPI_TransmitReceive+0x340>
 8006f98:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d03a      	beq.n	8007014 <HAL_SPI_TransmitReceive+0x340>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	695b      	ldr	r3, [r3, #20]
 8006fa4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d01b      	beq.n	8006fe4 <HAL_SPI_TransmitReceive+0x310>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	681a      	ldr	r2, [r3, #0]
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006fb4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006fb6:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006fbc:	1d1a      	adds	r2, r3, #4
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8006fc8:	b29b      	uxth	r3, r3
 8006fca:	3b02      	subs	r3, #2
 8006fcc:	b29a      	uxth	r2, r3
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8006fda:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8006fdc:	e01a      	b.n	8007014 <HAL_SPI_TransmitReceive+0x340>
 8006fde:	bf00      	nop
 8006fe0:	ffff0000 	.word	0xffff0000
        }
        else
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006fe8:	6a3a      	ldr	r2, [r7, #32]
 8006fea:	8812      	ldrh	r2, [r2, #0]
 8006fec:	b292      	uxth	r2, r2
 8006fee:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006ff4:	1c9a      	adds	r2, r3, #2
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8007000:	b29b      	uxth	r3, r3
 8007002:	3b01      	subs	r3, #1
 8007004:	b29a      	uxth	r2, r3
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8007012:	85bb      	strh	r3, [r7, #44]	; 0x2c
        }
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007014:	f7fa fe08 	bl	8001c28 <HAL_GetTick>
 8007018:	4602      	mov	r2, r0
 800701a:	69fb      	ldr	r3, [r7, #28]
 800701c:	1ad3      	subs	r3, r2, r3
 800701e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007020:	429a      	cmp	r2, r3
 8007022:	d803      	bhi.n	800702c <HAL_SPI_TransmitReceive+0x358>
 8007024:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007026:	f1b3 3fff 	cmp.w	r3, #4294967295
 800702a:	d102      	bne.n	8007032 <HAL_SPI_TransmitReceive+0x35e>
 800702c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800702e:	2b00      	cmp	r3, #0
 8007030:	d114      	bne.n	800705c <HAL_SPI_TransmitReceive+0x388>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 8007032:	68f8      	ldr	r0, [r7, #12]
 8007034:	f000 f93a 	bl	80072ac <SPI_CloseTransfer>

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	2200      	movs	r2, #0
 800703c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007046:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	2201      	movs	r2, #1
 8007054:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_ERROR;
 8007058:	2301      	movs	r3, #1
 800705a:	e123      	b.n	80072a4 <HAL_SPI_TransmitReceive+0x5d0>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800705c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800705e:	2b00      	cmp	r3, #0
 8007060:	f47f af52 	bne.w	8006f08 <HAL_SPI_TransmitReceive+0x234>
 8007064:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8007066:	2b00      	cmp	r3, #0
 8007068:	f47f af4e 	bne.w	8006f08 <HAL_SPI_TransmitReceive+0x234>
 800706c:	e0f3      	b.n	8007256 <HAL_SPI_TransmitReceive+0x582>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	695b      	ldr	r3, [r3, #20]
 8007074:	f003 0302 	and.w	r3, r3, #2
 8007078:	2b02      	cmp	r3, #2
 800707a:	d15a      	bne.n	8007132 <HAL_SPI_TransmitReceive+0x45e>
 800707c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800707e:	2b00      	cmp	r3, #0
 8007080:	d057      	beq.n	8007132 <HAL_SPI_TransmitReceive+0x45e>
      {
        if ((initial_TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8007082:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007084:	2b03      	cmp	r3, #3
 8007086:	d91c      	bls.n	80070c2 <HAL_SPI_TransmitReceive+0x3ee>
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800708c:	2b40      	cmp	r3, #64	; 0x40
 800708e:	d918      	bls.n	80070c2 <HAL_SPI_TransmitReceive+0x3ee>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	6812      	ldr	r2, [r2, #0]
 800709a:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070a0:	1d1a      	adds	r2, r3, #4
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80070ac:	b29b      	uxth	r3, r3
 80070ae:	3b04      	subs	r3, #4
 80070b0:	b29a      	uxth	r2, r3
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80070be:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80070c0:	e037      	b.n	8007132 <HAL_SPI_TransmitReceive+0x45e>
        }
        else if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80070c2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80070c4:	2b01      	cmp	r3, #1
 80070c6:	d91b      	bls.n	8007100 <HAL_SPI_TransmitReceive+0x42c>
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d017      	beq.n	8007100 <HAL_SPI_TransmitReceive+0x42c>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070d4:	881a      	ldrh	r2, [r3, #0]
 80070d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070d8:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070de:	1c9a      	adds	r2, r3, #2
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80070ea:	b29b      	uxth	r3, r3
 80070ec:	3b02      	subs	r3, #2
 80070ee:	b29a      	uxth	r2, r3
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80070fc:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80070fe:	e018      	b.n	8007132 <HAL_SPI_TransmitReceive+0x45e>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	3320      	adds	r3, #32
 800710a:	7812      	ldrb	r2, [r2, #0]
 800710c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007112:	1c5a      	adds	r2, r3, #1
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800711e:	b29b      	uxth	r3, r3
 8007120:	3b01      	subs	r3, #1
 8007122:	b29a      	uxth	r2, r3
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8007130:	85fb      	strh	r3, [r7, #46]	; 0x2e
        }
      }

      /* Wait until RXWNE/FRLVL flag is reset */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	695b      	ldr	r3, [r3, #20]
 8007138:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800713c:	2b00      	cmp	r3, #0
 800713e:	d05e      	beq.n	80071fe <HAL_SPI_TransmitReceive+0x52a>
 8007140:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8007142:	2b00      	cmp	r3, #0
 8007144:	d05b      	beq.n	80071fe <HAL_SPI_TransmitReceive+0x52a>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	695b      	ldr	r3, [r3, #20]
 800714c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007150:	2b00      	cmp	r3, #0
 8007152:	d018      	beq.n	8007186 <HAL_SPI_TransmitReceive+0x4b2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	681a      	ldr	r2, [r3, #0]
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800715c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800715e:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007164:	1d1a      	adds	r2, r3, #4
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8007170:	b29b      	uxth	r3, r3
 8007172:	3b04      	subs	r3, #4
 8007174:	b29a      	uxth	r2, r3
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8007182:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8007184:	e03b      	b.n	80071fe <HAL_SPI_TransmitReceive+0x52a>
        }
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	695b      	ldr	r3, [r3, #20]
 800718c:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 8007190:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007194:	d918      	bls.n	80071c8 <HAL_SPI_TransmitReceive+0x4f4>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800719a:	6a3a      	ldr	r2, [r7, #32]
 800719c:	8812      	ldrh	r2, [r2, #0]
 800719e:	b292      	uxth	r2, r2
 80071a0:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80071a6:	1c9a      	adds	r2, r3, #2
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80071b2:	b29b      	uxth	r3, r3
 80071b4:	3b02      	subs	r3, #2
 80071b6:	b29a      	uxth	r2, r3
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80071c4:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80071c6:	e01a      	b.n	80071fe <HAL_SPI_TransmitReceive+0x52a>
        }
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80071d4:	7812      	ldrb	r2, [r2, #0]
 80071d6:	b2d2      	uxtb	r2, r2
 80071d8:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80071de:	1c5a      	adds	r2, r3, #1
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80071ea:	b29b      	uxth	r3, r3
 80071ec:	3b01      	subs	r3, #1
 80071ee:	b29a      	uxth	r2, r3
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80071fc:	85bb      	strh	r3, [r7, #44]	; 0x2c
        }
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80071fe:	f7fa fd13 	bl	8001c28 <HAL_GetTick>
 8007202:	4602      	mov	r2, r0
 8007204:	69fb      	ldr	r3, [r7, #28]
 8007206:	1ad3      	subs	r3, r2, r3
 8007208:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800720a:	429a      	cmp	r2, r3
 800720c:	d803      	bhi.n	8007216 <HAL_SPI_TransmitReceive+0x542>
 800720e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007210:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007214:	d102      	bne.n	800721c <HAL_SPI_TransmitReceive+0x548>
 8007216:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007218:	2b00      	cmp	r3, #0
 800721a:	d114      	bne.n	8007246 <HAL_SPI_TransmitReceive+0x572>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 800721c:	68f8      	ldr	r0, [r7, #12]
 800721e:	f000 f845 	bl	80072ac <SPI_CloseTransfer>

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	2200      	movs	r2, #0
 8007226:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007230:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	2201      	movs	r2, #1
 800723e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_ERROR;
 8007242:	2301      	movs	r3, #1
 8007244:	e02e      	b.n	80072a4 <HAL_SPI_TransmitReceive+0x5d0>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8007246:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007248:	2b00      	cmp	r3, #0
 800724a:	f47f af10 	bne.w	800706e <HAL_SPI_TransmitReceive+0x39a>
 800724e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8007250:	2b00      	cmp	r3, #0
 8007252:	f47f af0c 	bne.w	800706e <HAL_SPI_TransmitReceive+0x39a>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 8007256:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007258:	9300      	str	r3, [sp, #0]
 800725a:	69fb      	ldr	r3, [r7, #28]
 800725c:	2200      	movs	r2, #0
 800725e:	2108      	movs	r1, #8
 8007260:	68f8      	ldr	r0, [r7, #12]
 8007262:	f000 f8c3 	bl	80073ec <SPI_WaitOnFlagUntilTimeout>
 8007266:	4603      	mov	r3, r0
 8007268:	2b00      	cmp	r3, #0
 800726a:	d007      	beq.n	800727c <HAL_SPI_TransmitReceive+0x5a8>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007272:	f043 0220 	orr.w	r2, r3, #32
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800727c:	68f8      	ldr	r0, [r7, #12]
 800727e:	f000 f815 	bl	80072ac <SPI_CloseTransfer>

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	2200      	movs	r2, #0
 8007286:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	2201      	movs	r2, #1
 800728e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007298:	2b00      	cmp	r3, #0
 800729a:	d001      	beq.n	80072a0 <HAL_SPI_TransmitReceive+0x5cc>
  {
    return HAL_ERROR;
 800729c:	2301      	movs	r3, #1
 800729e:	e001      	b.n	80072a4 <HAL_SPI_TransmitReceive+0x5d0>
  }
  return errorcode;
 80072a0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80072a4:	4618      	mov	r0, r3
 80072a6:	3730      	adds	r7, #48	; 0x30
 80072a8:	46bd      	mov	sp, r7
 80072aa:	bd80      	pop	{r7, pc}

080072ac <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
*         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 80072ac:	b480      	push	{r7}
 80072ae:	b085      	sub	sp, #20
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	695b      	ldr	r3, [r3, #20]
 80072ba:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	699a      	ldr	r2, [r3, #24]
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	f042 0208 	orr.w	r2, r2, #8
 80072ca:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	699a      	ldr	r2, [r3, #24]
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f042 0210 	orr.w	r2, r2, #16
 80072da:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	681a      	ldr	r2, [r3, #0]
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f022 0201 	bic.w	r2, r2, #1
 80072ea:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	6919      	ldr	r1, [r3, #16]
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681a      	ldr	r2, [r3, #0]
 80072f6:	4b3c      	ldr	r3, [pc, #240]	; (80073e8 <SPI_CloseTransfer+0x13c>)
 80072f8:	400b      	ands	r3, r1
 80072fa:	6113      	str	r3, [r2, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	689a      	ldr	r2, [r3, #8]
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800730a:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8007312:	b2db      	uxtb	r3, r3
 8007314:	2b04      	cmp	r3, #4
 8007316:	d014      	beq.n	8007342 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	f003 0320 	and.w	r3, r3, #32
 800731e:	2b00      	cmp	r3, #0
 8007320:	d00f      	beq.n	8007342 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007328:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	699a      	ldr	r2, [r3, #24]
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	f042 0220 	orr.w	r2, r2, #32
 8007340:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8007348:	b2db      	uxtb	r3, r3
 800734a:	2b03      	cmp	r3, #3
 800734c:	d014      	beq.n	8007378 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007354:	2b00      	cmp	r3, #0
 8007356:	d00f      	beq.n	8007378 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800735e:	f043 0204 	orr.w	r2, r3, #4
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	699a      	ldr	r2, [r3, #24]
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007376:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800737e:	2b00      	cmp	r3, #0
 8007380:	d00f      	beq.n	80073a2 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007388:	f043 0201 	orr.w	r2, r3, #1
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	699a      	ldr	r2, [r3, #24]
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80073a0:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d00f      	beq.n	80073cc <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80073b2:	f043 0208 	orr.w	r2, r3, #8
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	699a      	ldr	r2, [r3, #24]
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80073ca:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2200      	movs	r2, #0
 80073d0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2200      	movs	r2, #0
 80073d8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 80073dc:	bf00      	nop
 80073de:	3714      	adds	r7, #20
 80073e0:	46bd      	mov	sp, r7
 80073e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e6:	4770      	bx	lr
 80073e8:	fffffc90 	.word	0xfffffc90

080073ec <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b084      	sub	sp, #16
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	60f8      	str	r0, [r7, #12]
 80073f4:	60b9      	str	r1, [r7, #8]
 80073f6:	603b      	str	r3, [r7, #0]
 80073f8:	4613      	mov	r3, r2
 80073fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80073fc:	e010      	b.n	8007420 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80073fe:	f7fa fc13 	bl	8001c28 <HAL_GetTick>
 8007402:	4602      	mov	r2, r0
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	1ad3      	subs	r3, r2, r3
 8007408:	69ba      	ldr	r2, [r7, #24]
 800740a:	429a      	cmp	r2, r3
 800740c:	d803      	bhi.n	8007416 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800740e:	69bb      	ldr	r3, [r7, #24]
 8007410:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007414:	d102      	bne.n	800741c <SPI_WaitOnFlagUntilTimeout+0x30>
 8007416:	69bb      	ldr	r3, [r7, #24]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d101      	bne.n	8007420 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800741c:	2303      	movs	r3, #3
 800741e:	e00f      	b.n	8007440 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	695a      	ldr	r2, [r3, #20]
 8007426:	68bb      	ldr	r3, [r7, #8]
 8007428:	4013      	ands	r3, r2
 800742a:	68ba      	ldr	r2, [r7, #8]
 800742c:	429a      	cmp	r2, r3
 800742e:	bf0c      	ite	eq
 8007430:	2301      	moveq	r3, #1
 8007432:	2300      	movne	r3, #0
 8007434:	b2db      	uxtb	r3, r3
 8007436:	461a      	mov	r2, r3
 8007438:	79fb      	ldrb	r3, [r7, #7]
 800743a:	429a      	cmp	r2, r3
 800743c:	d0df      	beq.n	80073fe <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800743e:	2300      	movs	r3, #0
}
 8007440:	4618      	mov	r0, r3
 8007442:	3710      	adds	r7, #16
 8007444:	46bd      	mov	sp, r7
 8007446:	bd80      	pop	{r7, pc}

08007448 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 8007448:	b480      	push	{r7}
 800744a:	b085      	sub	sp, #20
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007454:	095b      	lsrs	r3, r3, #5
 8007456:	3301      	adds	r3, #1
 8007458:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	68db      	ldr	r3, [r3, #12]
 800745e:	3301      	adds	r3, #1
 8007460:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8007462:	68bb      	ldr	r3, [r7, #8]
 8007464:	3307      	adds	r3, #7
 8007466:	08db      	lsrs	r3, r3, #3
 8007468:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800746a:	68bb      	ldr	r3, [r7, #8]
 800746c:	68fa      	ldr	r2, [r7, #12]
 800746e:	fb02 f303 	mul.w	r3, r2, r3
}
 8007472:	4618      	mov	r0, r3
 8007474:	3714      	adds	r7, #20
 8007476:	46bd      	mov	sp, r7
 8007478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747c:	4770      	bx	lr
	...

08007480 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007480:	b084      	sub	sp, #16
 8007482:	b580      	push	{r7, lr}
 8007484:	b084      	sub	sp, #16
 8007486:	af00      	add	r7, sp, #0
 8007488:	6078      	str	r0, [r7, #4]
 800748a:	f107 001c 	add.w	r0, r7, #28
 800748e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007492:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007494:	2b01      	cmp	r3, #1
 8007496:	d120      	bne.n	80074da <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800749c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	68da      	ldr	r2, [r3, #12]
 80074a8:	4b2a      	ldr	r3, [pc, #168]	; (8007554 <USB_CoreInit+0xd4>)
 80074aa:	4013      	ands	r3, r2
 80074ac:	687a      	ldr	r2, [r7, #4]
 80074ae:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	68db      	ldr	r3, [r3, #12]
 80074b4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80074bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80074be:	2b01      	cmp	r3, #1
 80074c0:	d105      	bne.n	80074ce <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	68db      	ldr	r3, [r3, #12]
 80074c6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80074ce:	6878      	ldr	r0, [r7, #4]
 80074d0:	f001 fb14 	bl	8008afc <USB_CoreReset>
 80074d4:	4603      	mov	r3, r0
 80074d6:	73fb      	strb	r3, [r7, #15]
 80074d8:	e01a      	b.n	8007510 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	68db      	ldr	r3, [r3, #12]
 80074de:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80074e6:	6878      	ldr	r0, [r7, #4]
 80074e8:	f001 fb08 	bl	8008afc <USB_CoreReset>
 80074ec:	4603      	mov	r3, r0
 80074ee:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80074f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d106      	bne.n	8007504 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074fa:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	639a      	str	r2, [r3, #56]	; 0x38
 8007502:	e005      	b.n	8007510 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007508:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007510:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007512:	2b01      	cmp	r3, #1
 8007514:	d116      	bne.n	8007544 <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800751a:	b29a      	uxth	r2, r3
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007524:	4b0c      	ldr	r3, [pc, #48]	; (8007558 <USB_CoreInit+0xd8>)
 8007526:	4313      	orrs	r3, r2
 8007528:	687a      	ldr	r2, [r7, #4]
 800752a:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	689b      	ldr	r3, [r3, #8]
 8007530:	f043 0206 	orr.w	r2, r3, #6
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	689b      	ldr	r3, [r3, #8]
 800753c:	f043 0220 	orr.w	r2, r3, #32
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007544:	7bfb      	ldrb	r3, [r7, #15]
}
 8007546:	4618      	mov	r0, r3
 8007548:	3710      	adds	r7, #16
 800754a:	46bd      	mov	sp, r7
 800754c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007550:	b004      	add	sp, #16
 8007552:	4770      	bx	lr
 8007554:	ffbdffbf 	.word	0xffbdffbf
 8007558:	03ee0000 	.word	0x03ee0000

0800755c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800755c:	b480      	push	{r7}
 800755e:	b087      	sub	sp, #28
 8007560:	af00      	add	r7, sp, #0
 8007562:	60f8      	str	r0, [r7, #12]
 8007564:	60b9      	str	r1, [r7, #8]
 8007566:	4613      	mov	r3, r2
 8007568:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800756a:	79fb      	ldrb	r3, [r7, #7]
 800756c:	2b02      	cmp	r3, #2
 800756e:	d165      	bne.n	800763c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007570:	68bb      	ldr	r3, [r7, #8]
 8007572:	4a41      	ldr	r2, [pc, #260]	; (8007678 <USB_SetTurnaroundTime+0x11c>)
 8007574:	4293      	cmp	r3, r2
 8007576:	d906      	bls.n	8007586 <USB_SetTurnaroundTime+0x2a>
 8007578:	68bb      	ldr	r3, [r7, #8]
 800757a:	4a40      	ldr	r2, [pc, #256]	; (800767c <USB_SetTurnaroundTime+0x120>)
 800757c:	4293      	cmp	r3, r2
 800757e:	d202      	bcs.n	8007586 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007580:	230f      	movs	r3, #15
 8007582:	617b      	str	r3, [r7, #20]
 8007584:	e062      	b.n	800764c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007586:	68bb      	ldr	r3, [r7, #8]
 8007588:	4a3c      	ldr	r2, [pc, #240]	; (800767c <USB_SetTurnaroundTime+0x120>)
 800758a:	4293      	cmp	r3, r2
 800758c:	d306      	bcc.n	800759c <USB_SetTurnaroundTime+0x40>
 800758e:	68bb      	ldr	r3, [r7, #8]
 8007590:	4a3b      	ldr	r2, [pc, #236]	; (8007680 <USB_SetTurnaroundTime+0x124>)
 8007592:	4293      	cmp	r3, r2
 8007594:	d202      	bcs.n	800759c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007596:	230e      	movs	r3, #14
 8007598:	617b      	str	r3, [r7, #20]
 800759a:	e057      	b.n	800764c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800759c:	68bb      	ldr	r3, [r7, #8]
 800759e:	4a38      	ldr	r2, [pc, #224]	; (8007680 <USB_SetTurnaroundTime+0x124>)
 80075a0:	4293      	cmp	r3, r2
 80075a2:	d306      	bcc.n	80075b2 <USB_SetTurnaroundTime+0x56>
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	4a37      	ldr	r2, [pc, #220]	; (8007684 <USB_SetTurnaroundTime+0x128>)
 80075a8:	4293      	cmp	r3, r2
 80075aa:	d202      	bcs.n	80075b2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80075ac:	230d      	movs	r3, #13
 80075ae:	617b      	str	r3, [r7, #20]
 80075b0:	e04c      	b.n	800764c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80075b2:	68bb      	ldr	r3, [r7, #8]
 80075b4:	4a33      	ldr	r2, [pc, #204]	; (8007684 <USB_SetTurnaroundTime+0x128>)
 80075b6:	4293      	cmp	r3, r2
 80075b8:	d306      	bcc.n	80075c8 <USB_SetTurnaroundTime+0x6c>
 80075ba:	68bb      	ldr	r3, [r7, #8]
 80075bc:	4a32      	ldr	r2, [pc, #200]	; (8007688 <USB_SetTurnaroundTime+0x12c>)
 80075be:	4293      	cmp	r3, r2
 80075c0:	d802      	bhi.n	80075c8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80075c2:	230c      	movs	r3, #12
 80075c4:	617b      	str	r3, [r7, #20]
 80075c6:	e041      	b.n	800764c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80075c8:	68bb      	ldr	r3, [r7, #8]
 80075ca:	4a2f      	ldr	r2, [pc, #188]	; (8007688 <USB_SetTurnaroundTime+0x12c>)
 80075cc:	4293      	cmp	r3, r2
 80075ce:	d906      	bls.n	80075de <USB_SetTurnaroundTime+0x82>
 80075d0:	68bb      	ldr	r3, [r7, #8]
 80075d2:	4a2e      	ldr	r2, [pc, #184]	; (800768c <USB_SetTurnaroundTime+0x130>)
 80075d4:	4293      	cmp	r3, r2
 80075d6:	d802      	bhi.n	80075de <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80075d8:	230b      	movs	r3, #11
 80075da:	617b      	str	r3, [r7, #20]
 80075dc:	e036      	b.n	800764c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80075de:	68bb      	ldr	r3, [r7, #8]
 80075e0:	4a2a      	ldr	r2, [pc, #168]	; (800768c <USB_SetTurnaroundTime+0x130>)
 80075e2:	4293      	cmp	r3, r2
 80075e4:	d906      	bls.n	80075f4 <USB_SetTurnaroundTime+0x98>
 80075e6:	68bb      	ldr	r3, [r7, #8]
 80075e8:	4a29      	ldr	r2, [pc, #164]	; (8007690 <USB_SetTurnaroundTime+0x134>)
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d802      	bhi.n	80075f4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80075ee:	230a      	movs	r3, #10
 80075f0:	617b      	str	r3, [r7, #20]
 80075f2:	e02b      	b.n	800764c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	4a26      	ldr	r2, [pc, #152]	; (8007690 <USB_SetTurnaroundTime+0x134>)
 80075f8:	4293      	cmp	r3, r2
 80075fa:	d906      	bls.n	800760a <USB_SetTurnaroundTime+0xae>
 80075fc:	68bb      	ldr	r3, [r7, #8]
 80075fe:	4a25      	ldr	r2, [pc, #148]	; (8007694 <USB_SetTurnaroundTime+0x138>)
 8007600:	4293      	cmp	r3, r2
 8007602:	d202      	bcs.n	800760a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007604:	2309      	movs	r3, #9
 8007606:	617b      	str	r3, [r7, #20]
 8007608:	e020      	b.n	800764c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800760a:	68bb      	ldr	r3, [r7, #8]
 800760c:	4a21      	ldr	r2, [pc, #132]	; (8007694 <USB_SetTurnaroundTime+0x138>)
 800760e:	4293      	cmp	r3, r2
 8007610:	d306      	bcc.n	8007620 <USB_SetTurnaroundTime+0xc4>
 8007612:	68bb      	ldr	r3, [r7, #8]
 8007614:	4a20      	ldr	r2, [pc, #128]	; (8007698 <USB_SetTurnaroundTime+0x13c>)
 8007616:	4293      	cmp	r3, r2
 8007618:	d802      	bhi.n	8007620 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800761a:	2308      	movs	r3, #8
 800761c:	617b      	str	r3, [r7, #20]
 800761e:	e015      	b.n	800764c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007620:	68bb      	ldr	r3, [r7, #8]
 8007622:	4a1d      	ldr	r2, [pc, #116]	; (8007698 <USB_SetTurnaroundTime+0x13c>)
 8007624:	4293      	cmp	r3, r2
 8007626:	d906      	bls.n	8007636 <USB_SetTurnaroundTime+0xda>
 8007628:	68bb      	ldr	r3, [r7, #8]
 800762a:	4a1c      	ldr	r2, [pc, #112]	; (800769c <USB_SetTurnaroundTime+0x140>)
 800762c:	4293      	cmp	r3, r2
 800762e:	d202      	bcs.n	8007636 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007630:	2307      	movs	r3, #7
 8007632:	617b      	str	r3, [r7, #20]
 8007634:	e00a      	b.n	800764c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007636:	2306      	movs	r3, #6
 8007638:	617b      	str	r3, [r7, #20]
 800763a:	e007      	b.n	800764c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800763c:	79fb      	ldrb	r3, [r7, #7]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d102      	bne.n	8007648 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007642:	2309      	movs	r3, #9
 8007644:	617b      	str	r3, [r7, #20]
 8007646:	e001      	b.n	800764c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007648:	2309      	movs	r3, #9
 800764a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	68db      	ldr	r3, [r3, #12]
 8007650:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	68da      	ldr	r2, [r3, #12]
 800765c:	697b      	ldr	r3, [r7, #20]
 800765e:	029b      	lsls	r3, r3, #10
 8007660:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8007664:	431a      	orrs	r2, r3
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800766a:	2300      	movs	r3, #0
}
 800766c:	4618      	mov	r0, r3
 800766e:	371c      	adds	r7, #28
 8007670:	46bd      	mov	sp, r7
 8007672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007676:	4770      	bx	lr
 8007678:	00d8acbf 	.word	0x00d8acbf
 800767c:	00e4e1c0 	.word	0x00e4e1c0
 8007680:	00f42400 	.word	0x00f42400
 8007684:	01067380 	.word	0x01067380
 8007688:	011a499f 	.word	0x011a499f
 800768c:	01312cff 	.word	0x01312cff
 8007690:	014ca43f 	.word	0x014ca43f
 8007694:	016e3600 	.word	0x016e3600
 8007698:	01a6ab1f 	.word	0x01a6ab1f
 800769c:	01e84800 	.word	0x01e84800

080076a0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80076a0:	b480      	push	{r7}
 80076a2:	b083      	sub	sp, #12
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	689b      	ldr	r3, [r3, #8]
 80076ac:	f043 0201 	orr.w	r2, r3, #1
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80076b4:	2300      	movs	r3, #0
}
 80076b6:	4618      	mov	r0, r3
 80076b8:	370c      	adds	r7, #12
 80076ba:	46bd      	mov	sp, r7
 80076bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c0:	4770      	bx	lr

080076c2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80076c2:	b480      	push	{r7}
 80076c4:	b083      	sub	sp, #12
 80076c6:	af00      	add	r7, sp, #0
 80076c8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	689b      	ldr	r3, [r3, #8]
 80076ce:	f023 0201 	bic.w	r2, r3, #1
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80076d6:	2300      	movs	r3, #0
}
 80076d8:	4618      	mov	r0, r3
 80076da:	370c      	adds	r7, #12
 80076dc:	46bd      	mov	sp, r7
 80076de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e2:	4770      	bx	lr

080076e4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b082      	sub	sp, #8
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
 80076ec:	460b      	mov	r3, r1
 80076ee:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	68db      	ldr	r3, [r3, #12]
 80076f4:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80076fc:	78fb      	ldrb	r3, [r7, #3]
 80076fe:	2b01      	cmp	r3, #1
 8007700:	d106      	bne.n	8007710 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	68db      	ldr	r3, [r3, #12]
 8007706:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	60da      	str	r2, [r3, #12]
 800770e:	e00b      	b.n	8007728 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8007710:	78fb      	ldrb	r3, [r7, #3]
 8007712:	2b00      	cmp	r3, #0
 8007714:	d106      	bne.n	8007724 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	68db      	ldr	r3, [r3, #12]
 800771a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	60da      	str	r2, [r3, #12]
 8007722:	e001      	b.n	8007728 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8007724:	2301      	movs	r3, #1
 8007726:	e003      	b.n	8007730 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8007728:	2032      	movs	r0, #50	; 0x32
 800772a:	f7fa fa89 	bl	8001c40 <HAL_Delay>

  return HAL_OK;
 800772e:	2300      	movs	r3, #0
}
 8007730:	4618      	mov	r0, r3
 8007732:	3708      	adds	r7, #8
 8007734:	46bd      	mov	sp, r7
 8007736:	bd80      	pop	{r7, pc}

08007738 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007738:	b084      	sub	sp, #16
 800773a:	b580      	push	{r7, lr}
 800773c:	b086      	sub	sp, #24
 800773e:	af00      	add	r7, sp, #0
 8007740:	6078      	str	r0, [r7, #4]
 8007742:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007746:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800774a:	2300      	movs	r3, #0
 800774c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007752:	2300      	movs	r3, #0
 8007754:	613b      	str	r3, [r7, #16]
 8007756:	e009      	b.n	800776c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007758:	687a      	ldr	r2, [r7, #4]
 800775a:	693b      	ldr	r3, [r7, #16]
 800775c:	3340      	adds	r3, #64	; 0x40
 800775e:	009b      	lsls	r3, r3, #2
 8007760:	4413      	add	r3, r2
 8007762:	2200      	movs	r2, #0
 8007764:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007766:	693b      	ldr	r3, [r7, #16]
 8007768:	3301      	adds	r3, #1
 800776a:	613b      	str	r3, [r7, #16]
 800776c:	693b      	ldr	r3, [r7, #16]
 800776e:	2b0e      	cmp	r3, #14
 8007770:	d9f2      	bls.n	8007758 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007772:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007774:	2b00      	cmp	r3, #0
 8007776:	d11c      	bne.n	80077b2 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800777e:	685b      	ldr	r3, [r3, #4]
 8007780:	68fa      	ldr	r2, [r7, #12]
 8007782:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007786:	f043 0302 	orr.w	r3, r3, #2
 800778a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007790:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	601a      	str	r2, [r3, #0]
 80077b0:	e005      	b.n	80077be <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077b6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80077c4:	461a      	mov	r2, r3
 80077c6:	2300      	movs	r3, #0
 80077c8:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80077d0:	4619      	mov	r1, r3
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80077d8:	461a      	mov	r2, r3
 80077da:	680b      	ldr	r3, [r1, #0]
 80077dc:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80077de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077e0:	2b01      	cmp	r3, #1
 80077e2:	d10c      	bne.n	80077fe <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80077e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d104      	bne.n	80077f4 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80077ea:	2100      	movs	r1, #0
 80077ec:	6878      	ldr	r0, [r7, #4]
 80077ee:	f000 f949 	bl	8007a84 <USB_SetDevSpeed>
 80077f2:	e008      	b.n	8007806 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80077f4:	2101      	movs	r1, #1
 80077f6:	6878      	ldr	r0, [r7, #4]
 80077f8:	f000 f944 	bl	8007a84 <USB_SetDevSpeed>
 80077fc:	e003      	b.n	8007806 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80077fe:	2103      	movs	r1, #3
 8007800:	6878      	ldr	r0, [r7, #4]
 8007802:	f000 f93f 	bl	8007a84 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007806:	2110      	movs	r1, #16
 8007808:	6878      	ldr	r0, [r7, #4]
 800780a:	f000 f8f3 	bl	80079f4 <USB_FlushTxFifo>
 800780e:	4603      	mov	r3, r0
 8007810:	2b00      	cmp	r3, #0
 8007812:	d001      	beq.n	8007818 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8007814:	2301      	movs	r3, #1
 8007816:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007818:	6878      	ldr	r0, [r7, #4]
 800781a:	f000 f911 	bl	8007a40 <USB_FlushRxFifo>
 800781e:	4603      	mov	r3, r0
 8007820:	2b00      	cmp	r3, #0
 8007822:	d001      	beq.n	8007828 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8007824:	2301      	movs	r3, #1
 8007826:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800782e:	461a      	mov	r2, r3
 8007830:	2300      	movs	r3, #0
 8007832:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800783a:	461a      	mov	r2, r3
 800783c:	2300      	movs	r3, #0
 800783e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007846:	461a      	mov	r2, r3
 8007848:	2300      	movs	r3, #0
 800784a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800784c:	2300      	movs	r3, #0
 800784e:	613b      	str	r3, [r7, #16]
 8007850:	e043      	b.n	80078da <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007852:	693b      	ldr	r3, [r7, #16]
 8007854:	015a      	lsls	r2, r3, #5
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	4413      	add	r3, r2
 800785a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007864:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007868:	d118      	bne.n	800789c <USB_DevInit+0x164>
    {
      if (i == 0U)
 800786a:	693b      	ldr	r3, [r7, #16]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d10a      	bne.n	8007886 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007870:	693b      	ldr	r3, [r7, #16]
 8007872:	015a      	lsls	r2, r3, #5
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	4413      	add	r3, r2
 8007878:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800787c:	461a      	mov	r2, r3
 800787e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007882:	6013      	str	r3, [r2, #0]
 8007884:	e013      	b.n	80078ae <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007886:	693b      	ldr	r3, [r7, #16]
 8007888:	015a      	lsls	r2, r3, #5
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	4413      	add	r3, r2
 800788e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007892:	461a      	mov	r2, r3
 8007894:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007898:	6013      	str	r3, [r2, #0]
 800789a:	e008      	b.n	80078ae <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800789c:	693b      	ldr	r3, [r7, #16]
 800789e:	015a      	lsls	r2, r3, #5
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	4413      	add	r3, r2
 80078a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078a8:	461a      	mov	r2, r3
 80078aa:	2300      	movs	r3, #0
 80078ac:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80078ae:	693b      	ldr	r3, [r7, #16]
 80078b0:	015a      	lsls	r2, r3, #5
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	4413      	add	r3, r2
 80078b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078ba:	461a      	mov	r2, r3
 80078bc:	2300      	movs	r3, #0
 80078be:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80078c0:	693b      	ldr	r3, [r7, #16]
 80078c2:	015a      	lsls	r2, r3, #5
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	4413      	add	r3, r2
 80078c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078cc:	461a      	mov	r2, r3
 80078ce:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80078d2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80078d4:	693b      	ldr	r3, [r7, #16]
 80078d6:	3301      	adds	r3, #1
 80078d8:	613b      	str	r3, [r7, #16]
 80078da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078dc:	693a      	ldr	r2, [r7, #16]
 80078de:	429a      	cmp	r2, r3
 80078e0:	d3b7      	bcc.n	8007852 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80078e2:	2300      	movs	r3, #0
 80078e4:	613b      	str	r3, [r7, #16]
 80078e6:	e043      	b.n	8007970 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80078e8:	693b      	ldr	r3, [r7, #16]
 80078ea:	015a      	lsls	r2, r3, #5
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	4413      	add	r3, r2
 80078f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80078fa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80078fe:	d118      	bne.n	8007932 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8007900:	693b      	ldr	r3, [r7, #16]
 8007902:	2b00      	cmp	r3, #0
 8007904:	d10a      	bne.n	800791c <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007906:	693b      	ldr	r3, [r7, #16]
 8007908:	015a      	lsls	r2, r3, #5
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	4413      	add	r3, r2
 800790e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007912:	461a      	mov	r2, r3
 8007914:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007918:	6013      	str	r3, [r2, #0]
 800791a:	e013      	b.n	8007944 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800791c:	693b      	ldr	r3, [r7, #16]
 800791e:	015a      	lsls	r2, r3, #5
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	4413      	add	r3, r2
 8007924:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007928:	461a      	mov	r2, r3
 800792a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800792e:	6013      	str	r3, [r2, #0]
 8007930:	e008      	b.n	8007944 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007932:	693b      	ldr	r3, [r7, #16]
 8007934:	015a      	lsls	r2, r3, #5
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	4413      	add	r3, r2
 800793a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800793e:	461a      	mov	r2, r3
 8007940:	2300      	movs	r3, #0
 8007942:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007944:	693b      	ldr	r3, [r7, #16]
 8007946:	015a      	lsls	r2, r3, #5
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	4413      	add	r3, r2
 800794c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007950:	461a      	mov	r2, r3
 8007952:	2300      	movs	r3, #0
 8007954:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007956:	693b      	ldr	r3, [r7, #16]
 8007958:	015a      	lsls	r2, r3, #5
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	4413      	add	r3, r2
 800795e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007962:	461a      	mov	r2, r3
 8007964:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007968:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800796a:	693b      	ldr	r3, [r7, #16]
 800796c:	3301      	adds	r3, #1
 800796e:	613b      	str	r3, [r7, #16]
 8007970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007972:	693a      	ldr	r2, [r7, #16]
 8007974:	429a      	cmp	r2, r3
 8007976:	d3b7      	bcc.n	80078e8 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800797e:	691b      	ldr	r3, [r3, #16]
 8007980:	68fa      	ldr	r2, [r7, #12]
 8007982:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007986:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800798a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	2200      	movs	r2, #0
 8007990:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007998:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800799a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800799c:	2b00      	cmp	r3, #0
 800799e:	d105      	bne.n	80079ac <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	699b      	ldr	r3, [r3, #24]
 80079a4:	f043 0210 	orr.w	r2, r3, #16
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	699a      	ldr	r2, [r3, #24]
 80079b0:	4b0e      	ldr	r3, [pc, #56]	; (80079ec <USB_DevInit+0x2b4>)
 80079b2:	4313      	orrs	r3, r2
 80079b4:	687a      	ldr	r2, [r7, #4]
 80079b6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80079b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d005      	beq.n	80079ca <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	699b      	ldr	r3, [r3, #24]
 80079c2:	f043 0208 	orr.w	r2, r3, #8
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80079ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80079cc:	2b01      	cmp	r3, #1
 80079ce:	d105      	bne.n	80079dc <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	699a      	ldr	r2, [r3, #24]
 80079d4:	4b06      	ldr	r3, [pc, #24]	; (80079f0 <USB_DevInit+0x2b8>)
 80079d6:	4313      	orrs	r3, r2
 80079d8:	687a      	ldr	r2, [r7, #4]
 80079da:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80079dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80079de:	4618      	mov	r0, r3
 80079e0:	3718      	adds	r7, #24
 80079e2:	46bd      	mov	sp, r7
 80079e4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80079e8:	b004      	add	sp, #16
 80079ea:	4770      	bx	lr
 80079ec:	803c3800 	.word	0x803c3800
 80079f0:	40000004 	.word	0x40000004

080079f4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80079f4:	b480      	push	{r7}
 80079f6:	b085      	sub	sp, #20
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]
 80079fc:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 80079fe:	2300      	movs	r3, #0
 8007a00:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007a02:	683b      	ldr	r3, [r7, #0]
 8007a04:	019b      	lsls	r3, r3, #6
 8007a06:	f043 0220 	orr.w	r2, r3, #32
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	3301      	adds	r3, #1
 8007a12:	60fb      	str	r3, [r7, #12]
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	4a09      	ldr	r2, [pc, #36]	; (8007a3c <USB_FlushTxFifo+0x48>)
 8007a18:	4293      	cmp	r3, r2
 8007a1a:	d901      	bls.n	8007a20 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8007a1c:	2303      	movs	r3, #3
 8007a1e:	e006      	b.n	8007a2e <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	691b      	ldr	r3, [r3, #16]
 8007a24:	f003 0320 	and.w	r3, r3, #32
 8007a28:	2b20      	cmp	r3, #32
 8007a2a:	d0f0      	beq.n	8007a0e <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8007a2c:	2300      	movs	r3, #0
}
 8007a2e:	4618      	mov	r0, r3
 8007a30:	3714      	adds	r7, #20
 8007a32:	46bd      	mov	sp, r7
 8007a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a38:	4770      	bx	lr
 8007a3a:	bf00      	nop
 8007a3c:	00030d40 	.word	0x00030d40

08007a40 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007a40:	b480      	push	{r7}
 8007a42:	b085      	sub	sp, #20
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8007a48:	2300      	movs	r3, #0
 8007a4a:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2210      	movs	r2, #16
 8007a50:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	3301      	adds	r3, #1
 8007a56:	60fb      	str	r3, [r7, #12]
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	4a09      	ldr	r2, [pc, #36]	; (8007a80 <USB_FlushRxFifo+0x40>)
 8007a5c:	4293      	cmp	r3, r2
 8007a5e:	d901      	bls.n	8007a64 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8007a60:	2303      	movs	r3, #3
 8007a62:	e006      	b.n	8007a72 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	691b      	ldr	r3, [r3, #16]
 8007a68:	f003 0310 	and.w	r3, r3, #16
 8007a6c:	2b10      	cmp	r3, #16
 8007a6e:	d0f0      	beq.n	8007a52 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8007a70:	2300      	movs	r3, #0
}
 8007a72:	4618      	mov	r0, r3
 8007a74:	3714      	adds	r7, #20
 8007a76:	46bd      	mov	sp, r7
 8007a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7c:	4770      	bx	lr
 8007a7e:	bf00      	nop
 8007a80:	00030d40 	.word	0x00030d40

08007a84 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007a84:	b480      	push	{r7}
 8007a86:	b085      	sub	sp, #20
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
 8007a8c:	460b      	mov	r3, r1
 8007a8e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a9a:	681a      	ldr	r2, [r3, #0]
 8007a9c:	78fb      	ldrb	r3, [r7, #3]
 8007a9e:	68f9      	ldr	r1, [r7, #12]
 8007aa0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007aa4:	4313      	orrs	r3, r2
 8007aa6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007aa8:	2300      	movs	r3, #0
}
 8007aaa:	4618      	mov	r0, r3
 8007aac:	3714      	adds	r7, #20
 8007aae:	46bd      	mov	sp, r7
 8007ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab4:	4770      	bx	lr

08007ab6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8007ab6:	b480      	push	{r7}
 8007ab8:	b087      	sub	sp, #28
 8007aba:	af00      	add	r7, sp, #0
 8007abc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007ac2:	693b      	ldr	r3, [r7, #16]
 8007ac4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ac8:	689b      	ldr	r3, [r3, #8]
 8007aca:	f003 0306 	and.w	r3, r3, #6
 8007ace:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d102      	bne.n	8007adc <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	75fb      	strb	r3, [r7, #23]
 8007ada:	e00a      	b.n	8007af2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	2b02      	cmp	r3, #2
 8007ae0:	d002      	beq.n	8007ae8 <USB_GetDevSpeed+0x32>
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	2b06      	cmp	r3, #6
 8007ae6:	d102      	bne.n	8007aee <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007ae8:	2302      	movs	r3, #2
 8007aea:	75fb      	strb	r3, [r7, #23]
 8007aec:	e001      	b.n	8007af2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007aee:	230f      	movs	r3, #15
 8007af0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007af2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007af4:	4618      	mov	r0, r3
 8007af6:	371c      	adds	r7, #28
 8007af8:	46bd      	mov	sp, r7
 8007afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afe:	4770      	bx	lr

08007b00 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007b00:	b480      	push	{r7}
 8007b02:	b085      	sub	sp, #20
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
 8007b08:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	781b      	ldrb	r3, [r3, #0]
 8007b12:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	785b      	ldrb	r3, [r3, #1]
 8007b18:	2b01      	cmp	r3, #1
 8007b1a:	d139      	bne.n	8007b90 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b22:	69da      	ldr	r2, [r3, #28]
 8007b24:	683b      	ldr	r3, [r7, #0]
 8007b26:	781b      	ldrb	r3, [r3, #0]
 8007b28:	f003 030f 	and.w	r3, r3, #15
 8007b2c:	2101      	movs	r1, #1
 8007b2e:	fa01 f303 	lsl.w	r3, r1, r3
 8007b32:	b29b      	uxth	r3, r3
 8007b34:	68f9      	ldr	r1, [r7, #12]
 8007b36:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007b3a:	4313      	orrs	r3, r2
 8007b3c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007b3e:	68bb      	ldr	r3, [r7, #8]
 8007b40:	015a      	lsls	r2, r3, #5
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	4413      	add	r3, r2
 8007b46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d153      	bne.n	8007bfc <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007b54:	68bb      	ldr	r3, [r7, #8]
 8007b56:	015a      	lsls	r2, r3, #5
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	4413      	add	r3, r2
 8007b5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b60:	681a      	ldr	r2, [r3, #0]
 8007b62:	683b      	ldr	r3, [r7, #0]
 8007b64:	689b      	ldr	r3, [r3, #8]
 8007b66:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007b6a:	683b      	ldr	r3, [r7, #0]
 8007b6c:	78db      	ldrb	r3, [r3, #3]
 8007b6e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007b70:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007b72:	68bb      	ldr	r3, [r7, #8]
 8007b74:	059b      	lsls	r3, r3, #22
 8007b76:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007b78:	431a      	orrs	r2, r3
 8007b7a:	68bb      	ldr	r3, [r7, #8]
 8007b7c:	0159      	lsls	r1, r3, #5
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	440b      	add	r3, r1
 8007b82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b86:	4619      	mov	r1, r3
 8007b88:	4b20      	ldr	r3, [pc, #128]	; (8007c0c <USB_ActivateEndpoint+0x10c>)
 8007b8a:	4313      	orrs	r3, r2
 8007b8c:	600b      	str	r3, [r1, #0]
 8007b8e:	e035      	b.n	8007bfc <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b96:	69da      	ldr	r2, [r3, #28]
 8007b98:	683b      	ldr	r3, [r7, #0]
 8007b9a:	781b      	ldrb	r3, [r3, #0]
 8007b9c:	f003 030f 	and.w	r3, r3, #15
 8007ba0:	2101      	movs	r1, #1
 8007ba2:	fa01 f303 	lsl.w	r3, r1, r3
 8007ba6:	041b      	lsls	r3, r3, #16
 8007ba8:	68f9      	ldr	r1, [r7, #12]
 8007baa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007bae:	4313      	orrs	r3, r2
 8007bb0:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007bb2:	68bb      	ldr	r3, [r7, #8]
 8007bb4:	015a      	lsls	r2, r3, #5
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	4413      	add	r3, r2
 8007bba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d119      	bne.n	8007bfc <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007bc8:	68bb      	ldr	r3, [r7, #8]
 8007bca:	015a      	lsls	r2, r3, #5
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	4413      	add	r3, r2
 8007bd0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bd4:	681a      	ldr	r2, [r3, #0]
 8007bd6:	683b      	ldr	r3, [r7, #0]
 8007bd8:	689b      	ldr	r3, [r3, #8]
 8007bda:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007bde:	683b      	ldr	r3, [r7, #0]
 8007be0:	78db      	ldrb	r3, [r3, #3]
 8007be2:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007be4:	430b      	orrs	r3, r1
 8007be6:	431a      	orrs	r2, r3
 8007be8:	68bb      	ldr	r3, [r7, #8]
 8007bea:	0159      	lsls	r1, r3, #5
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	440b      	add	r3, r1
 8007bf0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bf4:	4619      	mov	r1, r3
 8007bf6:	4b05      	ldr	r3, [pc, #20]	; (8007c0c <USB_ActivateEndpoint+0x10c>)
 8007bf8:	4313      	orrs	r3, r2
 8007bfa:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007bfc:	2300      	movs	r3, #0
}
 8007bfe:	4618      	mov	r0, r3
 8007c00:	3714      	adds	r7, #20
 8007c02:	46bd      	mov	sp, r7
 8007c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c08:	4770      	bx	lr
 8007c0a:	bf00      	nop
 8007c0c:	10008000 	.word	0x10008000

08007c10 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007c10:	b480      	push	{r7}
 8007c12:	b085      	sub	sp, #20
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	6078      	str	r0, [r7, #4]
 8007c18:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007c1e:	683b      	ldr	r3, [r7, #0]
 8007c20:	781b      	ldrb	r3, [r3, #0]
 8007c22:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	785b      	ldrb	r3, [r3, #1]
 8007c28:	2b01      	cmp	r3, #1
 8007c2a:	d161      	bne.n	8007cf0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007c2c:	68bb      	ldr	r3, [r7, #8]
 8007c2e:	015a      	lsls	r2, r3, #5
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	4413      	add	r3, r2
 8007c34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007c3e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007c42:	d11f      	bne.n	8007c84 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007c44:	68bb      	ldr	r3, [r7, #8]
 8007c46:	015a      	lsls	r2, r3, #5
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	4413      	add	r3, r2
 8007c4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	68ba      	ldr	r2, [r7, #8]
 8007c54:	0151      	lsls	r1, r2, #5
 8007c56:	68fa      	ldr	r2, [r7, #12]
 8007c58:	440a      	add	r2, r1
 8007c5a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007c5e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007c62:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007c64:	68bb      	ldr	r3, [r7, #8]
 8007c66:	015a      	lsls	r2, r3, #5
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	4413      	add	r3, r2
 8007c6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	68ba      	ldr	r2, [r7, #8]
 8007c74:	0151      	lsls	r1, r2, #5
 8007c76:	68fa      	ldr	r2, [r7, #12]
 8007c78:	440a      	add	r2, r1
 8007c7a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007c7e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007c82:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c8a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007c8c:	683b      	ldr	r3, [r7, #0]
 8007c8e:	781b      	ldrb	r3, [r3, #0]
 8007c90:	f003 030f 	and.w	r3, r3, #15
 8007c94:	2101      	movs	r1, #1
 8007c96:	fa01 f303 	lsl.w	r3, r1, r3
 8007c9a:	b29b      	uxth	r3, r3
 8007c9c:	43db      	mvns	r3, r3
 8007c9e:	68f9      	ldr	r1, [r7, #12]
 8007ca0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007ca4:	4013      	ands	r3, r2
 8007ca6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007cae:	69da      	ldr	r2, [r3, #28]
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	781b      	ldrb	r3, [r3, #0]
 8007cb4:	f003 030f 	and.w	r3, r3, #15
 8007cb8:	2101      	movs	r1, #1
 8007cba:	fa01 f303 	lsl.w	r3, r1, r3
 8007cbe:	b29b      	uxth	r3, r3
 8007cc0:	43db      	mvns	r3, r3
 8007cc2:	68f9      	ldr	r1, [r7, #12]
 8007cc4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007cc8:	4013      	ands	r3, r2
 8007cca:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007ccc:	68bb      	ldr	r3, [r7, #8]
 8007cce:	015a      	lsls	r2, r3, #5
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	4413      	add	r3, r2
 8007cd4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007cd8:	681a      	ldr	r2, [r3, #0]
 8007cda:	68bb      	ldr	r3, [r7, #8]
 8007cdc:	0159      	lsls	r1, r3, #5
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	440b      	add	r3, r1
 8007ce2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ce6:	4619      	mov	r1, r3
 8007ce8:	4b35      	ldr	r3, [pc, #212]	; (8007dc0 <USB_DeactivateEndpoint+0x1b0>)
 8007cea:	4013      	ands	r3, r2
 8007cec:	600b      	str	r3, [r1, #0]
 8007cee:	e060      	b.n	8007db2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007cf0:	68bb      	ldr	r3, [r7, #8]
 8007cf2:	015a      	lsls	r2, r3, #5
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	4413      	add	r3, r2
 8007cf8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007d02:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007d06:	d11f      	bne.n	8007d48 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007d08:	68bb      	ldr	r3, [r7, #8]
 8007d0a:	015a      	lsls	r2, r3, #5
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	4413      	add	r3, r2
 8007d10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	68ba      	ldr	r2, [r7, #8]
 8007d18:	0151      	lsls	r1, r2, #5
 8007d1a:	68fa      	ldr	r2, [r7, #12]
 8007d1c:	440a      	add	r2, r1
 8007d1e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007d22:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007d26:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007d28:	68bb      	ldr	r3, [r7, #8]
 8007d2a:	015a      	lsls	r2, r3, #5
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	4413      	add	r3, r2
 8007d30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	68ba      	ldr	r2, [r7, #8]
 8007d38:	0151      	lsls	r1, r2, #5
 8007d3a:	68fa      	ldr	r2, [r7, #12]
 8007d3c:	440a      	add	r2, r1
 8007d3e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007d42:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007d46:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d4e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007d50:	683b      	ldr	r3, [r7, #0]
 8007d52:	781b      	ldrb	r3, [r3, #0]
 8007d54:	f003 030f 	and.w	r3, r3, #15
 8007d58:	2101      	movs	r1, #1
 8007d5a:	fa01 f303 	lsl.w	r3, r1, r3
 8007d5e:	041b      	lsls	r3, r3, #16
 8007d60:	43db      	mvns	r3, r3
 8007d62:	68f9      	ldr	r1, [r7, #12]
 8007d64:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007d68:	4013      	ands	r3, r2
 8007d6a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d72:	69da      	ldr	r2, [r3, #28]
 8007d74:	683b      	ldr	r3, [r7, #0]
 8007d76:	781b      	ldrb	r3, [r3, #0]
 8007d78:	f003 030f 	and.w	r3, r3, #15
 8007d7c:	2101      	movs	r1, #1
 8007d7e:	fa01 f303 	lsl.w	r3, r1, r3
 8007d82:	041b      	lsls	r3, r3, #16
 8007d84:	43db      	mvns	r3, r3
 8007d86:	68f9      	ldr	r1, [r7, #12]
 8007d88:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007d8c:	4013      	ands	r3, r2
 8007d8e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007d90:	68bb      	ldr	r3, [r7, #8]
 8007d92:	015a      	lsls	r2, r3, #5
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	4413      	add	r3, r2
 8007d98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d9c:	681a      	ldr	r2, [r3, #0]
 8007d9e:	68bb      	ldr	r3, [r7, #8]
 8007da0:	0159      	lsls	r1, r3, #5
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	440b      	add	r3, r1
 8007da6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007daa:	4619      	mov	r1, r3
 8007dac:	4b05      	ldr	r3, [pc, #20]	; (8007dc4 <USB_DeactivateEndpoint+0x1b4>)
 8007dae:	4013      	ands	r3, r2
 8007db0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007db2:	2300      	movs	r3, #0
}
 8007db4:	4618      	mov	r0, r3
 8007db6:	3714      	adds	r7, #20
 8007db8:	46bd      	mov	sp, r7
 8007dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dbe:	4770      	bx	lr
 8007dc0:	ec337800 	.word	0xec337800
 8007dc4:	eff37800 	.word	0xeff37800

08007dc8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007dc8:	b580      	push	{r7, lr}
 8007dca:	b08a      	sub	sp, #40	; 0x28
 8007dcc:	af02      	add	r7, sp, #8
 8007dce:	60f8      	str	r0, [r7, #12]
 8007dd0:	60b9      	str	r1, [r7, #8]
 8007dd2:	4613      	mov	r3, r2
 8007dd4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007dda:	68bb      	ldr	r3, [r7, #8]
 8007ddc:	781b      	ldrb	r3, [r3, #0]
 8007dde:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007de0:	68bb      	ldr	r3, [r7, #8]
 8007de2:	785b      	ldrb	r3, [r3, #1]
 8007de4:	2b01      	cmp	r3, #1
 8007de6:	f040 8163 	bne.w	80080b0 <USB_EPStartXfer+0x2e8>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007dea:	68bb      	ldr	r3, [r7, #8]
 8007dec:	695b      	ldr	r3, [r3, #20]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d132      	bne.n	8007e58 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007df2:	69bb      	ldr	r3, [r7, #24]
 8007df4:	015a      	lsls	r2, r3, #5
 8007df6:	69fb      	ldr	r3, [r7, #28]
 8007df8:	4413      	add	r3, r2
 8007dfa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007dfe:	691a      	ldr	r2, [r3, #16]
 8007e00:	69bb      	ldr	r3, [r7, #24]
 8007e02:	0159      	lsls	r1, r3, #5
 8007e04:	69fb      	ldr	r3, [r7, #28]
 8007e06:	440b      	add	r3, r1
 8007e08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e0c:	4619      	mov	r1, r3
 8007e0e:	4ba5      	ldr	r3, [pc, #660]	; (80080a4 <USB_EPStartXfer+0x2dc>)
 8007e10:	4013      	ands	r3, r2
 8007e12:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007e14:	69bb      	ldr	r3, [r7, #24]
 8007e16:	015a      	lsls	r2, r3, #5
 8007e18:	69fb      	ldr	r3, [r7, #28]
 8007e1a:	4413      	add	r3, r2
 8007e1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e20:	691b      	ldr	r3, [r3, #16]
 8007e22:	69ba      	ldr	r2, [r7, #24]
 8007e24:	0151      	lsls	r1, r2, #5
 8007e26:	69fa      	ldr	r2, [r7, #28]
 8007e28:	440a      	add	r2, r1
 8007e2a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007e2e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007e32:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007e34:	69bb      	ldr	r3, [r7, #24]
 8007e36:	015a      	lsls	r2, r3, #5
 8007e38:	69fb      	ldr	r3, [r7, #28]
 8007e3a:	4413      	add	r3, r2
 8007e3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e40:	691a      	ldr	r2, [r3, #16]
 8007e42:	69bb      	ldr	r3, [r7, #24]
 8007e44:	0159      	lsls	r1, r3, #5
 8007e46:	69fb      	ldr	r3, [r7, #28]
 8007e48:	440b      	add	r3, r1
 8007e4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e4e:	4619      	mov	r1, r3
 8007e50:	4b95      	ldr	r3, [pc, #596]	; (80080a8 <USB_EPStartXfer+0x2e0>)
 8007e52:	4013      	ands	r3, r2
 8007e54:	610b      	str	r3, [r1, #16]
 8007e56:	e074      	b.n	8007f42 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007e58:	69bb      	ldr	r3, [r7, #24]
 8007e5a:	015a      	lsls	r2, r3, #5
 8007e5c:	69fb      	ldr	r3, [r7, #28]
 8007e5e:	4413      	add	r3, r2
 8007e60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e64:	691a      	ldr	r2, [r3, #16]
 8007e66:	69bb      	ldr	r3, [r7, #24]
 8007e68:	0159      	lsls	r1, r3, #5
 8007e6a:	69fb      	ldr	r3, [r7, #28]
 8007e6c:	440b      	add	r3, r1
 8007e6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e72:	4619      	mov	r1, r3
 8007e74:	4b8c      	ldr	r3, [pc, #560]	; (80080a8 <USB_EPStartXfer+0x2e0>)
 8007e76:	4013      	ands	r3, r2
 8007e78:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007e7a:	69bb      	ldr	r3, [r7, #24]
 8007e7c:	015a      	lsls	r2, r3, #5
 8007e7e:	69fb      	ldr	r3, [r7, #28]
 8007e80:	4413      	add	r3, r2
 8007e82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e86:	691a      	ldr	r2, [r3, #16]
 8007e88:	69bb      	ldr	r3, [r7, #24]
 8007e8a:	0159      	lsls	r1, r3, #5
 8007e8c:	69fb      	ldr	r3, [r7, #28]
 8007e8e:	440b      	add	r3, r1
 8007e90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e94:	4619      	mov	r1, r3
 8007e96:	4b83      	ldr	r3, [pc, #524]	; (80080a4 <USB_EPStartXfer+0x2dc>)
 8007e98:	4013      	ands	r3, r2
 8007e9a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8007e9c:	69bb      	ldr	r3, [r7, #24]
 8007e9e:	015a      	lsls	r2, r3, #5
 8007ea0:	69fb      	ldr	r3, [r7, #28]
 8007ea2:	4413      	add	r3, r2
 8007ea4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ea8:	691a      	ldr	r2, [r3, #16]
 8007eaa:	68bb      	ldr	r3, [r7, #8]
 8007eac:	6959      	ldr	r1, [r3, #20]
 8007eae:	68bb      	ldr	r3, [r7, #8]
 8007eb0:	689b      	ldr	r3, [r3, #8]
 8007eb2:	440b      	add	r3, r1
 8007eb4:	1e59      	subs	r1, r3, #1
 8007eb6:	68bb      	ldr	r3, [r7, #8]
 8007eb8:	689b      	ldr	r3, [r3, #8]
 8007eba:	fbb1 f3f3 	udiv	r3, r1, r3
 8007ebe:	04d9      	lsls	r1, r3, #19
 8007ec0:	4b7a      	ldr	r3, [pc, #488]	; (80080ac <USB_EPStartXfer+0x2e4>)
 8007ec2:	400b      	ands	r3, r1
 8007ec4:	69b9      	ldr	r1, [r7, #24]
 8007ec6:	0148      	lsls	r0, r1, #5
 8007ec8:	69f9      	ldr	r1, [r7, #28]
 8007eca:	4401      	add	r1, r0
 8007ecc:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007ed0:	4313      	orrs	r3, r2
 8007ed2:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007ed4:	69bb      	ldr	r3, [r7, #24]
 8007ed6:	015a      	lsls	r2, r3, #5
 8007ed8:	69fb      	ldr	r3, [r7, #28]
 8007eda:	4413      	add	r3, r2
 8007edc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ee0:	691a      	ldr	r2, [r3, #16]
 8007ee2:	68bb      	ldr	r3, [r7, #8]
 8007ee4:	695b      	ldr	r3, [r3, #20]
 8007ee6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007eea:	69b9      	ldr	r1, [r7, #24]
 8007eec:	0148      	lsls	r0, r1, #5
 8007eee:	69f9      	ldr	r1, [r7, #28]
 8007ef0:	4401      	add	r1, r0
 8007ef2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007ef6:	4313      	orrs	r3, r2
 8007ef8:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8007efa:	68bb      	ldr	r3, [r7, #8]
 8007efc:	78db      	ldrb	r3, [r3, #3]
 8007efe:	2b01      	cmp	r3, #1
 8007f00:	d11f      	bne.n	8007f42 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007f02:	69bb      	ldr	r3, [r7, #24]
 8007f04:	015a      	lsls	r2, r3, #5
 8007f06:	69fb      	ldr	r3, [r7, #28]
 8007f08:	4413      	add	r3, r2
 8007f0a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f0e:	691b      	ldr	r3, [r3, #16]
 8007f10:	69ba      	ldr	r2, [r7, #24]
 8007f12:	0151      	lsls	r1, r2, #5
 8007f14:	69fa      	ldr	r2, [r7, #28]
 8007f16:	440a      	add	r2, r1
 8007f18:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007f1c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8007f20:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8007f22:	69bb      	ldr	r3, [r7, #24]
 8007f24:	015a      	lsls	r2, r3, #5
 8007f26:	69fb      	ldr	r3, [r7, #28]
 8007f28:	4413      	add	r3, r2
 8007f2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f2e:	691b      	ldr	r3, [r3, #16]
 8007f30:	69ba      	ldr	r2, [r7, #24]
 8007f32:	0151      	lsls	r1, r2, #5
 8007f34:	69fa      	ldr	r2, [r7, #28]
 8007f36:	440a      	add	r2, r1
 8007f38:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007f3c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007f40:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8007f42:	79fb      	ldrb	r3, [r7, #7]
 8007f44:	2b01      	cmp	r3, #1
 8007f46:	d14b      	bne.n	8007fe0 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007f48:	68bb      	ldr	r3, [r7, #8]
 8007f4a:	691b      	ldr	r3, [r3, #16]
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d009      	beq.n	8007f64 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007f50:	69bb      	ldr	r3, [r7, #24]
 8007f52:	015a      	lsls	r2, r3, #5
 8007f54:	69fb      	ldr	r3, [r7, #28]
 8007f56:	4413      	add	r3, r2
 8007f58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f5c:	461a      	mov	r2, r3
 8007f5e:	68bb      	ldr	r3, [r7, #8]
 8007f60:	691b      	ldr	r3, [r3, #16]
 8007f62:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8007f64:	68bb      	ldr	r3, [r7, #8]
 8007f66:	78db      	ldrb	r3, [r3, #3]
 8007f68:	2b01      	cmp	r3, #1
 8007f6a:	d128      	bne.n	8007fbe <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007f6c:	69fb      	ldr	r3, [r7, #28]
 8007f6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f72:	689b      	ldr	r3, [r3, #8]
 8007f74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d110      	bne.n	8007f9e <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007f7c:	69bb      	ldr	r3, [r7, #24]
 8007f7e:	015a      	lsls	r2, r3, #5
 8007f80:	69fb      	ldr	r3, [r7, #28]
 8007f82:	4413      	add	r3, r2
 8007f84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	69ba      	ldr	r2, [r7, #24]
 8007f8c:	0151      	lsls	r1, r2, #5
 8007f8e:	69fa      	ldr	r2, [r7, #28]
 8007f90:	440a      	add	r2, r1
 8007f92:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007f96:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007f9a:	6013      	str	r3, [r2, #0]
 8007f9c:	e00f      	b.n	8007fbe <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007f9e:	69bb      	ldr	r3, [r7, #24]
 8007fa0:	015a      	lsls	r2, r3, #5
 8007fa2:	69fb      	ldr	r3, [r7, #28]
 8007fa4:	4413      	add	r3, r2
 8007fa6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	69ba      	ldr	r2, [r7, #24]
 8007fae:	0151      	lsls	r1, r2, #5
 8007fb0:	69fa      	ldr	r2, [r7, #28]
 8007fb2:	440a      	add	r2, r1
 8007fb4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007fb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007fbc:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007fbe:	69bb      	ldr	r3, [r7, #24]
 8007fc0:	015a      	lsls	r2, r3, #5
 8007fc2:	69fb      	ldr	r3, [r7, #28]
 8007fc4:	4413      	add	r3, r2
 8007fc6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	69ba      	ldr	r2, [r7, #24]
 8007fce:	0151      	lsls	r1, r2, #5
 8007fd0:	69fa      	ldr	r2, [r7, #28]
 8007fd2:	440a      	add	r2, r1
 8007fd4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007fd8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007fdc:	6013      	str	r3, [r2, #0]
 8007fde:	e133      	b.n	8008248 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007fe0:	69bb      	ldr	r3, [r7, #24]
 8007fe2:	015a      	lsls	r2, r3, #5
 8007fe4:	69fb      	ldr	r3, [r7, #28]
 8007fe6:	4413      	add	r3, r2
 8007fe8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	69ba      	ldr	r2, [r7, #24]
 8007ff0:	0151      	lsls	r1, r2, #5
 8007ff2:	69fa      	ldr	r2, [r7, #28]
 8007ff4:	440a      	add	r2, r1
 8007ff6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007ffa:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007ffe:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008000:	68bb      	ldr	r3, [r7, #8]
 8008002:	78db      	ldrb	r3, [r3, #3]
 8008004:	2b01      	cmp	r3, #1
 8008006:	d015      	beq.n	8008034 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8008008:	68bb      	ldr	r3, [r7, #8]
 800800a:	695b      	ldr	r3, [r3, #20]
 800800c:	2b00      	cmp	r3, #0
 800800e:	f000 811b 	beq.w	8008248 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008012:	69fb      	ldr	r3, [r7, #28]
 8008014:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008018:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800801a:	68bb      	ldr	r3, [r7, #8]
 800801c:	781b      	ldrb	r3, [r3, #0]
 800801e:	f003 030f 	and.w	r3, r3, #15
 8008022:	2101      	movs	r1, #1
 8008024:	fa01 f303 	lsl.w	r3, r1, r3
 8008028:	69f9      	ldr	r1, [r7, #28]
 800802a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800802e:	4313      	orrs	r3, r2
 8008030:	634b      	str	r3, [r1, #52]	; 0x34
 8008032:	e109      	b.n	8008248 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008034:	69fb      	ldr	r3, [r7, #28]
 8008036:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800803a:	689b      	ldr	r3, [r3, #8]
 800803c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008040:	2b00      	cmp	r3, #0
 8008042:	d110      	bne.n	8008066 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008044:	69bb      	ldr	r3, [r7, #24]
 8008046:	015a      	lsls	r2, r3, #5
 8008048:	69fb      	ldr	r3, [r7, #28]
 800804a:	4413      	add	r3, r2
 800804c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	69ba      	ldr	r2, [r7, #24]
 8008054:	0151      	lsls	r1, r2, #5
 8008056:	69fa      	ldr	r2, [r7, #28]
 8008058:	440a      	add	r2, r1
 800805a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800805e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008062:	6013      	str	r3, [r2, #0]
 8008064:	e00f      	b.n	8008086 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008066:	69bb      	ldr	r3, [r7, #24]
 8008068:	015a      	lsls	r2, r3, #5
 800806a:	69fb      	ldr	r3, [r7, #28]
 800806c:	4413      	add	r3, r2
 800806e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	69ba      	ldr	r2, [r7, #24]
 8008076:	0151      	lsls	r1, r2, #5
 8008078:	69fa      	ldr	r2, [r7, #28]
 800807a:	440a      	add	r2, r1
 800807c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008080:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008084:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008086:	68bb      	ldr	r3, [r7, #8]
 8008088:	68d9      	ldr	r1, [r3, #12]
 800808a:	68bb      	ldr	r3, [r7, #8]
 800808c:	781a      	ldrb	r2, [r3, #0]
 800808e:	68bb      	ldr	r3, [r7, #8]
 8008090:	695b      	ldr	r3, [r3, #20]
 8008092:	b298      	uxth	r0, r3
 8008094:	79fb      	ldrb	r3, [r7, #7]
 8008096:	9300      	str	r3, [sp, #0]
 8008098:	4603      	mov	r3, r0
 800809a:	68f8      	ldr	r0, [r7, #12]
 800809c:	f000 fa38 	bl	8008510 <USB_WritePacket>
 80080a0:	e0d2      	b.n	8008248 <USB_EPStartXfer+0x480>
 80080a2:	bf00      	nop
 80080a4:	e007ffff 	.word	0xe007ffff
 80080a8:	fff80000 	.word	0xfff80000
 80080ac:	1ff80000 	.word	0x1ff80000
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80080b0:	69bb      	ldr	r3, [r7, #24]
 80080b2:	015a      	lsls	r2, r3, #5
 80080b4:	69fb      	ldr	r3, [r7, #28]
 80080b6:	4413      	add	r3, r2
 80080b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080bc:	691a      	ldr	r2, [r3, #16]
 80080be:	69bb      	ldr	r3, [r7, #24]
 80080c0:	0159      	lsls	r1, r3, #5
 80080c2:	69fb      	ldr	r3, [r7, #28]
 80080c4:	440b      	add	r3, r1
 80080c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080ca:	4619      	mov	r1, r3
 80080cc:	4b61      	ldr	r3, [pc, #388]	; (8008254 <USB_EPStartXfer+0x48c>)
 80080ce:	4013      	ands	r3, r2
 80080d0:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80080d2:	69bb      	ldr	r3, [r7, #24]
 80080d4:	015a      	lsls	r2, r3, #5
 80080d6:	69fb      	ldr	r3, [r7, #28]
 80080d8:	4413      	add	r3, r2
 80080da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080de:	691a      	ldr	r2, [r3, #16]
 80080e0:	69bb      	ldr	r3, [r7, #24]
 80080e2:	0159      	lsls	r1, r3, #5
 80080e4:	69fb      	ldr	r3, [r7, #28]
 80080e6:	440b      	add	r3, r1
 80080e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080ec:	4619      	mov	r1, r3
 80080ee:	4b5a      	ldr	r3, [pc, #360]	; (8008258 <USB_EPStartXfer+0x490>)
 80080f0:	4013      	ands	r3, r2
 80080f2:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len == 0U)
 80080f4:	68bb      	ldr	r3, [r7, #8]
 80080f6:	695b      	ldr	r3, [r3, #20]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d123      	bne.n	8008144 <USB_EPStartXfer+0x37c>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80080fc:	69bb      	ldr	r3, [r7, #24]
 80080fe:	015a      	lsls	r2, r3, #5
 8008100:	69fb      	ldr	r3, [r7, #28]
 8008102:	4413      	add	r3, r2
 8008104:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008108:	691a      	ldr	r2, [r3, #16]
 800810a:	68bb      	ldr	r3, [r7, #8]
 800810c:	689b      	ldr	r3, [r3, #8]
 800810e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008112:	69b9      	ldr	r1, [r7, #24]
 8008114:	0148      	lsls	r0, r1, #5
 8008116:	69f9      	ldr	r1, [r7, #28]
 8008118:	4401      	add	r1, r0
 800811a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800811e:	4313      	orrs	r3, r2
 8008120:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008122:	69bb      	ldr	r3, [r7, #24]
 8008124:	015a      	lsls	r2, r3, #5
 8008126:	69fb      	ldr	r3, [r7, #28]
 8008128:	4413      	add	r3, r2
 800812a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800812e:	691b      	ldr	r3, [r3, #16]
 8008130:	69ba      	ldr	r2, [r7, #24]
 8008132:	0151      	lsls	r1, r2, #5
 8008134:	69fa      	ldr	r2, [r7, #28]
 8008136:	440a      	add	r2, r1
 8008138:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800813c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008140:	6113      	str	r3, [r2, #16]
 8008142:	e033      	b.n	80081ac <USB_EPStartXfer+0x3e4>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008144:	68bb      	ldr	r3, [r7, #8]
 8008146:	695a      	ldr	r2, [r3, #20]
 8008148:	68bb      	ldr	r3, [r7, #8]
 800814a:	689b      	ldr	r3, [r3, #8]
 800814c:	4413      	add	r3, r2
 800814e:	1e5a      	subs	r2, r3, #1
 8008150:	68bb      	ldr	r3, [r7, #8]
 8008152:	689b      	ldr	r3, [r3, #8]
 8008154:	fbb2 f3f3 	udiv	r3, r2, r3
 8008158:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800815a:	69bb      	ldr	r3, [r7, #24]
 800815c:	015a      	lsls	r2, r3, #5
 800815e:	69fb      	ldr	r3, [r7, #28]
 8008160:	4413      	add	r3, r2
 8008162:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008166:	691a      	ldr	r2, [r3, #16]
 8008168:	8afb      	ldrh	r3, [r7, #22]
 800816a:	04d9      	lsls	r1, r3, #19
 800816c:	4b3b      	ldr	r3, [pc, #236]	; (800825c <USB_EPStartXfer+0x494>)
 800816e:	400b      	ands	r3, r1
 8008170:	69b9      	ldr	r1, [r7, #24]
 8008172:	0148      	lsls	r0, r1, #5
 8008174:	69f9      	ldr	r1, [r7, #28]
 8008176:	4401      	add	r1, r0
 8008178:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800817c:	4313      	orrs	r3, r2
 800817e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8008180:	69bb      	ldr	r3, [r7, #24]
 8008182:	015a      	lsls	r2, r3, #5
 8008184:	69fb      	ldr	r3, [r7, #28]
 8008186:	4413      	add	r3, r2
 8008188:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800818c:	691a      	ldr	r2, [r3, #16]
 800818e:	68bb      	ldr	r3, [r7, #8]
 8008190:	689b      	ldr	r3, [r3, #8]
 8008192:	8af9      	ldrh	r1, [r7, #22]
 8008194:	fb01 f303 	mul.w	r3, r1, r3
 8008198:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800819c:	69b9      	ldr	r1, [r7, #24]
 800819e:	0148      	lsls	r0, r1, #5
 80081a0:	69f9      	ldr	r1, [r7, #28]
 80081a2:	4401      	add	r1, r0
 80081a4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80081a8:	4313      	orrs	r3, r2
 80081aa:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80081ac:	79fb      	ldrb	r3, [r7, #7]
 80081ae:	2b01      	cmp	r3, #1
 80081b0:	d10d      	bne.n	80081ce <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80081b2:	68bb      	ldr	r3, [r7, #8]
 80081b4:	68db      	ldr	r3, [r3, #12]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d009      	beq.n	80081ce <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80081ba:	68bb      	ldr	r3, [r7, #8]
 80081bc:	68d9      	ldr	r1, [r3, #12]
 80081be:	69bb      	ldr	r3, [r7, #24]
 80081c0:	015a      	lsls	r2, r3, #5
 80081c2:	69fb      	ldr	r3, [r7, #28]
 80081c4:	4413      	add	r3, r2
 80081c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081ca:	460a      	mov	r2, r1
 80081cc:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80081ce:	68bb      	ldr	r3, [r7, #8]
 80081d0:	78db      	ldrb	r3, [r3, #3]
 80081d2:	2b01      	cmp	r3, #1
 80081d4:	d128      	bne.n	8008228 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80081d6:	69fb      	ldr	r3, [r7, #28]
 80081d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80081dc:	689b      	ldr	r3, [r3, #8]
 80081de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d110      	bne.n	8008208 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80081e6:	69bb      	ldr	r3, [r7, #24]
 80081e8:	015a      	lsls	r2, r3, #5
 80081ea:	69fb      	ldr	r3, [r7, #28]
 80081ec:	4413      	add	r3, r2
 80081ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	69ba      	ldr	r2, [r7, #24]
 80081f6:	0151      	lsls	r1, r2, #5
 80081f8:	69fa      	ldr	r2, [r7, #28]
 80081fa:	440a      	add	r2, r1
 80081fc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008200:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008204:	6013      	str	r3, [r2, #0]
 8008206:	e00f      	b.n	8008228 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008208:	69bb      	ldr	r3, [r7, #24]
 800820a:	015a      	lsls	r2, r3, #5
 800820c:	69fb      	ldr	r3, [r7, #28]
 800820e:	4413      	add	r3, r2
 8008210:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	69ba      	ldr	r2, [r7, #24]
 8008218:	0151      	lsls	r1, r2, #5
 800821a:	69fa      	ldr	r2, [r7, #28]
 800821c:	440a      	add	r2, r1
 800821e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008222:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008226:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008228:	69bb      	ldr	r3, [r7, #24]
 800822a:	015a      	lsls	r2, r3, #5
 800822c:	69fb      	ldr	r3, [r7, #28]
 800822e:	4413      	add	r3, r2
 8008230:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	69ba      	ldr	r2, [r7, #24]
 8008238:	0151      	lsls	r1, r2, #5
 800823a:	69fa      	ldr	r2, [r7, #28]
 800823c:	440a      	add	r2, r1
 800823e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008242:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008246:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008248:	2300      	movs	r3, #0
}
 800824a:	4618      	mov	r0, r3
 800824c:	3720      	adds	r7, #32
 800824e:	46bd      	mov	sp, r7
 8008250:	bd80      	pop	{r7, pc}
 8008252:	bf00      	nop
 8008254:	fff80000 	.word	0xfff80000
 8008258:	e007ffff 	.word	0xe007ffff
 800825c:	1ff80000 	.word	0x1ff80000

08008260 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008260:	b480      	push	{r7}
 8008262:	b087      	sub	sp, #28
 8008264:	af00      	add	r7, sp, #0
 8008266:	60f8      	str	r0, [r7, #12]
 8008268:	60b9      	str	r1, [r7, #8]
 800826a:	4613      	mov	r3, r2
 800826c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8008272:	68bb      	ldr	r3, [r7, #8]
 8008274:	781b      	ldrb	r3, [r3, #0]
 8008276:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008278:	68bb      	ldr	r3, [r7, #8]
 800827a:	785b      	ldrb	r3, [r3, #1]
 800827c:	2b01      	cmp	r3, #1
 800827e:	f040 80cd 	bne.w	800841c <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008282:	68bb      	ldr	r3, [r7, #8]
 8008284:	695b      	ldr	r3, [r3, #20]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d132      	bne.n	80082f0 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800828a:	693b      	ldr	r3, [r7, #16]
 800828c:	015a      	lsls	r2, r3, #5
 800828e:	697b      	ldr	r3, [r7, #20]
 8008290:	4413      	add	r3, r2
 8008292:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008296:	691a      	ldr	r2, [r3, #16]
 8008298:	693b      	ldr	r3, [r7, #16]
 800829a:	0159      	lsls	r1, r3, #5
 800829c:	697b      	ldr	r3, [r7, #20]
 800829e:	440b      	add	r3, r1
 80082a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082a4:	4619      	mov	r1, r3
 80082a6:	4b98      	ldr	r3, [pc, #608]	; (8008508 <USB_EP0StartXfer+0x2a8>)
 80082a8:	4013      	ands	r3, r2
 80082aa:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80082ac:	693b      	ldr	r3, [r7, #16]
 80082ae:	015a      	lsls	r2, r3, #5
 80082b0:	697b      	ldr	r3, [r7, #20]
 80082b2:	4413      	add	r3, r2
 80082b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082b8:	691b      	ldr	r3, [r3, #16]
 80082ba:	693a      	ldr	r2, [r7, #16]
 80082bc:	0151      	lsls	r1, r2, #5
 80082be:	697a      	ldr	r2, [r7, #20]
 80082c0:	440a      	add	r2, r1
 80082c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80082c6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80082ca:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80082cc:	693b      	ldr	r3, [r7, #16]
 80082ce:	015a      	lsls	r2, r3, #5
 80082d0:	697b      	ldr	r3, [r7, #20]
 80082d2:	4413      	add	r3, r2
 80082d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082d8:	691a      	ldr	r2, [r3, #16]
 80082da:	693b      	ldr	r3, [r7, #16]
 80082dc:	0159      	lsls	r1, r3, #5
 80082de:	697b      	ldr	r3, [r7, #20]
 80082e0:	440b      	add	r3, r1
 80082e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082e6:	4619      	mov	r1, r3
 80082e8:	4b88      	ldr	r3, [pc, #544]	; (800850c <USB_EP0StartXfer+0x2ac>)
 80082ea:	4013      	ands	r3, r2
 80082ec:	610b      	str	r3, [r1, #16]
 80082ee:	e04e      	b.n	800838e <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80082f0:	693b      	ldr	r3, [r7, #16]
 80082f2:	015a      	lsls	r2, r3, #5
 80082f4:	697b      	ldr	r3, [r7, #20]
 80082f6:	4413      	add	r3, r2
 80082f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082fc:	691a      	ldr	r2, [r3, #16]
 80082fe:	693b      	ldr	r3, [r7, #16]
 8008300:	0159      	lsls	r1, r3, #5
 8008302:	697b      	ldr	r3, [r7, #20]
 8008304:	440b      	add	r3, r1
 8008306:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800830a:	4619      	mov	r1, r3
 800830c:	4b7f      	ldr	r3, [pc, #508]	; (800850c <USB_EP0StartXfer+0x2ac>)
 800830e:	4013      	ands	r3, r2
 8008310:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008312:	693b      	ldr	r3, [r7, #16]
 8008314:	015a      	lsls	r2, r3, #5
 8008316:	697b      	ldr	r3, [r7, #20]
 8008318:	4413      	add	r3, r2
 800831a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800831e:	691a      	ldr	r2, [r3, #16]
 8008320:	693b      	ldr	r3, [r7, #16]
 8008322:	0159      	lsls	r1, r3, #5
 8008324:	697b      	ldr	r3, [r7, #20]
 8008326:	440b      	add	r3, r1
 8008328:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800832c:	4619      	mov	r1, r3
 800832e:	4b76      	ldr	r3, [pc, #472]	; (8008508 <USB_EP0StartXfer+0x2a8>)
 8008330:	4013      	ands	r3, r2
 8008332:	610b      	str	r3, [r1, #16]

      if (ep->xfer_len > ep->maxpacket)
 8008334:	68bb      	ldr	r3, [r7, #8]
 8008336:	695a      	ldr	r2, [r3, #20]
 8008338:	68bb      	ldr	r3, [r7, #8]
 800833a:	689b      	ldr	r3, [r3, #8]
 800833c:	429a      	cmp	r2, r3
 800833e:	d903      	bls.n	8008348 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8008340:	68bb      	ldr	r3, [r7, #8]
 8008342:	689a      	ldr	r2, [r3, #8]
 8008344:	68bb      	ldr	r3, [r7, #8]
 8008346:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008348:	693b      	ldr	r3, [r7, #16]
 800834a:	015a      	lsls	r2, r3, #5
 800834c:	697b      	ldr	r3, [r7, #20]
 800834e:	4413      	add	r3, r2
 8008350:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008354:	691b      	ldr	r3, [r3, #16]
 8008356:	693a      	ldr	r2, [r7, #16]
 8008358:	0151      	lsls	r1, r2, #5
 800835a:	697a      	ldr	r2, [r7, #20]
 800835c:	440a      	add	r2, r1
 800835e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008362:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008366:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008368:	693b      	ldr	r3, [r7, #16]
 800836a:	015a      	lsls	r2, r3, #5
 800836c:	697b      	ldr	r3, [r7, #20]
 800836e:	4413      	add	r3, r2
 8008370:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008374:	691a      	ldr	r2, [r3, #16]
 8008376:	68bb      	ldr	r3, [r7, #8]
 8008378:	695b      	ldr	r3, [r3, #20]
 800837a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800837e:	6939      	ldr	r1, [r7, #16]
 8008380:	0148      	lsls	r0, r1, #5
 8008382:	6979      	ldr	r1, [r7, #20]
 8008384:	4401      	add	r1, r0
 8008386:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800838a:	4313      	orrs	r3, r2
 800838c:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800838e:	79fb      	ldrb	r3, [r7, #7]
 8008390:	2b01      	cmp	r3, #1
 8008392:	d11e      	bne.n	80083d2 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008394:	68bb      	ldr	r3, [r7, #8]
 8008396:	691b      	ldr	r3, [r3, #16]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d009      	beq.n	80083b0 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800839c:	693b      	ldr	r3, [r7, #16]
 800839e:	015a      	lsls	r2, r3, #5
 80083a0:	697b      	ldr	r3, [r7, #20]
 80083a2:	4413      	add	r3, r2
 80083a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083a8:	461a      	mov	r2, r3
 80083aa:	68bb      	ldr	r3, [r7, #8]
 80083ac:	691b      	ldr	r3, [r3, #16]
 80083ae:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80083b0:	693b      	ldr	r3, [r7, #16]
 80083b2:	015a      	lsls	r2, r3, #5
 80083b4:	697b      	ldr	r3, [r7, #20]
 80083b6:	4413      	add	r3, r2
 80083b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	693a      	ldr	r2, [r7, #16]
 80083c0:	0151      	lsls	r1, r2, #5
 80083c2:	697a      	ldr	r2, [r7, #20]
 80083c4:	440a      	add	r2, r1
 80083c6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80083ca:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80083ce:	6013      	str	r3, [r2, #0]
 80083d0:	e092      	b.n	80084f8 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80083d2:	693b      	ldr	r3, [r7, #16]
 80083d4:	015a      	lsls	r2, r3, #5
 80083d6:	697b      	ldr	r3, [r7, #20]
 80083d8:	4413      	add	r3, r2
 80083da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	693a      	ldr	r2, [r7, #16]
 80083e2:	0151      	lsls	r1, r2, #5
 80083e4:	697a      	ldr	r2, [r7, #20]
 80083e6:	440a      	add	r2, r1
 80083e8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80083ec:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80083f0:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80083f2:	68bb      	ldr	r3, [r7, #8]
 80083f4:	695b      	ldr	r3, [r3, #20]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d07e      	beq.n	80084f8 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80083fa:	697b      	ldr	r3, [r7, #20]
 80083fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008400:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008402:	68bb      	ldr	r3, [r7, #8]
 8008404:	781b      	ldrb	r3, [r3, #0]
 8008406:	f003 030f 	and.w	r3, r3, #15
 800840a:	2101      	movs	r1, #1
 800840c:	fa01 f303 	lsl.w	r3, r1, r3
 8008410:	6979      	ldr	r1, [r7, #20]
 8008412:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008416:	4313      	orrs	r3, r2
 8008418:	634b      	str	r3, [r1, #52]	; 0x34
 800841a:	e06d      	b.n	80084f8 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800841c:	693b      	ldr	r3, [r7, #16]
 800841e:	015a      	lsls	r2, r3, #5
 8008420:	697b      	ldr	r3, [r7, #20]
 8008422:	4413      	add	r3, r2
 8008424:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008428:	691a      	ldr	r2, [r3, #16]
 800842a:	693b      	ldr	r3, [r7, #16]
 800842c:	0159      	lsls	r1, r3, #5
 800842e:	697b      	ldr	r3, [r7, #20]
 8008430:	440b      	add	r3, r1
 8008432:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008436:	4619      	mov	r1, r3
 8008438:	4b34      	ldr	r3, [pc, #208]	; (800850c <USB_EP0StartXfer+0x2ac>)
 800843a:	4013      	ands	r3, r2
 800843c:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800843e:	693b      	ldr	r3, [r7, #16]
 8008440:	015a      	lsls	r2, r3, #5
 8008442:	697b      	ldr	r3, [r7, #20]
 8008444:	4413      	add	r3, r2
 8008446:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800844a:	691a      	ldr	r2, [r3, #16]
 800844c:	693b      	ldr	r3, [r7, #16]
 800844e:	0159      	lsls	r1, r3, #5
 8008450:	697b      	ldr	r3, [r7, #20]
 8008452:	440b      	add	r3, r1
 8008454:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008458:	4619      	mov	r1, r3
 800845a:	4b2b      	ldr	r3, [pc, #172]	; (8008508 <USB_EP0StartXfer+0x2a8>)
 800845c:	4013      	ands	r3, r2
 800845e:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len > 0U)
 8008460:	68bb      	ldr	r3, [r7, #8]
 8008462:	695b      	ldr	r3, [r3, #20]
 8008464:	2b00      	cmp	r3, #0
 8008466:	d003      	beq.n	8008470 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8008468:	68bb      	ldr	r3, [r7, #8]
 800846a:	689a      	ldr	r2, [r3, #8]
 800846c:	68bb      	ldr	r3, [r7, #8]
 800846e:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008470:	693b      	ldr	r3, [r7, #16]
 8008472:	015a      	lsls	r2, r3, #5
 8008474:	697b      	ldr	r3, [r7, #20]
 8008476:	4413      	add	r3, r2
 8008478:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800847c:	691b      	ldr	r3, [r3, #16]
 800847e:	693a      	ldr	r2, [r7, #16]
 8008480:	0151      	lsls	r1, r2, #5
 8008482:	697a      	ldr	r2, [r7, #20]
 8008484:	440a      	add	r2, r1
 8008486:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800848a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800848e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8008490:	693b      	ldr	r3, [r7, #16]
 8008492:	015a      	lsls	r2, r3, #5
 8008494:	697b      	ldr	r3, [r7, #20]
 8008496:	4413      	add	r3, r2
 8008498:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800849c:	691a      	ldr	r2, [r3, #16]
 800849e:	68bb      	ldr	r3, [r7, #8]
 80084a0:	689b      	ldr	r3, [r3, #8]
 80084a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80084a6:	6939      	ldr	r1, [r7, #16]
 80084a8:	0148      	lsls	r0, r1, #5
 80084aa:	6979      	ldr	r1, [r7, #20]
 80084ac:	4401      	add	r1, r0
 80084ae:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80084b2:	4313      	orrs	r3, r2
 80084b4:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 80084b6:	79fb      	ldrb	r3, [r7, #7]
 80084b8:	2b01      	cmp	r3, #1
 80084ba:	d10d      	bne.n	80084d8 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80084bc:	68bb      	ldr	r3, [r7, #8]
 80084be:	68db      	ldr	r3, [r3, #12]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d009      	beq.n	80084d8 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80084c4:	68bb      	ldr	r3, [r7, #8]
 80084c6:	68d9      	ldr	r1, [r3, #12]
 80084c8:	693b      	ldr	r3, [r7, #16]
 80084ca:	015a      	lsls	r2, r3, #5
 80084cc:	697b      	ldr	r3, [r7, #20]
 80084ce:	4413      	add	r3, r2
 80084d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084d4:	460a      	mov	r2, r1
 80084d6:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80084d8:	693b      	ldr	r3, [r7, #16]
 80084da:	015a      	lsls	r2, r3, #5
 80084dc:	697b      	ldr	r3, [r7, #20]
 80084de:	4413      	add	r3, r2
 80084e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	693a      	ldr	r2, [r7, #16]
 80084e8:	0151      	lsls	r1, r2, #5
 80084ea:	697a      	ldr	r2, [r7, #20]
 80084ec:	440a      	add	r2, r1
 80084ee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80084f2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80084f6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80084f8:	2300      	movs	r3, #0
}
 80084fa:	4618      	mov	r0, r3
 80084fc:	371c      	adds	r7, #28
 80084fe:	46bd      	mov	sp, r7
 8008500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008504:	4770      	bx	lr
 8008506:	bf00      	nop
 8008508:	e007ffff 	.word	0xe007ffff
 800850c:	fff80000 	.word	0xfff80000

08008510 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008510:	b480      	push	{r7}
 8008512:	b089      	sub	sp, #36	; 0x24
 8008514:	af00      	add	r7, sp, #0
 8008516:	60f8      	str	r0, [r7, #12]
 8008518:	60b9      	str	r1, [r7, #8]
 800851a:	4611      	mov	r1, r2
 800851c:	461a      	mov	r2, r3
 800851e:	460b      	mov	r3, r1
 8008520:	71fb      	strb	r3, [r7, #7]
 8008522:	4613      	mov	r3, r2
 8008524:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800852a:	68bb      	ldr	r3, [r7, #8]
 800852c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800852e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008532:	2b00      	cmp	r3, #0
 8008534:	d123      	bne.n	800857e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008536:	88bb      	ldrh	r3, [r7, #4]
 8008538:	3303      	adds	r3, #3
 800853a:	089b      	lsrs	r3, r3, #2
 800853c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800853e:	2300      	movs	r3, #0
 8008540:	61bb      	str	r3, [r7, #24]
 8008542:	e018      	b.n	8008576 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008544:	79fb      	ldrb	r3, [r7, #7]
 8008546:	031a      	lsls	r2, r3, #12
 8008548:	697b      	ldr	r3, [r7, #20]
 800854a:	4413      	add	r3, r2
 800854c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008550:	461a      	mov	r2, r3
 8008552:	69fb      	ldr	r3, [r7, #28]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008558:	69fb      	ldr	r3, [r7, #28]
 800855a:	3301      	adds	r3, #1
 800855c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800855e:	69fb      	ldr	r3, [r7, #28]
 8008560:	3301      	adds	r3, #1
 8008562:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008564:	69fb      	ldr	r3, [r7, #28]
 8008566:	3301      	adds	r3, #1
 8008568:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800856a:	69fb      	ldr	r3, [r7, #28]
 800856c:	3301      	adds	r3, #1
 800856e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008570:	69bb      	ldr	r3, [r7, #24]
 8008572:	3301      	adds	r3, #1
 8008574:	61bb      	str	r3, [r7, #24]
 8008576:	69ba      	ldr	r2, [r7, #24]
 8008578:	693b      	ldr	r3, [r7, #16]
 800857a:	429a      	cmp	r2, r3
 800857c:	d3e2      	bcc.n	8008544 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800857e:	2300      	movs	r3, #0
}
 8008580:	4618      	mov	r0, r3
 8008582:	3724      	adds	r7, #36	; 0x24
 8008584:	46bd      	mov	sp, r7
 8008586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858a:	4770      	bx	lr

0800858c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800858c:	b480      	push	{r7}
 800858e:	b08b      	sub	sp, #44	; 0x2c
 8008590:	af00      	add	r7, sp, #0
 8008592:	60f8      	str	r0, [r7, #12]
 8008594:	60b9      	str	r1, [r7, #8]
 8008596:	4613      	mov	r3, r2
 8008598:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800859e:	68bb      	ldr	r3, [r7, #8]
 80085a0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80085a2:	88fb      	ldrh	r3, [r7, #6]
 80085a4:	089b      	lsrs	r3, r3, #2
 80085a6:	b29b      	uxth	r3, r3
 80085a8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80085aa:	88fb      	ldrh	r3, [r7, #6]
 80085ac:	f003 0303 	and.w	r3, r3, #3
 80085b0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80085b2:	2300      	movs	r3, #0
 80085b4:	623b      	str	r3, [r7, #32]
 80085b6:	e014      	b.n	80085e2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80085b8:	69bb      	ldr	r3, [r7, #24]
 80085ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80085be:	681a      	ldr	r2, [r3, #0]
 80085c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085c2:	601a      	str	r2, [r3, #0]
    pDest++;
 80085c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085c6:	3301      	adds	r3, #1
 80085c8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80085ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085cc:	3301      	adds	r3, #1
 80085ce:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80085d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085d2:	3301      	adds	r3, #1
 80085d4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80085d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085d8:	3301      	adds	r3, #1
 80085da:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80085dc:	6a3b      	ldr	r3, [r7, #32]
 80085de:	3301      	adds	r3, #1
 80085e0:	623b      	str	r3, [r7, #32]
 80085e2:	6a3a      	ldr	r2, [r7, #32]
 80085e4:	697b      	ldr	r3, [r7, #20]
 80085e6:	429a      	cmp	r2, r3
 80085e8:	d3e6      	bcc.n	80085b8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80085ea:	8bfb      	ldrh	r3, [r7, #30]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d01e      	beq.n	800862e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80085f0:	2300      	movs	r3, #0
 80085f2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80085f4:	69bb      	ldr	r3, [r7, #24]
 80085f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80085fa:	461a      	mov	r2, r3
 80085fc:	f107 0310 	add.w	r3, r7, #16
 8008600:	6812      	ldr	r2, [r2, #0]
 8008602:	601a      	str	r2, [r3, #0]
	
    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008604:	693a      	ldr	r2, [r7, #16]
 8008606:	6a3b      	ldr	r3, [r7, #32]
 8008608:	b2db      	uxtb	r3, r3
 800860a:	00db      	lsls	r3, r3, #3
 800860c:	fa22 f303 	lsr.w	r3, r2, r3
 8008610:	b2da      	uxtb	r2, r3
 8008612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008614:	701a      	strb	r2, [r3, #0]
      i++;
 8008616:	6a3b      	ldr	r3, [r7, #32]
 8008618:	3301      	adds	r3, #1
 800861a:	623b      	str	r3, [r7, #32]
      pDest++;
 800861c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800861e:	3301      	adds	r3, #1
 8008620:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8008622:	8bfb      	ldrh	r3, [r7, #30]
 8008624:	3b01      	subs	r3, #1
 8008626:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008628:	8bfb      	ldrh	r3, [r7, #30]
 800862a:	2b00      	cmp	r3, #0
 800862c:	d1ea      	bne.n	8008604 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800862e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008630:	4618      	mov	r0, r3
 8008632:	372c      	adds	r7, #44	; 0x2c
 8008634:	46bd      	mov	sp, r7
 8008636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863a:	4770      	bx	lr

0800863c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800863c:	b480      	push	{r7}
 800863e:	b085      	sub	sp, #20
 8008640:	af00      	add	r7, sp, #0
 8008642:	6078      	str	r0, [r7, #4]
 8008644:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800864a:	683b      	ldr	r3, [r7, #0]
 800864c:	781b      	ldrb	r3, [r3, #0]
 800864e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008650:	683b      	ldr	r3, [r7, #0]
 8008652:	785b      	ldrb	r3, [r3, #1]
 8008654:	2b01      	cmp	r3, #1
 8008656:	d12c      	bne.n	80086b2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008658:	68bb      	ldr	r3, [r7, #8]
 800865a:	015a      	lsls	r2, r3, #5
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	4413      	add	r3, r2
 8008660:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	2b00      	cmp	r3, #0
 8008668:	db12      	blt.n	8008690 <USB_EPSetStall+0x54>
 800866a:	68bb      	ldr	r3, [r7, #8]
 800866c:	2b00      	cmp	r3, #0
 800866e:	d00f      	beq.n	8008690 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008670:	68bb      	ldr	r3, [r7, #8]
 8008672:	015a      	lsls	r2, r3, #5
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	4413      	add	r3, r2
 8008678:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	68ba      	ldr	r2, [r7, #8]
 8008680:	0151      	lsls	r1, r2, #5
 8008682:	68fa      	ldr	r2, [r7, #12]
 8008684:	440a      	add	r2, r1
 8008686:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800868a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800868e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008690:	68bb      	ldr	r3, [r7, #8]
 8008692:	015a      	lsls	r2, r3, #5
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	4413      	add	r3, r2
 8008698:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	68ba      	ldr	r2, [r7, #8]
 80086a0:	0151      	lsls	r1, r2, #5
 80086a2:	68fa      	ldr	r2, [r7, #12]
 80086a4:	440a      	add	r2, r1
 80086a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80086aa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80086ae:	6013      	str	r3, [r2, #0]
 80086b0:	e02b      	b.n	800870a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80086b2:	68bb      	ldr	r3, [r7, #8]
 80086b4:	015a      	lsls	r2, r3, #5
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	4413      	add	r3, r2
 80086ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	db12      	blt.n	80086ea <USB_EPSetStall+0xae>
 80086c4:	68bb      	ldr	r3, [r7, #8]
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d00f      	beq.n	80086ea <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80086ca:	68bb      	ldr	r3, [r7, #8]
 80086cc:	015a      	lsls	r2, r3, #5
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	4413      	add	r3, r2
 80086d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	68ba      	ldr	r2, [r7, #8]
 80086da:	0151      	lsls	r1, r2, #5
 80086dc:	68fa      	ldr	r2, [r7, #12]
 80086de:	440a      	add	r2, r1
 80086e0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80086e4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80086e8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80086ea:	68bb      	ldr	r3, [r7, #8]
 80086ec:	015a      	lsls	r2, r3, #5
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	4413      	add	r3, r2
 80086f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	68ba      	ldr	r2, [r7, #8]
 80086fa:	0151      	lsls	r1, r2, #5
 80086fc:	68fa      	ldr	r2, [r7, #12]
 80086fe:	440a      	add	r2, r1
 8008700:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008704:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008708:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800870a:	2300      	movs	r3, #0
}
 800870c:	4618      	mov	r0, r3
 800870e:	3714      	adds	r7, #20
 8008710:	46bd      	mov	sp, r7
 8008712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008716:	4770      	bx	lr

08008718 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008718:	b480      	push	{r7}
 800871a:	b085      	sub	sp, #20
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
 8008720:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008726:	683b      	ldr	r3, [r7, #0]
 8008728:	781b      	ldrb	r3, [r3, #0]
 800872a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800872c:	683b      	ldr	r3, [r7, #0]
 800872e:	785b      	ldrb	r3, [r3, #1]
 8008730:	2b01      	cmp	r3, #1
 8008732:	d128      	bne.n	8008786 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008734:	68bb      	ldr	r3, [r7, #8]
 8008736:	015a      	lsls	r2, r3, #5
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	4413      	add	r3, r2
 800873c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	68ba      	ldr	r2, [r7, #8]
 8008744:	0151      	lsls	r1, r2, #5
 8008746:	68fa      	ldr	r2, [r7, #12]
 8008748:	440a      	add	r2, r1
 800874a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800874e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008752:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	78db      	ldrb	r3, [r3, #3]
 8008758:	2b03      	cmp	r3, #3
 800875a:	d003      	beq.n	8008764 <USB_EPClearStall+0x4c>
 800875c:	683b      	ldr	r3, [r7, #0]
 800875e:	78db      	ldrb	r3, [r3, #3]
 8008760:	2b02      	cmp	r3, #2
 8008762:	d138      	bne.n	80087d6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008764:	68bb      	ldr	r3, [r7, #8]
 8008766:	015a      	lsls	r2, r3, #5
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	4413      	add	r3, r2
 800876c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	68ba      	ldr	r2, [r7, #8]
 8008774:	0151      	lsls	r1, r2, #5
 8008776:	68fa      	ldr	r2, [r7, #12]
 8008778:	440a      	add	r2, r1
 800877a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800877e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008782:	6013      	str	r3, [r2, #0]
 8008784:	e027      	b.n	80087d6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008786:	68bb      	ldr	r3, [r7, #8]
 8008788:	015a      	lsls	r2, r3, #5
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	4413      	add	r3, r2
 800878e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	68ba      	ldr	r2, [r7, #8]
 8008796:	0151      	lsls	r1, r2, #5
 8008798:	68fa      	ldr	r2, [r7, #12]
 800879a:	440a      	add	r2, r1
 800879c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80087a0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80087a4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80087a6:	683b      	ldr	r3, [r7, #0]
 80087a8:	78db      	ldrb	r3, [r3, #3]
 80087aa:	2b03      	cmp	r3, #3
 80087ac:	d003      	beq.n	80087b6 <USB_EPClearStall+0x9e>
 80087ae:	683b      	ldr	r3, [r7, #0]
 80087b0:	78db      	ldrb	r3, [r3, #3]
 80087b2:	2b02      	cmp	r3, #2
 80087b4:	d10f      	bne.n	80087d6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80087b6:	68bb      	ldr	r3, [r7, #8]
 80087b8:	015a      	lsls	r2, r3, #5
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	4413      	add	r3, r2
 80087be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	68ba      	ldr	r2, [r7, #8]
 80087c6:	0151      	lsls	r1, r2, #5
 80087c8:	68fa      	ldr	r2, [r7, #12]
 80087ca:	440a      	add	r2, r1
 80087cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80087d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80087d4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80087d6:	2300      	movs	r3, #0
}
 80087d8:	4618      	mov	r0, r3
 80087da:	3714      	adds	r7, #20
 80087dc:	46bd      	mov	sp, r7
 80087de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e2:	4770      	bx	lr

080087e4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80087e4:	b480      	push	{r7}
 80087e6:	b085      	sub	sp, #20
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	6078      	str	r0, [r7, #4]
 80087ec:	460b      	mov	r3, r1
 80087ee:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	68fa      	ldr	r2, [r7, #12]
 80087fe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008802:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008806:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800880e:	681a      	ldr	r2, [r3, #0]
 8008810:	78fb      	ldrb	r3, [r7, #3]
 8008812:	011b      	lsls	r3, r3, #4
 8008814:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8008818:	68f9      	ldr	r1, [r7, #12]
 800881a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800881e:	4313      	orrs	r3, r2
 8008820:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008822:	2300      	movs	r3, #0
}
 8008824:	4618      	mov	r0, r3
 8008826:	3714      	adds	r7, #20
 8008828:	46bd      	mov	sp, r7
 800882a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882e:	4770      	bx	lr

08008830 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008830:	b480      	push	{r7}
 8008832:	b085      	sub	sp, #20
 8008834:	af00      	add	r7, sp, #0
 8008836:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	68fa      	ldr	r2, [r7, #12]
 8008846:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800884a:	f023 0303 	bic.w	r3, r3, #3
 800884e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008856:	685b      	ldr	r3, [r3, #4]
 8008858:	68fa      	ldr	r2, [r7, #12]
 800885a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800885e:	f023 0302 	bic.w	r3, r3, #2
 8008862:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008864:	2300      	movs	r3, #0
}
 8008866:	4618      	mov	r0, r3
 8008868:	3714      	adds	r7, #20
 800886a:	46bd      	mov	sp, r7
 800886c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008870:	4770      	bx	lr

08008872 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008872:	b480      	push	{r7}
 8008874:	b085      	sub	sp, #20
 8008876:	af00      	add	r7, sp, #0
 8008878:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	68fa      	ldr	r2, [r7, #12]
 8008888:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800888c:	f023 0303 	bic.w	r3, r3, #3
 8008890:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008898:	685b      	ldr	r3, [r3, #4]
 800889a:	68fa      	ldr	r2, [r7, #12]
 800889c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80088a0:	f043 0302 	orr.w	r3, r3, #2
 80088a4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80088a6:	2300      	movs	r3, #0
}
 80088a8:	4618      	mov	r0, r3
 80088aa:	3714      	adds	r7, #20
 80088ac:	46bd      	mov	sp, r7
 80088ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b2:	4770      	bx	lr

080088b4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80088b4:	b480      	push	{r7}
 80088b6:	b085      	sub	sp, #20
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	695b      	ldr	r3, [r3, #20]
 80088c0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	699b      	ldr	r3, [r3, #24]
 80088c6:	68fa      	ldr	r2, [r7, #12]
 80088c8:	4013      	ands	r3, r2
 80088ca:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80088cc:	68fb      	ldr	r3, [r7, #12]
}
 80088ce:	4618      	mov	r0, r3
 80088d0:	3714      	adds	r7, #20
 80088d2:	46bd      	mov	sp, r7
 80088d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d8:	4770      	bx	lr

080088da <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80088da:	b480      	push	{r7}
 80088dc:	b085      	sub	sp, #20
 80088de:	af00      	add	r7, sp, #0
 80088e0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80088ec:	699b      	ldr	r3, [r3, #24]
 80088ee:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80088f6:	69db      	ldr	r3, [r3, #28]
 80088f8:	68ba      	ldr	r2, [r7, #8]
 80088fa:	4013      	ands	r3, r2
 80088fc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80088fe:	68bb      	ldr	r3, [r7, #8]
 8008900:	0c1b      	lsrs	r3, r3, #16
}
 8008902:	4618      	mov	r0, r3
 8008904:	3714      	adds	r7, #20
 8008906:	46bd      	mov	sp, r7
 8008908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890c:	4770      	bx	lr

0800890e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800890e:	b480      	push	{r7}
 8008910:	b085      	sub	sp, #20
 8008912:	af00      	add	r7, sp, #0
 8008914:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008920:	699b      	ldr	r3, [r3, #24]
 8008922:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800892a:	69db      	ldr	r3, [r3, #28]
 800892c:	68ba      	ldr	r2, [r7, #8]
 800892e:	4013      	ands	r3, r2
 8008930:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008932:	68bb      	ldr	r3, [r7, #8]
 8008934:	b29b      	uxth	r3, r3
}
 8008936:	4618      	mov	r0, r3
 8008938:	3714      	adds	r7, #20
 800893a:	46bd      	mov	sp, r7
 800893c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008940:	4770      	bx	lr

08008942 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008942:	b480      	push	{r7}
 8008944:	b085      	sub	sp, #20
 8008946:	af00      	add	r7, sp, #0
 8008948:	6078      	str	r0, [r7, #4]
 800894a:	460b      	mov	r3, r1
 800894c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008952:	78fb      	ldrb	r3, [r7, #3]
 8008954:	015a      	lsls	r2, r3, #5
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	4413      	add	r3, r2
 800895a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800895e:	689b      	ldr	r3, [r3, #8]
 8008960:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008968:	695b      	ldr	r3, [r3, #20]
 800896a:	68ba      	ldr	r2, [r7, #8]
 800896c:	4013      	ands	r3, r2
 800896e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008970:	68bb      	ldr	r3, [r7, #8]
}
 8008972:	4618      	mov	r0, r3
 8008974:	3714      	adds	r7, #20
 8008976:	46bd      	mov	sp, r7
 8008978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897c:	4770      	bx	lr

0800897e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800897e:	b480      	push	{r7}
 8008980:	b087      	sub	sp, #28
 8008982:	af00      	add	r7, sp, #0
 8008984:	6078      	str	r0, [r7, #4]
 8008986:	460b      	mov	r3, r1
 8008988:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800898e:	697b      	ldr	r3, [r7, #20]
 8008990:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008994:	691b      	ldr	r3, [r3, #16]
 8008996:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008998:	697b      	ldr	r3, [r7, #20]
 800899a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800899e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089a0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80089a2:	78fb      	ldrb	r3, [r7, #3]
 80089a4:	f003 030f 	and.w	r3, r3, #15
 80089a8:	68fa      	ldr	r2, [r7, #12]
 80089aa:	fa22 f303 	lsr.w	r3, r2, r3
 80089ae:	01db      	lsls	r3, r3, #7
 80089b0:	b2db      	uxtb	r3, r3
 80089b2:	693a      	ldr	r2, [r7, #16]
 80089b4:	4313      	orrs	r3, r2
 80089b6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80089b8:	78fb      	ldrb	r3, [r7, #3]
 80089ba:	015a      	lsls	r2, r3, #5
 80089bc:	697b      	ldr	r3, [r7, #20]
 80089be:	4413      	add	r3, r2
 80089c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089c4:	689b      	ldr	r3, [r3, #8]
 80089c6:	693a      	ldr	r2, [r7, #16]
 80089c8:	4013      	ands	r3, r2
 80089ca:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80089cc:	68bb      	ldr	r3, [r7, #8]
}
 80089ce:	4618      	mov	r0, r3
 80089d0:	371c      	adds	r7, #28
 80089d2:	46bd      	mov	sp, r7
 80089d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d8:	4770      	bx	lr

080089da <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80089da:	b480      	push	{r7}
 80089dc:	b083      	sub	sp, #12
 80089de:	af00      	add	r7, sp, #0
 80089e0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	695b      	ldr	r3, [r3, #20]
 80089e6:	f003 0301 	and.w	r3, r3, #1
}
 80089ea:	4618      	mov	r0, r3
 80089ec:	370c      	adds	r7, #12
 80089ee:	46bd      	mov	sp, r7
 80089f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f4:	4770      	bx	lr
	...

080089f8 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 80089f8:	b480      	push	{r7}
 80089fa:	b085      	sub	sp, #20
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a0a:	681a      	ldr	r2, [r3, #0]
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a12:	4619      	mov	r1, r3
 8008a14:	4b09      	ldr	r3, [pc, #36]	; (8008a3c <USB_ActivateSetup+0x44>)
 8008a16:	4013      	ands	r3, r2
 8008a18:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a20:	685b      	ldr	r3, [r3, #4]
 8008a22:	68fa      	ldr	r2, [r7, #12]
 8008a24:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008a28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008a2c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008a2e:	2300      	movs	r3, #0
}
 8008a30:	4618      	mov	r0, r3
 8008a32:	3714      	adds	r7, #20
 8008a34:	46bd      	mov	sp, r7
 8008a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3a:	4770      	bx	lr
 8008a3c:	fffff800 	.word	0xfffff800

08008a40 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8008a40:	b480      	push	{r7}
 8008a42:	b087      	sub	sp, #28
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	60f8      	str	r0, [r7, #12]
 8008a48:	460b      	mov	r3, r1
 8008a4a:	607a      	str	r2, [r7, #4]
 8008a4c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	333c      	adds	r3, #60	; 0x3c
 8008a56:	3304      	adds	r3, #4
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008a5c:	693b      	ldr	r3, [r7, #16]
 8008a5e:	4a26      	ldr	r2, [pc, #152]	; (8008af8 <USB_EP0_OutStart+0xb8>)
 8008a60:	4293      	cmp	r3, r2
 8008a62:	d90a      	bls.n	8008a7a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008a64:	697b      	ldr	r3, [r7, #20]
 8008a66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008a70:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008a74:	d101      	bne.n	8008a7a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008a76:	2300      	movs	r3, #0
 8008a78:	e037      	b.n	8008aea <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008a7a:	697b      	ldr	r3, [r7, #20]
 8008a7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a80:	461a      	mov	r2, r3
 8008a82:	2300      	movs	r3, #0
 8008a84:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008a86:	697b      	ldr	r3, [r7, #20]
 8008a88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a8c:	691b      	ldr	r3, [r3, #16]
 8008a8e:	697a      	ldr	r2, [r7, #20]
 8008a90:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a94:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008a98:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008a9a:	697b      	ldr	r3, [r7, #20]
 8008a9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008aa0:	691b      	ldr	r3, [r3, #16]
 8008aa2:	697a      	ldr	r2, [r7, #20]
 8008aa4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008aa8:	f043 0318 	orr.w	r3, r3, #24
 8008aac:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008aae:	697b      	ldr	r3, [r7, #20]
 8008ab0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ab4:	691b      	ldr	r3, [r3, #16]
 8008ab6:	697a      	ldr	r2, [r7, #20]
 8008ab8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008abc:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8008ac0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008ac2:	7afb      	ldrb	r3, [r7, #11]
 8008ac4:	2b01      	cmp	r3, #1
 8008ac6:	d10f      	bne.n	8008ae8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008ac8:	697b      	ldr	r3, [r7, #20]
 8008aca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ace:	461a      	mov	r2, r3
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008ad4:	697b      	ldr	r3, [r7, #20]
 8008ad6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	697a      	ldr	r2, [r7, #20]
 8008ade:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008ae2:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8008ae6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008ae8:	2300      	movs	r3, #0
}
 8008aea:	4618      	mov	r0, r3
 8008aec:	371c      	adds	r7, #28
 8008aee:	46bd      	mov	sp, r7
 8008af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af4:	4770      	bx	lr
 8008af6:	bf00      	nop
 8008af8:	4f54300a 	.word	0x4f54300a

08008afc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008afc:	b480      	push	{r7}
 8008afe:	b085      	sub	sp, #20
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8008b04:	2300      	movs	r3, #0
 8008b06:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	3301      	adds	r3, #1
 8008b0c:	60fb      	str	r3, [r7, #12]
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	4a13      	ldr	r2, [pc, #76]	; (8008b60 <USB_CoreReset+0x64>)
 8008b12:	4293      	cmp	r3, r2
 8008b14:	d901      	bls.n	8008b1a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008b16:	2303      	movs	r3, #3
 8008b18:	e01b      	b.n	8008b52 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	691b      	ldr	r3, [r3, #16]
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	daf2      	bge.n	8008b08 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008b22:	2300      	movs	r3, #0
 8008b24:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	691b      	ldr	r3, [r3, #16]
 8008b2a:	f043 0201 	orr.w	r2, r3, #1
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	3301      	adds	r3, #1
 8008b36:	60fb      	str	r3, [r7, #12]
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	4a09      	ldr	r2, [pc, #36]	; (8008b60 <USB_CoreReset+0x64>)
 8008b3c:	4293      	cmp	r3, r2
 8008b3e:	d901      	bls.n	8008b44 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008b40:	2303      	movs	r3, #3
 8008b42:	e006      	b.n	8008b52 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	691b      	ldr	r3, [r3, #16]
 8008b48:	f003 0301 	and.w	r3, r3, #1
 8008b4c:	2b01      	cmp	r3, #1
 8008b4e:	d0f0      	beq.n	8008b32 <USB_CoreReset+0x36>

  return HAL_OK;
 8008b50:	2300      	movs	r3, #0
}
 8008b52:	4618      	mov	r0, r3
 8008b54:	3714      	adds	r7, #20
 8008b56:	46bd      	mov	sp, r7
 8008b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5c:	4770      	bx	lr
 8008b5e:	bf00      	nop
 8008b60:	00030d40 	.word	0x00030d40

08008b64 <USBD_MSC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008b64:	b580      	push	{r7, lr}
 8008b66:	b084      	sub	sp, #16
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	6078      	str	r0, [r7, #4]
 8008b6c:	460b      	mov	r3, r1
 8008b6e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_MSC_BOT_HandleTypeDef *hmsc;

  hmsc = USBD_malloc(sizeof(USBD_MSC_BOT_HandleTypeDef));
 8008b70:	f241 0074 	movw	r0, #4212	; 0x1074
 8008b74:	f003 fd70 	bl	800c658 <USBD_static_malloc>
 8008b78:	60f8      	str	r0, [r7, #12]

  if (hmsc == NULL)
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d105      	bne.n	8008b8c <USBD_MSC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	2200      	movs	r2, #0
 8008b84:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8008b88:	2302      	movs	r3, #2
 8008b8a:	e034      	b.n	8008bf6 <USBD_MSC_Init+0x92>
  }

  pdev->pClassData = (void *)hmsc;
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	68fa      	ldr	r2, [r7, #12]
 8008b90:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	7c1b      	ldrb	r3, [r3, #16]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d115      	bne.n	8008bc8 <USBD_MSC_Init+0x64>
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSC_EPOUT_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 8008b9c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008ba0:	2202      	movs	r2, #2
 8008ba2:	2101      	movs	r1, #1
 8008ba4:	6878      	ldr	r0, [r7, #4]
 8008ba6:	f003 fc14 	bl	800c3d2 <USBD_LL_OpenEP>
    pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 1U;
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	2201      	movs	r2, #1
 8008bae:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSC_EPIN_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 8008bb2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008bb6:	2202      	movs	r2, #2
 8008bb8:	2181      	movs	r1, #129	; 0x81
 8008bba:	6878      	ldr	r0, [r7, #4]
 8008bbc:	f003 fc09 	bl	800c3d2 <USBD_LL_OpenEP>
    pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 1U;
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	2201      	movs	r2, #1
 8008bc4:	871a      	strh	r2, [r3, #56]	; 0x38
 8008bc6:	e012      	b.n	8008bee <USBD_MSC_Init+0x8a>
  }
  else
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSC_EPOUT_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 8008bc8:	2340      	movs	r3, #64	; 0x40
 8008bca:	2202      	movs	r2, #2
 8008bcc:	2101      	movs	r1, #1
 8008bce:	6878      	ldr	r0, [r7, #4]
 8008bd0:	f003 fbff 	bl	800c3d2 <USBD_LL_OpenEP>
    pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 1U;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	2201      	movs	r2, #1
 8008bd8:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSC_EPIN_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 8008bdc:	2340      	movs	r3, #64	; 0x40
 8008bde:	2202      	movs	r2, #2
 8008be0:	2181      	movs	r1, #129	; 0x81
 8008be2:	6878      	ldr	r0, [r7, #4]
 8008be4:	f003 fbf5 	bl	800c3d2 <USBD_LL_OpenEP>
    pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 1U;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2201      	movs	r2, #1
 8008bec:	871a      	strh	r2, [r3, #56]	; 0x38
  }

  /* Init the BOT  layer */
  MSC_BOT_Init(pdev);
 8008bee:	6878      	ldr	r0, [r7, #4]
 8008bf0:	f000 f999 	bl	8008f26 <MSC_BOT_Init>

  return (uint8_t)USBD_OK;
 8008bf4:	2300      	movs	r3, #0
}
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	3710      	adds	r7, #16
 8008bfa:	46bd      	mov	sp, r7
 8008bfc:	bd80      	pop	{r7, pc}

08008bfe <USBD_MSC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008bfe:	b580      	push	{r7, lr}
 8008c00:	b082      	sub	sp, #8
 8008c02:	af00      	add	r7, sp, #0
 8008c04:	6078      	str	r0, [r7, #4]
 8008c06:	460b      	mov	r3, r1
 8008c08:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close MSC EPs */
  (void)USBD_LL_CloseEP(pdev, MSC_EPOUT_ADDR);
 8008c0a:	2101      	movs	r1, #1
 8008c0c:	6878      	ldr	r0, [r7, #4]
 8008c0e:	f003 fc06 	bl	800c41e <USBD_LL_CloseEP>
  pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 0U;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	2200      	movs	r2, #0
 8008c16:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, MSC_EPIN_ADDR);
 8008c1a:	2181      	movs	r1, #129	; 0x81
 8008c1c:	6878      	ldr	r0, [r7, #4]
 8008c1e:	f003 fbfe 	bl	800c41e <USBD_LL_CloseEP>
  pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 0U;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2200      	movs	r2, #0
 8008c26:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Free MSC Class Resources */
  if (pdev->pClassData != NULL)
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d00c      	beq.n	8008c4c <USBD_MSC_DeInit+0x4e>
  {
    /* De-Init the BOT layer */
    MSC_BOT_DeInit(pdev);
 8008c32:	6878      	ldr	r0, [r7, #4]
 8008c34:	f000 f9dd 	bl	8008ff2 <MSC_BOT_DeInit>

    (void)USBD_free(pdev->pClassData);
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008c3e:	4618      	mov	r0, r3
 8008c40:	f003 fd18 	bl	800c674 <USBD_static_free>
    pdev->pClassData = NULL;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2200      	movs	r2, #0
 8008c48:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8008c4c:	2300      	movs	r3, #0
}
 8008c4e:	4618      	mov	r0, r3
 8008c50:	3708      	adds	r7, #8
 8008c52:	46bd      	mov	sp, r7
 8008c54:	bd80      	pop	{r7, pc}
	...

08008c58 <USBD_MSC_Setup>:
  * @param  pdev: device instance
  * @param  req: USB request
  * @retval status
  */
uint8_t USBD_MSC_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	b086      	sub	sp, #24
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	6078      	str	r0, [r7, #4]
 8008c60:	6039      	str	r1, [r7, #0]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008c68:	613b      	str	r3, [r7, #16]
  USBD_StatusTypeDef ret = USBD_OK;
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	75fb      	strb	r3, [r7, #23]
  uint16_t status_info = 0U;
 8008c6e:	2300      	movs	r3, #0
 8008c70:	81fb      	strh	r3, [r7, #14]

  if (hmsc == NULL)
 8008c72:	693b      	ldr	r3, [r7, #16]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d101      	bne.n	8008c7c <USBD_MSC_Setup+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008c78:	2303      	movs	r3, #3
 8008c7a:	e0db      	b.n	8008e34 <USBD_MSC_Setup+0x1dc>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008c7c:	683b      	ldr	r3, [r7, #0]
 8008c7e:	781b      	ldrb	r3, [r3, #0]
 8008c80:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d04e      	beq.n	8008d26 <USBD_MSC_Setup+0xce>
 8008c88:	2b20      	cmp	r3, #32
 8008c8a:	f040 80cb 	bne.w	8008e24 <USBD_MSC_Setup+0x1cc>
  {
    /* Class request */
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 8008c8e:	683b      	ldr	r3, [r7, #0]
 8008c90:	785b      	ldrb	r3, [r3, #1]
 8008c92:	2bfe      	cmp	r3, #254	; 0xfe
 8008c94:	d002      	beq.n	8008c9c <USBD_MSC_Setup+0x44>
 8008c96:	2bff      	cmp	r3, #255	; 0xff
 8008c98:	d025      	beq.n	8008ce6 <USBD_MSC_Setup+0x8e>
 8008c9a:	e03c      	b.n	8008d16 <USBD_MSC_Setup+0xbe>
      {
        case BOT_GET_MAX_LUN:
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 8008c9c:	683b      	ldr	r3, [r7, #0]
 8008c9e:	885b      	ldrh	r3, [r3, #2]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d119      	bne.n	8008cd8 <USBD_MSC_Setup+0x80>
 8008ca4:	683b      	ldr	r3, [r7, #0]
 8008ca6:	88db      	ldrh	r3, [r3, #6]
 8008ca8:	2b01      	cmp	r3, #1
 8008caa:	d115      	bne.n	8008cd8 <USBD_MSC_Setup+0x80>
              ((req->bmRequest & 0x80U) == 0x80U))
 8008cac:	683b      	ldr	r3, [r7, #0]
 8008cae:	781b      	ldrb	r3, [r3, #0]
 8008cb0:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	da10      	bge.n	8008cd8 <USBD_MSC_Setup+0x80>
          {
            hmsc->max_lun = (uint32_t)((USBD_StorageTypeDef *)pdev->pUserData)->GetMaxLun();
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008cbc:	699b      	ldr	r3, [r3, #24]
 8008cbe:	4798      	blx	r3
 8008cc0:	4603      	mov	r3, r0
 8008cc2:	461a      	mov	r2, r3
 8008cc4:	693b      	ldr	r3, [r7, #16]
 8008cc6:	601a      	str	r2, [r3, #0]
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->max_lun, 1U);
 8008cc8:	693b      	ldr	r3, [r7, #16]
 8008cca:	2201      	movs	r2, #1
 8008ccc:	4619      	mov	r1, r3
 8008cce:	6878      	ldr	r0, [r7, #4]
 8008cd0:	f002 fef5 	bl	800babe <USBD_CtlSendData>
 8008cd4:	bf00      	nop
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008cd6:	e025      	b.n	8008d24 <USBD_MSC_Setup+0xcc>
            USBD_CtlError(pdev, req);
 8008cd8:	6839      	ldr	r1, [r7, #0]
 8008cda:	6878      	ldr	r0, [r7, #4]
 8008cdc:	f002 fe7e 	bl	800b9dc <USBD_CtlError>
            ret = USBD_FAIL;
 8008ce0:	2303      	movs	r3, #3
 8008ce2:	75fb      	strb	r3, [r7, #23]
          break;
 8008ce4:	e01e      	b.n	8008d24 <USBD_MSC_Setup+0xcc>

        case BOT_RESET :
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	885b      	ldrh	r3, [r3, #2]
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d10c      	bne.n	8008d08 <USBD_MSC_Setup+0xb0>
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	88db      	ldrh	r3, [r3, #6]
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d108      	bne.n	8008d08 <USBD_MSC_Setup+0xb0>
              ((req->bmRequest & 0x80U) != 0x80U))
 8008cf6:	683b      	ldr	r3, [r7, #0]
 8008cf8:	781b      	ldrb	r3, [r3, #0]
 8008cfa:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	db03      	blt.n	8008d08 <USBD_MSC_Setup+0xb0>
          {
            MSC_BOT_Reset(pdev);
 8008d00:	6878      	ldr	r0, [r7, #4]
 8008d02:	f000 f94f 	bl	8008fa4 <MSC_BOT_Reset>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008d06:	e00d      	b.n	8008d24 <USBD_MSC_Setup+0xcc>
            USBD_CtlError(pdev, req);
 8008d08:	6839      	ldr	r1, [r7, #0]
 8008d0a:	6878      	ldr	r0, [r7, #4]
 8008d0c:	f002 fe66 	bl	800b9dc <USBD_CtlError>
            ret = USBD_FAIL;
 8008d10:	2303      	movs	r3, #3
 8008d12:	75fb      	strb	r3, [r7, #23]
          break;
 8008d14:	e006      	b.n	8008d24 <USBD_MSC_Setup+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8008d16:	6839      	ldr	r1, [r7, #0]
 8008d18:	6878      	ldr	r0, [r7, #4]
 8008d1a:	f002 fe5f 	bl	800b9dc <USBD_CtlError>
          ret = USBD_FAIL;
 8008d1e:	2303      	movs	r3, #3
 8008d20:	75fb      	strb	r3, [r7, #23]
          break;
 8008d22:	bf00      	nop
      }
      break;
 8008d24:	e085      	b.n	8008e32 <USBD_MSC_Setup+0x1da>
    /* Interface & Endpoint request */
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	785b      	ldrb	r3, [r3, #1]
 8008d2a:	2b0b      	cmp	r3, #11
 8008d2c:	d871      	bhi.n	8008e12 <USBD_MSC_Setup+0x1ba>
 8008d2e:	a201      	add	r2, pc, #4	; (adr r2, 8008d34 <USBD_MSC_Setup+0xdc>)
 8008d30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d34:	08008d65 	.word	0x08008d65
 8008d38:	08008de1 	.word	0x08008de1
 8008d3c:	08008e13 	.word	0x08008e13
 8008d40:	08008e13 	.word	0x08008e13
 8008d44:	08008e13 	.word	0x08008e13
 8008d48:	08008e13 	.word	0x08008e13
 8008d4c:	08008e13 	.word	0x08008e13
 8008d50:	08008e13 	.word	0x08008e13
 8008d54:	08008e13 	.word	0x08008e13
 8008d58:	08008e13 	.word	0x08008e13
 8008d5c:	08008d8f 	.word	0x08008d8f
 8008d60:	08008db9 	.word	0x08008db9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008d6a:	b2db      	uxtb	r3, r3
 8008d6c:	2b03      	cmp	r3, #3
 8008d6e:	d107      	bne.n	8008d80 <USBD_MSC_Setup+0x128>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008d70:	f107 030e 	add.w	r3, r7, #14
 8008d74:	2202      	movs	r2, #2
 8008d76:	4619      	mov	r1, r3
 8008d78:	6878      	ldr	r0, [r7, #4]
 8008d7a:	f002 fea0 	bl	800babe <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008d7e:	e050      	b.n	8008e22 <USBD_MSC_Setup+0x1ca>
            USBD_CtlError(pdev, req);
 8008d80:	6839      	ldr	r1, [r7, #0]
 8008d82:	6878      	ldr	r0, [r7, #4]
 8008d84:	f002 fe2a 	bl	800b9dc <USBD_CtlError>
            ret = USBD_FAIL;
 8008d88:	2303      	movs	r3, #3
 8008d8a:	75fb      	strb	r3, [r7, #23]
          break;
 8008d8c:	e049      	b.n	8008e22 <USBD_MSC_Setup+0x1ca>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008d94:	b2db      	uxtb	r3, r3
 8008d96:	2b03      	cmp	r3, #3
 8008d98:	d107      	bne.n	8008daa <USBD_MSC_Setup+0x152>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->interface, 1U);
 8008d9a:	693b      	ldr	r3, [r7, #16]
 8008d9c:	3304      	adds	r3, #4
 8008d9e:	2201      	movs	r2, #1
 8008da0:	4619      	mov	r1, r3
 8008da2:	6878      	ldr	r0, [r7, #4]
 8008da4:	f002 fe8b 	bl	800babe <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008da8:	e03b      	b.n	8008e22 <USBD_MSC_Setup+0x1ca>
            USBD_CtlError(pdev, req);
 8008daa:	6839      	ldr	r1, [r7, #0]
 8008dac:	6878      	ldr	r0, [r7, #4]
 8008dae:	f002 fe15 	bl	800b9dc <USBD_CtlError>
            ret = USBD_FAIL;
 8008db2:	2303      	movs	r3, #3
 8008db4:	75fb      	strb	r3, [r7, #23]
          break;
 8008db6:	e034      	b.n	8008e22 <USBD_MSC_Setup+0x1ca>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008dbe:	b2db      	uxtb	r3, r3
 8008dc0:	2b03      	cmp	r3, #3
 8008dc2:	d106      	bne.n	8008dd2 <USBD_MSC_Setup+0x17a>
          {
            hmsc->interface = (uint8_t)(req->wValue);
 8008dc4:	683b      	ldr	r3, [r7, #0]
 8008dc6:	885b      	ldrh	r3, [r3, #2]
 8008dc8:	b2db      	uxtb	r3, r3
 8008dca:	461a      	mov	r2, r3
 8008dcc:	693b      	ldr	r3, [r7, #16]
 8008dce:	605a      	str	r2, [r3, #4]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008dd0:	e027      	b.n	8008e22 <USBD_MSC_Setup+0x1ca>
            USBD_CtlError(pdev, req);
 8008dd2:	6839      	ldr	r1, [r7, #0]
 8008dd4:	6878      	ldr	r0, [r7, #4]
 8008dd6:	f002 fe01 	bl	800b9dc <USBD_CtlError>
            ret = USBD_FAIL;
 8008dda:	2303      	movs	r3, #3
 8008ddc:	75fb      	strb	r3, [r7, #23]
          break;
 8008dde:	e020      	b.n	8008e22 <USBD_MSC_Setup+0x1ca>

        case USB_REQ_CLEAR_FEATURE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008de6:	b2db      	uxtb	r3, r3
 8008de8:	2b03      	cmp	r3, #3
 8008dea:	d119      	bne.n	8008e20 <USBD_MSC_Setup+0x1c8>
          {
            if (req->wValue == USB_FEATURE_EP_HALT)
 8008dec:	683b      	ldr	r3, [r7, #0]
 8008dee:	885b      	ldrh	r3, [r3, #2]
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d115      	bne.n	8008e20 <USBD_MSC_Setup+0x1c8>
            {
              /* Flush the FIFO */
              (void)USBD_LL_FlushEP(pdev, (uint8_t)req->wIndex);
 8008df4:	683b      	ldr	r3, [r7, #0]
 8008df6:	889b      	ldrh	r3, [r3, #4]
 8008df8:	b2db      	uxtb	r3, r3
 8008dfa:	4619      	mov	r1, r3
 8008dfc:	6878      	ldr	r0, [r7, #4]
 8008dfe:	f003 fb2d 	bl	800c45c <USBD_LL_FlushEP>

              /* Handle BOT error */
              MSC_BOT_CplClrFeature(pdev, (uint8_t)req->wIndex);
 8008e02:	683b      	ldr	r3, [r7, #0]
 8008e04:	889b      	ldrh	r3, [r3, #4]
 8008e06:	b2db      	uxtb	r3, r3
 8008e08:	4619      	mov	r1, r3
 8008e0a:	6878      	ldr	r0, [r7, #4]
 8008e0c:	f000 faa6 	bl	800935c <MSC_BOT_CplClrFeature>
            }
          }
          break;
 8008e10:	e006      	b.n	8008e20 <USBD_MSC_Setup+0x1c8>

        default:
          USBD_CtlError(pdev, req);
 8008e12:	6839      	ldr	r1, [r7, #0]
 8008e14:	6878      	ldr	r0, [r7, #4]
 8008e16:	f002 fde1 	bl	800b9dc <USBD_CtlError>
          ret = USBD_FAIL;
 8008e1a:	2303      	movs	r3, #3
 8008e1c:	75fb      	strb	r3, [r7, #23]
          break;
 8008e1e:	e000      	b.n	8008e22 <USBD_MSC_Setup+0x1ca>
          break;
 8008e20:	bf00      	nop
      }
      break;
 8008e22:	e006      	b.n	8008e32 <USBD_MSC_Setup+0x1da>

    default:
      USBD_CtlError(pdev, req);
 8008e24:	6839      	ldr	r1, [r7, #0]
 8008e26:	6878      	ldr	r0, [r7, #4]
 8008e28:	f002 fdd8 	bl	800b9dc <USBD_CtlError>
      ret = USBD_FAIL;
 8008e2c:	2303      	movs	r3, #3
 8008e2e:	75fb      	strb	r3, [r7, #23]
      break;
 8008e30:	bf00      	nop
  }

  return (uint8_t)ret;
 8008e32:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e34:	4618      	mov	r0, r3
 8008e36:	3718      	adds	r7, #24
 8008e38:	46bd      	mov	sp, r7
 8008e3a:	bd80      	pop	{r7, pc}

08008e3c <USBD_MSC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008e3c:	b580      	push	{r7, lr}
 8008e3e:	b082      	sub	sp, #8
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	6078      	str	r0, [r7, #4]
 8008e44:	460b      	mov	r3, r1
 8008e46:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataIn(pdev, epnum);
 8008e48:	78fb      	ldrb	r3, [r7, #3]
 8008e4a:	4619      	mov	r1, r3
 8008e4c:	6878      	ldr	r0, [r7, #4]
 8008e4e:	f000 f8e4 	bl	800901a <MSC_BOT_DataIn>

  return (uint8_t)USBD_OK;
 8008e52:	2300      	movs	r3, #0
}
 8008e54:	4618      	mov	r0, r3
 8008e56:	3708      	adds	r7, #8
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	bd80      	pop	{r7, pc}

08008e5c <USBD_MSC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008e5c:	b580      	push	{r7, lr}
 8008e5e:	b082      	sub	sp, #8
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
 8008e64:	460b      	mov	r3, r1
 8008e66:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataOut(pdev, epnum);
 8008e68:	78fb      	ldrb	r3, [r7, #3]
 8008e6a:	4619      	mov	r1, r3
 8008e6c:	6878      	ldr	r0, [r7, #4]
 8008e6e:	f000 f90c 	bl	800908a <MSC_BOT_DataOut>

  return (uint8_t)USBD_OK;
 8008e72:	2300      	movs	r3, #0
}
 8008e74:	4618      	mov	r0, r3
 8008e76:	3708      	adds	r7, #8
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	bd80      	pop	{r7, pc}

08008e7c <USBD_MSC_GetHSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetHSCfgDesc(uint16_t *length)
{
 8008e7c:	b480      	push	{r7}
 8008e7e:	b083      	sub	sp, #12
 8008e80:	af00      	add	r7, sp, #0
 8008e82:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_CfgHSDesc);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	2220      	movs	r2, #32
 8008e88:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_CfgHSDesc;
 8008e8a:	4b03      	ldr	r3, [pc, #12]	; (8008e98 <USBD_MSC_GetHSCfgDesc+0x1c>)
}
 8008e8c:	4618      	mov	r0, r3
 8008e8e:	370c      	adds	r7, #12
 8008e90:	46bd      	mov	sp, r7
 8008e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e96:	4770      	bx	lr
 8008e98:	2400004c 	.word	0x2400004c

08008e9c <USBD_MSC_GetFSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetFSCfgDesc(uint16_t *length)
{
 8008e9c:	b480      	push	{r7}
 8008e9e:	b083      	sub	sp, #12
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_CfgFSDesc);
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	2220      	movs	r2, #32
 8008ea8:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_CfgFSDesc;
 8008eaa:	4b03      	ldr	r3, [pc, #12]	; (8008eb8 <USBD_MSC_GetFSCfgDesc+0x1c>)
}
 8008eac:	4618      	mov	r0, r3
 8008eae:	370c      	adds	r7, #12
 8008eb0:	46bd      	mov	sp, r7
 8008eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb6:	4770      	bx	lr
 8008eb8:	2400006c 	.word	0x2400006c

08008ebc <USBD_MSC_GetOtherSpeedCfgDesc>:
  *         return other speed configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008ebc:	b480      	push	{r7}
 8008ebe:	b083      	sub	sp, #12
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_OtherSpeedCfgDesc);
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	2220      	movs	r2, #32
 8008ec8:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_OtherSpeedCfgDesc;
 8008eca:	4b03      	ldr	r3, [pc, #12]	; (8008ed8 <USBD_MSC_GetOtherSpeedCfgDesc+0x1c>)
}
 8008ecc:	4618      	mov	r0, r3
 8008ece:	370c      	adds	r7, #12
 8008ed0:	46bd      	mov	sp, r7
 8008ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed6:	4770      	bx	lr
 8008ed8:	2400008c 	.word	0x2400008c

08008edc <USBD_MSC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008edc:	b480      	push	{r7}
 8008ede:	b083      	sub	sp, #12
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_DeviceQualifierDesc);
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	220a      	movs	r2, #10
 8008ee8:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_DeviceQualifierDesc;
 8008eea:	4b03      	ldr	r3, [pc, #12]	; (8008ef8 <USBD_MSC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008eec:	4618      	mov	r0, r3
 8008eee:	370c      	adds	r7, #12
 8008ef0:	46bd      	mov	sp, r7
 8008ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef6:	4770      	bx	lr
 8008ef8:	240000ac 	.word	0x240000ac

08008efc <USBD_MSC_RegisterStorage>:
  * @brief  USBD_MSC_RegisterStorage
  * @param  fops: storage callback
  * @retval status
  */
uint8_t USBD_MSC_RegisterStorage(USBD_HandleTypeDef *pdev, USBD_StorageTypeDef *fops)
{
 8008efc:	b480      	push	{r7}
 8008efe:	b083      	sub	sp, #12
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	6078      	str	r0, [r7, #4]
 8008f04:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008f06:	683b      	ldr	r3, [r7, #0]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d101      	bne.n	8008f10 <USBD_MSC_RegisterStorage+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008f0c:	2303      	movs	r3, #3
 8008f0e:	e004      	b.n	8008f1a <USBD_MSC_RegisterStorage+0x1e>
  }

  pdev->pUserData = fops;
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	683a      	ldr	r2, [r7, #0]
 8008f14:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8008f18:	2300      	movs	r3, #0
}
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	370c      	adds	r7, #12
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f24:	4770      	bx	lr

08008f26 <MSC_BOT_Init>:
  *         Initialize the BOT Process
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_Init(USBD_HandleTypeDef *pdev)
{
 8008f26:	b580      	push	{r7, lr}
 8008f28:	b084      	sub	sp, #16
 8008f2a:	af00      	add	r7, sp, #0
 8008f2c:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008f34:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d02f      	beq.n	8008f9c <MSC_BOT_Init+0x76>
  {
    return;
  }

  hmsc->bot_state = USBD_BOT_IDLE;
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	2200      	movs	r2, #0
 8008f40:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	2200      	movs	r2, #0
 8008f46:	725a      	strb	r2, [r3, #9]

  hmsc->scsi_sense_tail = 0U;
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008f4e:	2200      	movs	r2, #0
 8008f50:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
  hmsc->scsi_sense_head = 0U;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
  hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008f66:	2200      	movs	r2, #0
 8008f68:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62

  ((USBD_StorageTypeDef *)pdev->pUserData)->Init(0U);
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	2000      	movs	r0, #0
 8008f76:	4798      	blx	r3

  (void)USBD_LL_FlushEP(pdev, MSC_EPOUT_ADDR);
 8008f78:	2101      	movs	r1, #1
 8008f7a:	6878      	ldr	r0, [r7, #4]
 8008f7c:	f003 fa6e 	bl	800c45c <USBD_LL_FlushEP>
  (void)USBD_LL_FlushEP(pdev, MSC_EPIN_ADDR);
 8008f80:	2181      	movs	r1, #129	; 0x81
 8008f82:	6878      	ldr	r0, [r7, #4]
 8008f84:	f003 fa6a 	bl	800c45c <USBD_LL_FlushEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, (uint8_t *)&hmsc->cbw,
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	f241 0210 	movw	r2, #4112	; 0x1010
 8008f8e:	441a      	add	r2, r3
 8008f90:	231f      	movs	r3, #31
 8008f92:	2101      	movs	r1, #1
 8008f94:	6878      	ldr	r0, [r7, #4]
 8008f96:	f003 fb2a 	bl	800c5ee <USBD_LL_PrepareReceive>
 8008f9a:	e000      	b.n	8008f9e <MSC_BOT_Init+0x78>
    return;
 8008f9c:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 8008f9e:	3710      	adds	r7, #16
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	bd80      	pop	{r7, pc}

08008fa4 <MSC_BOT_Reset>:
  *         Reset the BOT Machine
  * @param  pdev: device instance
  * @retval  None
  */
void MSC_BOT_Reset(USBD_HandleTypeDef *pdev)
{
 8008fa4:	b580      	push	{r7, lr}
 8008fa6:	b084      	sub	sp, #16
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008fb2:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d017      	beq.n	8008fea <MSC_BOT_Reset+0x46>
  {
    return;
  }

  hmsc->bot_state  = USBD_BOT_IDLE;
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	2201      	movs	r2, #1
 8008fc4:	725a      	strb	r2, [r3, #9]

  (void)USBD_LL_ClearStallEP(pdev, MSC_EPIN_ADDR);
 8008fc6:	2181      	movs	r1, #129	; 0x81
 8008fc8:	6878      	ldr	r0, [r7, #4]
 8008fca:	f003 fa85 	bl	800c4d8 <USBD_LL_ClearStallEP>
  (void)USBD_LL_ClearStallEP(pdev, MSC_EPOUT_ADDR);
 8008fce:	2101      	movs	r1, #1
 8008fd0:	6878      	ldr	r0, [r7, #4]
 8008fd2:	f003 fa81 	bl	800c4d8 <USBD_LL_ClearStallEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, (uint8_t *)&hmsc->cbw,
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	f241 0210 	movw	r2, #4112	; 0x1010
 8008fdc:	441a      	add	r2, r3
 8008fde:	231f      	movs	r3, #31
 8008fe0:	2101      	movs	r1, #1
 8008fe2:	6878      	ldr	r0, [r7, #4]
 8008fe4:	f003 fb03 	bl	800c5ee <USBD_LL_PrepareReceive>
 8008fe8:	e000      	b.n	8008fec <MSC_BOT_Reset+0x48>
    return;
 8008fea:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 8008fec:	3710      	adds	r7, #16
 8008fee:	46bd      	mov	sp, r7
 8008ff0:	bd80      	pop	{r7, pc}

08008ff2 <MSC_BOT_DeInit>:
  *         DeInitialize the BOT Machine
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_DeInit(USBD_HandleTypeDef  *pdev)
{
 8008ff2:	b480      	push	{r7}
 8008ff4:	b085      	sub	sp, #20
 8008ff6:	af00      	add	r7, sp, #0
 8008ff8:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009000:	60fb      	str	r3, [r7, #12]

  if (hmsc != NULL)
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	2b00      	cmp	r3, #0
 8009006:	d002      	beq.n	800900e <MSC_BOT_DeInit+0x1c>
  {
    hmsc->bot_state = USBD_BOT_IDLE;
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	2200      	movs	r2, #0
 800900c:	721a      	strb	r2, [r3, #8]
  }
}
 800900e:	bf00      	nop
 8009010:	3714      	adds	r7, #20
 8009012:	46bd      	mov	sp, r7
 8009014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009018:	4770      	bx	lr

0800901a <MSC_BOT_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800901a:	b580      	push	{r7, lr}
 800901c:	b084      	sub	sp, #16
 800901e:	af00      	add	r7, sp, #0
 8009020:	6078      	str	r0, [r7, #4]
 8009022:	460b      	mov	r3, r1
 8009024:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800902c:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	2b00      	cmp	r3, #0
 8009032:	d022      	beq.n	800907a <MSC_BOT_DataIn+0x60>
  {
    return;
  }

  switch (hmsc->bot_state)
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	7a1b      	ldrb	r3, [r3, #8]
 8009038:	2b02      	cmp	r3, #2
 800903a:	d005      	beq.n	8009048 <MSC_BOT_DataIn+0x2e>
 800903c:	2b02      	cmp	r3, #2
 800903e:	db1e      	blt.n	800907e <MSC_BOT_DataIn+0x64>
 8009040:	3b03      	subs	r3, #3
 8009042:	2b01      	cmp	r3, #1
 8009044:	d81b      	bhi.n	800907e <MSC_BOT_DataIn+0x64>
 8009046:	e013      	b.n	8009070 <MSC_BOT_DataIn+0x56>
  {
    case USBD_BOT_DATA_IN:
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800904e:	7f59      	ldrb	r1, [r3, #29]
 8009050:	68fa      	ldr	r2, [r7, #12]
 8009052:	f241 031f 	movw	r3, #4127	; 0x101f
 8009056:	4413      	add	r3, r2
 8009058:	461a      	mov	r2, r3
 800905a:	6878      	ldr	r0, [r7, #4]
 800905c:	f000 f9ac 	bl	80093b8 <SCSI_ProcessCmd>
 8009060:	4603      	mov	r3, r0
 8009062:	2b00      	cmp	r3, #0
 8009064:	da0d      	bge.n	8009082 <MSC_BOT_DataIn+0x68>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8009066:	2101      	movs	r1, #1
 8009068:	6878      	ldr	r0, [r7, #4]
 800906a:	f000 f90d 	bl	8009288 <MSC_BOT_SendCSW>
      }
      break;
 800906e:	e008      	b.n	8009082 <MSC_BOT_DataIn+0x68>

    case USBD_BOT_SEND_DATA:
    case USBD_BOT_LAST_DATA_IN:
      MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 8009070:	2100      	movs	r1, #0
 8009072:	6878      	ldr	r0, [r7, #4]
 8009074:	f000 f908 	bl	8009288 <MSC_BOT_SendCSW>
      break;
 8009078:	e004      	b.n	8009084 <MSC_BOT_DataIn+0x6a>
    return;
 800907a:	bf00      	nop
 800907c:	e002      	b.n	8009084 <MSC_BOT_DataIn+0x6a>

    default:
      break;
 800907e:	bf00      	nop
 8009080:	e000      	b.n	8009084 <MSC_BOT_DataIn+0x6a>
      break;
 8009082:	bf00      	nop
  }
}
 8009084:	3710      	adds	r7, #16
 8009086:	46bd      	mov	sp, r7
 8009088:	bd80      	pop	{r7, pc}

0800908a <MSC_BOT_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800908a:	b580      	push	{r7, lr}
 800908c:	b084      	sub	sp, #16
 800908e:	af00      	add	r7, sp, #0
 8009090:	6078      	str	r0, [r7, #4]
 8009092:	460b      	mov	r3, r1
 8009094:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800909c:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d01e      	beq.n	80090e2 <MSC_BOT_DataOut+0x58>
  {
    return;
  }

  switch (hmsc->bot_state)
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	7a1b      	ldrb	r3, [r3, #8]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d002      	beq.n	80090b2 <MSC_BOT_DataOut+0x28>
 80090ac:	2b01      	cmp	r3, #1
 80090ae:	d004      	beq.n	80090ba <MSC_BOT_DataOut+0x30>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
      }
      break;

    default:
      break;
 80090b0:	e01a      	b.n	80090e8 <MSC_BOT_DataOut+0x5e>
      MSC_BOT_CBW_Decode(pdev);
 80090b2:	6878      	ldr	r0, [r7, #4]
 80090b4:	f000 f81c 	bl	80090f0 <MSC_BOT_CBW_Decode>
      break;
 80090b8:	e016      	b.n	80090e8 <MSC_BOT_DataOut+0x5e>
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80090c0:	7f59      	ldrb	r1, [r3, #29]
 80090c2:	68fa      	ldr	r2, [r7, #12]
 80090c4:	f241 031f 	movw	r3, #4127	; 0x101f
 80090c8:	4413      	add	r3, r2
 80090ca:	461a      	mov	r2, r3
 80090cc:	6878      	ldr	r0, [r7, #4]
 80090ce:	f000 f973 	bl	80093b8 <SCSI_ProcessCmd>
 80090d2:	4603      	mov	r3, r0
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	da06      	bge.n	80090e6 <MSC_BOT_DataOut+0x5c>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 80090d8:	2101      	movs	r1, #1
 80090da:	6878      	ldr	r0, [r7, #4]
 80090dc:	f000 f8d4 	bl	8009288 <MSC_BOT_SendCSW>
      break;
 80090e0:	e001      	b.n	80090e6 <MSC_BOT_DataOut+0x5c>
    return;
 80090e2:	bf00      	nop
 80090e4:	e000      	b.n	80090e8 <MSC_BOT_DataOut+0x5e>
      break;
 80090e6:	bf00      	nop
  }
}
 80090e8:	3710      	adds	r7, #16
 80090ea:	46bd      	mov	sp, r7
 80090ec:	bd80      	pop	{r7, pc}
	...

080090f0 <MSC_BOT_CBW_Decode>:
  *         Decode the CBW command and set the BOT state machine accordingly
  * @param  pdev: device instance
  * @retval None
  */
static void  MSC_BOT_CBW_Decode(USBD_HandleTypeDef *pdev)
{
 80090f0:	b580      	push	{r7, lr}
 80090f2:	b084      	sub	sp, #16
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80090fe:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	2b00      	cmp	r3, #0
 8009104:	f000 8083 	beq.w	800920e <MSC_BOT_CBW_Decode+0x11e>
  {
    return;
  }

  hmsc->csw.dTag = hmsc->cbw.dTag;
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800910e:	695b      	ldr	r3, [r3, #20]
 8009110:	68fa      	ldr	r2, [r7, #12]
 8009112:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8009116:	6353      	str	r3, [r2, #52]	; 0x34
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800911e:	699b      	ldr	r3, [r3, #24]
 8009120:	68fa      	ldr	r2, [r7, #12]
 8009122:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8009126:	6393      	str	r3, [r2, #56]	; 0x38

  if ((USBD_LL_GetRxDataSize(pdev, MSC_EPOUT_ADDR) != USBD_BOT_CBW_LENGTH) ||
 8009128:	2101      	movs	r1, #1
 800912a:	6878      	ldr	r0, [r7, #4]
 800912c:	f003 fa80 	bl	800c630 <USBD_LL_GetRxDataSize>
 8009130:	4603      	mov	r3, r0
 8009132:	2b1f      	cmp	r3, #31
 8009134:	d118      	bne.n	8009168 <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800913c:	691b      	ldr	r3, [r3, #16]
  if ((USBD_LL_GetRxDataSize(pdev, MSC_EPOUT_ADDR) != USBD_BOT_CBW_LENGTH) ||
 800913e:	4a37      	ldr	r2, [pc, #220]	; (800921c <MSC_BOT_CBW_Decode+0x12c>)
 8009140:	4293      	cmp	r3, r2
 8009142:	d111      	bne.n	8009168 <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800914a:	7f5b      	ldrb	r3, [r3, #29]
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 800914c:	2b01      	cmp	r3, #1
 800914e:	d80b      	bhi.n	8009168 <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009156:	7f9b      	ldrb	r3, [r3, #30]
 8009158:	2b00      	cmp	r3, #0
 800915a:	d005      	beq.n	8009168 <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.bCBLength > 16U))
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009162:	7f9b      	ldrb	r3, [r3, #30]
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 8009164:	2b10      	cmp	r3, #16
 8009166:	d90f      	bls.n	8009188 <MSC_BOT_CBW_Decode+0x98>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800916e:	7f59      	ldrb	r1, [r3, #29]
 8009170:	2320      	movs	r3, #32
 8009172:	2205      	movs	r2, #5
 8009174:	6878      	ldr	r0, [r7, #4]
 8009176:	f000 fe0d 	bl	8009d94 <SCSI_SenseCode>

    hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	2202      	movs	r2, #2
 800917e:	725a      	strb	r2, [r3, #9]
    MSC_BOT_Abort(pdev);
 8009180:	6878      	ldr	r0, [r7, #4]
 8009182:	f000 f8b7 	bl	80092f4 <MSC_BOT_Abort>
 8009186:	e045      	b.n	8009214 <MSC_BOT_CBW_Decode+0x124>
  }
  else
  {
    if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800918e:	7f59      	ldrb	r1, [r3, #29]
 8009190:	68fa      	ldr	r2, [r7, #12]
 8009192:	f241 031f 	movw	r3, #4127	; 0x101f
 8009196:	4413      	add	r3, r2
 8009198:	461a      	mov	r2, r3
 800919a:	6878      	ldr	r0, [r7, #4]
 800919c:	f000 f90c 	bl	80093b8 <SCSI_ProcessCmd>
 80091a0:	4603      	mov	r3, r0
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	da0c      	bge.n	80091c0 <MSC_BOT_CBW_Decode+0xd0>
    {
      if (hmsc->bot_state == USBD_BOT_NO_DATA)
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	7a1b      	ldrb	r3, [r3, #8]
 80091aa:	2b05      	cmp	r3, #5
 80091ac:	d104      	bne.n	80091b8 <MSC_BOT_CBW_Decode+0xc8>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 80091ae:	2101      	movs	r1, #1
 80091b0:	6878      	ldr	r0, [r7, #4]
 80091b2:	f000 f869 	bl	8009288 <MSC_BOT_SendCSW>
 80091b6:	e02d      	b.n	8009214 <MSC_BOT_CBW_Decode+0x124>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 80091b8:	6878      	ldr	r0, [r7, #4]
 80091ba:	f000 f89b 	bl	80092f4 <MSC_BOT_Abort>
 80091be:	e029      	b.n	8009214 <MSC_BOT_CBW_Decode+0x124>
      }
    }
    /* Burst xfer handled internally */
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	7a1b      	ldrb	r3, [r3, #8]
 80091c4:	2b02      	cmp	r3, #2
 80091c6:	d024      	beq.n	8009212 <MSC_BOT_CBW_Decode+0x122>
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	7a1b      	ldrb	r3, [r3, #8]
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 80091cc:	2b01      	cmp	r3, #1
 80091ce:	d020      	beq.n	8009212 <MSC_BOT_CBW_Decode+0x122>
             (hmsc->bot_state != USBD_BOT_LAST_DATA_IN))
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	7a1b      	ldrb	r3, [r3, #8]
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 80091d4:	2b03      	cmp	r3, #3
 80091d6:	d01c      	beq.n	8009212 <MSC_BOT_CBW_Decode+0x122>
    {
      if (hmsc->bot_data_length > 0U)
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	68db      	ldr	r3, [r3, #12]
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d009      	beq.n	80091f4 <MSC_BOT_CBW_Decode+0x104>
      {
        MSC_BOT_SendData(pdev, hmsc->bot_data, hmsc->bot_data_length);
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	f103 0110 	add.w	r1, r3, #16
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	68db      	ldr	r3, [r3, #12]
 80091ea:	461a      	mov	r2, r3
 80091ec:	6878      	ldr	r0, [r7, #4]
 80091ee:	f000 f817 	bl	8009220 <MSC_BOT_SendData>
      if (hmsc->bot_data_length > 0U)
 80091f2:	e00f      	b.n	8009214 <MSC_BOT_CBW_Decode+0x124>
      }
      else if (hmsc->bot_data_length == 0U)
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	68db      	ldr	r3, [r3, #12]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d104      	bne.n	8009206 <MSC_BOT_CBW_Decode+0x116>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 80091fc:	2100      	movs	r1, #0
 80091fe:	6878      	ldr	r0, [r7, #4]
 8009200:	f000 f842 	bl	8009288 <MSC_BOT_SendCSW>
      if (hmsc->bot_data_length > 0U)
 8009204:	e006      	b.n	8009214 <MSC_BOT_CBW_Decode+0x124>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 8009206:	6878      	ldr	r0, [r7, #4]
 8009208:	f000 f874 	bl	80092f4 <MSC_BOT_Abort>
      if (hmsc->bot_data_length > 0U)
 800920c:	e002      	b.n	8009214 <MSC_BOT_CBW_Decode+0x124>
    return;
 800920e:	bf00      	nop
 8009210:	e000      	b.n	8009214 <MSC_BOT_CBW_Decode+0x124>
      }
    }
    else
    {
      return;
 8009212:	bf00      	nop
    }
  }
}
 8009214:	3710      	adds	r7, #16
 8009216:	46bd      	mov	sp, r7
 8009218:	bd80      	pop	{r7, pc}
 800921a:	bf00      	nop
 800921c:	43425355 	.word	0x43425355

08009220 <MSC_BOT_SendData>:
  * @param  buf: pointer to data buffer
  * @param  len: Data Length
  * @retval None
  */
static void  MSC_BOT_SendData(USBD_HandleTypeDef *pdev, uint8_t *pbuf, uint32_t len)
{
 8009220:	b580      	push	{r7, lr}
 8009222:	b086      	sub	sp, #24
 8009224:	af00      	add	r7, sp, #0
 8009226:	60f8      	str	r0, [r7, #12]
 8009228:	60b9      	str	r1, [r7, #8]
 800922a:	607a      	str	r2, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009232:	617b      	str	r3, [r7, #20]

  uint32_t length = MIN(hmsc->cbw.dDataLength, len);
 8009234:	697b      	ldr	r3, [r7, #20]
 8009236:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800923a:	699b      	ldr	r3, [r3, #24]
 800923c:	687a      	ldr	r2, [r7, #4]
 800923e:	4293      	cmp	r3, r2
 8009240:	bf28      	it	cs
 8009242:	4613      	movcs	r3, r2
 8009244:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 8009246:	697b      	ldr	r3, [r7, #20]
 8009248:	2b00      	cmp	r3, #0
 800924a:	d019      	beq.n	8009280 <MSC_BOT_SendData+0x60>
  {
    return;
  }

  hmsc->csw.dDataResidue -= len;
 800924c:	697b      	ldr	r3, [r7, #20]
 800924e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009252:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	1ad3      	subs	r3, r2, r3
 8009258:	697a      	ldr	r2, [r7, #20]
 800925a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800925e:	6393      	str	r3, [r2, #56]	; 0x38
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 8009260:	697b      	ldr	r3, [r7, #20]
 8009262:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009266:	2200      	movs	r2, #0
 8009268:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  hmsc->bot_state = USBD_BOT_SEND_DATA;
 800926c:	697b      	ldr	r3, [r7, #20]
 800926e:	2204      	movs	r2, #4
 8009270:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSC_EPIN_ADDR, pbuf, length);
 8009272:	693b      	ldr	r3, [r7, #16]
 8009274:	68ba      	ldr	r2, [r7, #8]
 8009276:	2181      	movs	r1, #129	; 0x81
 8009278:	68f8      	ldr	r0, [r7, #12]
 800927a:	f003 f997 	bl	800c5ac <USBD_LL_Transmit>
 800927e:	e000      	b.n	8009282 <MSC_BOT_SendData+0x62>
    return;
 8009280:	bf00      	nop
}
 8009282:	3718      	adds	r7, #24
 8009284:	46bd      	mov	sp, r7
 8009286:	bd80      	pop	{r7, pc}

08009288 <MSC_BOT_SendCSW>:
  * @param  pdev: device instance
  * @param  status : CSW status
  * @retval None
  */
void  MSC_BOT_SendCSW(USBD_HandleTypeDef *pdev, uint8_t CSW_Status)
{
 8009288:	b580      	push	{r7, lr}
 800928a:	b084      	sub	sp, #16
 800928c:	af00      	add	r7, sp, #0
 800928e:	6078      	str	r0, [r7, #4]
 8009290:	460b      	mov	r3, r1
 8009292:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800929a:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d022      	beq.n	80092e8 <MSC_BOT_SendCSW+0x60>
  {
    return;
  }

  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80092a8:	461a      	mov	r2, r3
 80092aa:	4b11      	ldr	r3, [pc, #68]	; (80092f0 <MSC_BOT_SendCSW+0x68>)
 80092ac:	6313      	str	r3, [r2, #48]	; 0x30
  hmsc->csw.bStatus = CSW_Status;
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80092b4:	461a      	mov	r2, r3
 80092b6:	78fb      	ldrb	r3, [r7, #3]
 80092b8:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
  hmsc->bot_state = USBD_BOT_IDLE;
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	2200      	movs	r2, #0
 80092c0:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSC_EPIN_ADDR, (uint8_t *)&hmsc->csw,
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	f241 0230 	movw	r2, #4144	; 0x1030
 80092c8:	441a      	add	r2, r3
 80092ca:	230d      	movs	r3, #13
 80092cc:	2181      	movs	r1, #129	; 0x81
 80092ce:	6878      	ldr	r0, [r7, #4]
 80092d0:	f003 f96c 	bl	800c5ac <USBD_LL_Transmit>
                         USBD_BOT_CSW_LENGTH);

  /* Prepare EP to Receive next Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, (uint8_t *)&hmsc->cbw,
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	f241 0210 	movw	r2, #4112	; 0x1010
 80092da:	441a      	add	r2, r3
 80092dc:	231f      	movs	r3, #31
 80092de:	2101      	movs	r1, #1
 80092e0:	6878      	ldr	r0, [r7, #4]
 80092e2:	f003 f984 	bl	800c5ee <USBD_LL_PrepareReceive>
 80092e6:	e000      	b.n	80092ea <MSC_BOT_SendCSW+0x62>
    return;
 80092e8:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 80092ea:	3710      	adds	r7, #16
 80092ec:	46bd      	mov	sp, r7
 80092ee:	bd80      	pop	{r7, pc}
 80092f0:	53425355 	.word	0x53425355

080092f4 <MSC_BOT_Abort>:
  * @param  pdev: device instance
  * @retval status
  */

static void  MSC_BOT_Abort(USBD_HandleTypeDef *pdev)
{
 80092f4:	b580      	push	{r7, lr}
 80092f6:	b084      	sub	sp, #16
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009302:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	2b00      	cmp	r3, #0
 8009308:	d024      	beq.n	8009354 <MSC_BOT_Abort+0x60>
  {
    return;
  }

  if ((hmsc->cbw.bmFlags == 0U) &&
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009310:	7f1b      	ldrb	r3, [r3, #28]
 8009312:	2b00      	cmp	r3, #0
 8009314:	d10d      	bne.n	8009332 <MSC_BOT_Abort+0x3e>
      (hmsc->cbw.dDataLength != 0U) &&
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800931c:	699b      	ldr	r3, [r3, #24]
  if ((hmsc->cbw.bmFlags == 0U) &&
 800931e:	2b00      	cmp	r3, #0
 8009320:	d007      	beq.n	8009332 <MSC_BOT_Abort+0x3e>
      (hmsc->bot_status == USBD_BOT_STATUS_NORMAL))
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	7a5b      	ldrb	r3, [r3, #9]
      (hmsc->cbw.dDataLength != 0U) &&
 8009326:	2b00      	cmp	r3, #0
 8009328:	d103      	bne.n	8009332 <MSC_BOT_Abort+0x3e>
  {
    (void)USBD_LL_StallEP(pdev, MSC_EPOUT_ADDR);
 800932a:	2101      	movs	r1, #1
 800932c:	6878      	ldr	r0, [r7, #4]
 800932e:	f003 f8b4 	bl	800c49a <USBD_LL_StallEP>
  }

  (void)USBD_LL_StallEP(pdev, MSC_EPIN_ADDR);
 8009332:	2181      	movs	r1, #129	; 0x81
 8009334:	6878      	ldr	r0, [r7, #4]
 8009336:	f003 f8b0 	bl	800c49a <USBD_LL_StallEP>

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR)
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	7a5b      	ldrb	r3, [r3, #9]
 800933e:	2b02      	cmp	r3, #2
 8009340:	d109      	bne.n	8009356 <MSC_BOT_Abort+0x62>
  {
    (void)USBD_LL_StallEP(pdev, MSC_EPIN_ADDR);
 8009342:	2181      	movs	r1, #129	; 0x81
 8009344:	6878      	ldr	r0, [r7, #4]
 8009346:	f003 f8a8 	bl	800c49a <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSC_EPOUT_ADDR);
 800934a:	2101      	movs	r1, #1
 800934c:	6878      	ldr	r0, [r7, #4]
 800934e:	f003 f8a4 	bl	800c49a <USBD_LL_StallEP>
 8009352:	e000      	b.n	8009356 <MSC_BOT_Abort+0x62>
    return;
 8009354:	bf00      	nop
  }
}
 8009356:	3710      	adds	r7, #16
 8009358:	46bd      	mov	sp, r7
 800935a:	bd80      	pop	{r7, pc}

0800935c <MSC_BOT_CplClrFeature>:
  * @param  epnum: endpoint index
  * @retval None
  */

void  MSC_BOT_CplClrFeature(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800935c:	b580      	push	{r7, lr}
 800935e:	b084      	sub	sp, #16
 8009360:	af00      	add	r7, sp, #0
 8009362:	6078      	str	r0, [r7, #4]
 8009364:	460b      	mov	r3, r1
 8009366:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800936e:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	2b00      	cmp	r3, #0
 8009374:	d019      	beq.n	80093aa <MSC_BOT_CplClrFeature+0x4e>
  {
    return;
  }

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR) /* Bad CBW Signature */
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	7a5b      	ldrb	r3, [r3, #9]
 800937a:	2b02      	cmp	r3, #2
 800937c:	d108      	bne.n	8009390 <MSC_BOT_CplClrFeature+0x34>
  {
    (void)USBD_LL_StallEP(pdev, MSC_EPIN_ADDR);
 800937e:	2181      	movs	r1, #129	; 0x81
 8009380:	6878      	ldr	r0, [r7, #4]
 8009382:	f003 f88a 	bl	800c49a <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSC_EPOUT_ADDR);
 8009386:	2101      	movs	r1, #1
 8009388:	6878      	ldr	r0, [r7, #4]
 800938a:	f003 f886 	bl	800c49a <USBD_LL_StallEP>
 800938e:	e00f      	b.n	80093b0 <MSC_BOT_CplClrFeature+0x54>
  }
  else if (((epnum & 0x80U) == 0x80U) && (hmsc->bot_status != USBD_BOT_STATUS_RECOVERY))
 8009390:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009394:	2b00      	cmp	r3, #0
 8009396:	da0a      	bge.n	80093ae <MSC_BOT_CplClrFeature+0x52>
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	7a5b      	ldrb	r3, [r3, #9]
 800939c:	2b01      	cmp	r3, #1
 800939e:	d006      	beq.n	80093ae <MSC_BOT_CplClrFeature+0x52>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 80093a0:	2101      	movs	r1, #1
 80093a2:	6878      	ldr	r0, [r7, #4]
 80093a4:	f7ff ff70 	bl	8009288 <MSC_BOT_SendCSW>
 80093a8:	e002      	b.n	80093b0 <MSC_BOT_CplClrFeature+0x54>
    return;
 80093aa:	bf00      	nop
 80093ac:	e000      	b.n	80093b0 <MSC_BOT_CplClrFeature+0x54>
  }
  else
  {
    return;
 80093ae:	bf00      	nop
  }
}
 80093b0:	3710      	adds	r7, #16
 80093b2:	46bd      	mov	sp, r7
 80093b4:	bd80      	pop	{r7, pc}
	...

080093b8 <SCSI_ProcessCmd>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
int8_t SCSI_ProcessCmd(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *cmd)
{
 80093b8:	b580      	push	{r7, lr}
 80093ba:	b086      	sub	sp, #24
 80093bc:	af00      	add	r7, sp, #0
 80093be:	60f8      	str	r0, [r7, #12]
 80093c0:	460b      	mov	r3, r1
 80093c2:	607a      	str	r2, [r7, #4]
 80093c4:	72fb      	strb	r3, [r7, #11]
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80093cc:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 80093ce:	693b      	ldr	r3, [r7, #16]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d102      	bne.n	80093da <SCSI_ProcessCmd+0x22>
  {
    return -1;
 80093d4:	f04f 33ff 	mov.w	r3, #4294967295
 80093d8:	e168      	b.n	80096ac <SCSI_ProcessCmd+0x2f4>
  }

  switch (cmd[0])
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	781b      	ldrb	r3, [r3, #0]
 80093de:	2baa      	cmp	r3, #170	; 0xaa
 80093e0:	f000 8144 	beq.w	800966c <SCSI_ProcessCmd+0x2b4>
 80093e4:	2baa      	cmp	r3, #170	; 0xaa
 80093e6:	f300 8153 	bgt.w	8009690 <SCSI_ProcessCmd+0x2d8>
 80093ea:	2ba8      	cmp	r3, #168	; 0xa8
 80093ec:	f000 812c 	beq.w	8009648 <SCSI_ProcessCmd+0x290>
 80093f0:	2ba8      	cmp	r3, #168	; 0xa8
 80093f2:	f300 814d 	bgt.w	8009690 <SCSI_ProcessCmd+0x2d8>
 80093f6:	2b5a      	cmp	r3, #90	; 0x5a
 80093f8:	f300 80c0 	bgt.w	800957c <SCSI_ProcessCmd+0x1c4>
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	f2c0 8147 	blt.w	8009690 <SCSI_ProcessCmd+0x2d8>
 8009402:	2b5a      	cmp	r3, #90	; 0x5a
 8009404:	f200 8144 	bhi.w	8009690 <SCSI_ProcessCmd+0x2d8>
 8009408:	a201      	add	r2, pc, #4	; (adr r2, 8009410 <SCSI_ProcessCmd+0x58>)
 800940a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800940e:	bf00      	nop
 8009410:	08009583 	.word	0x08009583
 8009414:	08009691 	.word	0x08009691
 8009418:	08009691 	.word	0x08009691
 800941c:	08009595 	.word	0x08009595
 8009420:	08009691 	.word	0x08009691
 8009424:	08009691 	.word	0x08009691
 8009428:	08009691 	.word	0x08009691
 800942c:	08009691 	.word	0x08009691
 8009430:	08009691 	.word	0x08009691
 8009434:	08009691 	.word	0x08009691
 8009438:	08009691 	.word	0x08009691
 800943c:	08009691 	.word	0x08009691
 8009440:	08009691 	.word	0x08009691
 8009444:	08009691 	.word	0x08009691
 8009448:	08009691 	.word	0x08009691
 800944c:	08009691 	.word	0x08009691
 8009450:	08009691 	.word	0x08009691
 8009454:	08009691 	.word	0x08009691
 8009458:	080095a7 	.word	0x080095a7
 800945c:	08009691 	.word	0x08009691
 8009460:	08009691 	.word	0x08009691
 8009464:	08009691 	.word	0x08009691
 8009468:	08009691 	.word	0x08009691
 800946c:	08009691 	.word	0x08009691
 8009470:	08009691 	.word	0x08009691
 8009474:	08009691 	.word	0x08009691
 8009478:	080095dd 	.word	0x080095dd
 800947c:	080095b9 	.word	0x080095b9
 8009480:	08009691 	.word	0x08009691
 8009484:	08009691 	.word	0x08009691
 8009488:	080095cb 	.word	0x080095cb
 800948c:	08009691 	.word	0x08009691
 8009490:	08009691 	.word	0x08009691
 8009494:	08009691 	.word	0x08009691
 8009498:	08009691 	.word	0x08009691
 800949c:	08009601 	.word	0x08009601
 80094a0:	08009691 	.word	0x08009691
 80094a4:	08009613 	.word	0x08009613
 80094a8:	08009691 	.word	0x08009691
 80094ac:	08009691 	.word	0x08009691
 80094b0:	08009637 	.word	0x08009637
 80094b4:	08009691 	.word	0x08009691
 80094b8:	0800965b 	.word	0x0800965b
 80094bc:	08009691 	.word	0x08009691
 80094c0:	08009691 	.word	0x08009691
 80094c4:	08009691 	.word	0x08009691
 80094c8:	08009691 	.word	0x08009691
 80094cc:	0800967f 	.word	0x0800967f
 80094d0:	08009691 	.word	0x08009691
 80094d4:	08009691 	.word	0x08009691
 80094d8:	08009691 	.word	0x08009691
 80094dc:	08009691 	.word	0x08009691
 80094e0:	08009691 	.word	0x08009691
 80094e4:	08009691 	.word	0x08009691
 80094e8:	08009691 	.word	0x08009691
 80094ec:	08009691 	.word	0x08009691
 80094f0:	08009691 	.word	0x08009691
 80094f4:	08009691 	.word	0x08009691
 80094f8:	08009691 	.word	0x08009691
 80094fc:	08009691 	.word	0x08009691
 8009500:	08009691 	.word	0x08009691
 8009504:	08009691 	.word	0x08009691
 8009508:	08009691 	.word	0x08009691
 800950c:	08009691 	.word	0x08009691
 8009510:	08009691 	.word	0x08009691
 8009514:	08009691 	.word	0x08009691
 8009518:	08009691 	.word	0x08009691
 800951c:	08009691 	.word	0x08009691
 8009520:	08009691 	.word	0x08009691
 8009524:	08009691 	.word	0x08009691
 8009528:	08009691 	.word	0x08009691
 800952c:	08009691 	.word	0x08009691
 8009530:	08009691 	.word	0x08009691
 8009534:	08009691 	.word	0x08009691
 8009538:	08009691 	.word	0x08009691
 800953c:	08009691 	.word	0x08009691
 8009540:	08009691 	.word	0x08009691
 8009544:	08009691 	.word	0x08009691
 8009548:	08009691 	.word	0x08009691
 800954c:	08009691 	.word	0x08009691
 8009550:	08009691 	.word	0x08009691
 8009554:	08009691 	.word	0x08009691
 8009558:	08009691 	.word	0x08009691
 800955c:	08009691 	.word	0x08009691
 8009560:	08009691 	.word	0x08009691
 8009564:	08009691 	.word	0x08009691
 8009568:	08009691 	.word	0x08009691
 800956c:	08009691 	.word	0x08009691
 8009570:	08009691 	.word	0x08009691
 8009574:	08009691 	.word	0x08009691
 8009578:	080095ef 	.word	0x080095ef
 800957c:	2b9e      	cmp	r3, #158	; 0x9e
 800957e:	d051      	beq.n	8009624 <SCSI_ProcessCmd+0x26c>
 8009580:	e086      	b.n	8009690 <SCSI_ProcessCmd+0x2d8>
  {
    case SCSI_TEST_UNIT_READY:
      ret = SCSI_TestUnitReady(pdev, lun, cmd);
 8009582:	7afb      	ldrb	r3, [r7, #11]
 8009584:	687a      	ldr	r2, [r7, #4]
 8009586:	4619      	mov	r1, r3
 8009588:	68f8      	ldr	r0, [r7, #12]
 800958a:	f000 f893 	bl	80096b4 <SCSI_TestUnitReady>
 800958e:	4603      	mov	r3, r0
 8009590:	75fb      	strb	r3, [r7, #23]
      break;
 8009592:	e089      	b.n	80096a8 <SCSI_ProcessCmd+0x2f0>

    case SCSI_REQUEST_SENSE:
      ret = SCSI_RequestSense(pdev, lun, cmd);
 8009594:	7afb      	ldrb	r3, [r7, #11]
 8009596:	687a      	ldr	r2, [r7, #4]
 8009598:	4619      	mov	r1, r3
 800959a:	68f8      	ldr	r0, [r7, #12]
 800959c:	f000 fb64 	bl	8009c68 <SCSI_RequestSense>
 80095a0:	4603      	mov	r3, r0
 80095a2:	75fb      	strb	r3, [r7, #23]
      break;
 80095a4:	e080      	b.n	80096a8 <SCSI_ProcessCmd+0x2f0>

    case SCSI_INQUIRY:
      ret = SCSI_Inquiry(pdev, lun, cmd);
 80095a6:	7afb      	ldrb	r3, [r7, #11]
 80095a8:	687a      	ldr	r2, [r7, #4]
 80095aa:	4619      	mov	r1, r3
 80095ac:	68f8      	ldr	r0, [r7, #12]
 80095ae:	f000 f8d5 	bl	800975c <SCSI_Inquiry>
 80095b2:	4603      	mov	r3, r0
 80095b4:	75fb      	strb	r3, [r7, #23]
      break;
 80095b6:	e077      	b.n	80096a8 <SCSI_ProcessCmd+0x2f0>

    case SCSI_START_STOP_UNIT:
      ret = SCSI_StartStopUnit(pdev, lun, cmd);
 80095b8:	7afb      	ldrb	r3, [r7, #11]
 80095ba:	687a      	ldr	r2, [r7, #4]
 80095bc:	4619      	mov	r1, r3
 80095be:	68f8      	ldr	r0, [r7, #12]
 80095c0:	f000 fc40 	bl	8009e44 <SCSI_StartStopUnit>
 80095c4:	4603      	mov	r3, r0
 80095c6:	75fb      	strb	r3, [r7, #23]
      break;
 80095c8:	e06e      	b.n	80096a8 <SCSI_ProcessCmd+0x2f0>

    case SCSI_ALLOW_MEDIUM_REMOVAL:
      ret = SCSI_AllowPreventRemovable(pdev, lun, cmd);
 80095ca:	7afb      	ldrb	r3, [r7, #11]
 80095cc:	687a      	ldr	r2, [r7, #4]
 80095ce:	4619      	mov	r1, r3
 80095d0:	68f8      	ldr	r0, [r7, #12]
 80095d2:	f000 fc90 	bl	8009ef6 <SCSI_AllowPreventRemovable>
 80095d6:	4603      	mov	r3, r0
 80095d8:	75fb      	strb	r3, [r7, #23]
      break;
 80095da:	e065      	b.n	80096a8 <SCSI_ProcessCmd+0x2f0>

    case SCSI_MODE_SENSE6:
      ret = SCSI_ModeSense6(pdev, lun, cmd);
 80095dc:	7afb      	ldrb	r3, [r7, #11]
 80095de:	687a      	ldr	r2, [r7, #4]
 80095e0:	4619      	mov	r1, r3
 80095e2:	68f8      	ldr	r0, [r7, #12]
 80095e4:	f000 fae8 	bl	8009bb8 <SCSI_ModeSense6>
 80095e8:	4603      	mov	r3, r0
 80095ea:	75fb      	strb	r3, [r7, #23]
      break;
 80095ec:	e05c      	b.n	80096a8 <SCSI_ProcessCmd+0x2f0>

    case SCSI_MODE_SENSE10:
      ret = SCSI_ModeSense10(pdev, lun, cmd);
 80095ee:	7afb      	ldrb	r3, [r7, #11]
 80095f0:	687a      	ldr	r2, [r7, #4]
 80095f2:	4619      	mov	r1, r3
 80095f4:	68f8      	ldr	r0, [r7, #12]
 80095f6:	f000 fb0b 	bl	8009c10 <SCSI_ModeSense10>
 80095fa:	4603      	mov	r3, r0
 80095fc:	75fb      	strb	r3, [r7, #23]
      break;
 80095fe:	e053      	b.n	80096a8 <SCSI_ProcessCmd+0x2f0>

    case SCSI_READ_FORMAT_CAPACITIES:
      ret = SCSI_ReadFormatCapacity(pdev, lun, cmd);
 8009600:	7afb      	ldrb	r3, [r7, #11]
 8009602:	687a      	ldr	r2, [r7, #4]
 8009604:	4619      	mov	r1, r3
 8009606:	68f8      	ldr	r0, [r7, #12]
 8009608:	f000 fa61 	bl	8009ace <SCSI_ReadFormatCapacity>
 800960c:	4603      	mov	r3, r0
 800960e:	75fb      	strb	r3, [r7, #23]
      break;
 8009610:	e04a      	b.n	80096a8 <SCSI_ProcessCmd+0x2f0>

    case SCSI_READ_CAPACITY10:
      ret = SCSI_ReadCapacity10(pdev, lun, cmd);
 8009612:	7afb      	ldrb	r3, [r7, #11]
 8009614:	687a      	ldr	r2, [r7, #4]
 8009616:	4619      	mov	r1, r3
 8009618:	68f8      	ldr	r0, [r7, #12]
 800961a:	f000 f917 	bl	800984c <SCSI_ReadCapacity10>
 800961e:	4603      	mov	r3, r0
 8009620:	75fb      	strb	r3, [r7, #23]
      break;
 8009622:	e041      	b.n	80096a8 <SCSI_ProcessCmd+0x2f0>

    case SCSI_READ_CAPACITY16:
      ret = SCSI_ReadCapacity16(pdev, lun, cmd);
 8009624:	7afb      	ldrb	r3, [r7, #11]
 8009626:	687a      	ldr	r2, [r7, #4]
 8009628:	4619      	mov	r1, r3
 800962a:	68f8      	ldr	r0, [r7, #12]
 800962c:	f000 f994 	bl	8009958 <SCSI_ReadCapacity16>
 8009630:	4603      	mov	r3, r0
 8009632:	75fb      	strb	r3, [r7, #23]
      break;
 8009634:	e038      	b.n	80096a8 <SCSI_ProcessCmd+0x2f0>

    case SCSI_READ10:
      ret = SCSI_Read10(pdev, lun, cmd);
 8009636:	7afb      	ldrb	r3, [r7, #11]
 8009638:	687a      	ldr	r2, [r7, #4]
 800963a:	4619      	mov	r1, r3
 800963c:	68f8      	ldr	r0, [r7, #12]
 800963e:	f000 fc87 	bl	8009f50 <SCSI_Read10>
 8009642:	4603      	mov	r3, r0
 8009644:	75fb      	strb	r3, [r7, #23]
      break;
 8009646:	e02f      	b.n	80096a8 <SCSI_ProcessCmd+0x2f0>

    case SCSI_READ12:
      ret = SCSI_Read12(pdev, lun, cmd);
 8009648:	7afb      	ldrb	r3, [r7, #11]
 800964a:	687a      	ldr	r2, [r7, #4]
 800964c:	4619      	mov	r1, r3
 800964e:	68f8      	ldr	r0, [r7, #12]
 8009650:	f000 fd2c 	bl	800a0ac <SCSI_Read12>
 8009654:	4603      	mov	r3, r0
 8009656:	75fb      	strb	r3, [r7, #23]
      break;
 8009658:	e026      	b.n	80096a8 <SCSI_ProcessCmd+0x2f0>

    case SCSI_WRITE10:
      ret = SCSI_Write10(pdev, lun, cmd);
 800965a:	7afb      	ldrb	r3, [r7, #11]
 800965c:	687a      	ldr	r2, [r7, #4]
 800965e:	4619      	mov	r1, r3
 8009660:	68f8      	ldr	r0, [r7, #12]
 8009662:	f000 fddb 	bl	800a21c <SCSI_Write10>
 8009666:	4603      	mov	r3, r0
 8009668:	75fb      	strb	r3, [r7, #23]
      break;
 800966a:	e01d      	b.n	80096a8 <SCSI_ProcessCmd+0x2f0>

    case SCSI_WRITE12:
      ret = SCSI_Write12(pdev, lun, cmd);
 800966c:	7afb      	ldrb	r3, [r7, #11]
 800966e:	687a      	ldr	r2, [r7, #4]
 8009670:	4619      	mov	r1, r3
 8009672:	68f8      	ldr	r0, [r7, #12]
 8009674:	f000 fea4 	bl	800a3c0 <SCSI_Write12>
 8009678:	4603      	mov	r3, r0
 800967a:	75fb      	strb	r3, [r7, #23]
      break;
 800967c:	e014      	b.n	80096a8 <SCSI_ProcessCmd+0x2f0>

    case SCSI_VERIFY10:
      ret = SCSI_Verify10(pdev, lun, cmd);
 800967e:	7afb      	ldrb	r3, [r7, #11]
 8009680:	687a      	ldr	r2, [r7, #4]
 8009682:	4619      	mov	r1, r3
 8009684:	68f8      	ldr	r0, [r7, #12]
 8009686:	f000 ff7d 	bl	800a584 <SCSI_Verify10>
 800968a:	4603      	mov	r3, r0
 800968c:	75fb      	strb	r3, [r7, #23]
      break;
 800968e:	e00b      	b.n	80096a8 <SCSI_ProcessCmd+0x2f0>

    default:
      SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_CDB);
 8009690:	7af9      	ldrb	r1, [r7, #11]
 8009692:	2320      	movs	r3, #32
 8009694:	2205      	movs	r2, #5
 8009696:	68f8      	ldr	r0, [r7, #12]
 8009698:	f000 fb7c 	bl	8009d94 <SCSI_SenseCode>
      hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 800969c:	693b      	ldr	r3, [r7, #16]
 800969e:	2202      	movs	r2, #2
 80096a0:	725a      	strb	r2, [r3, #9]
      ret = -1;
 80096a2:	23ff      	movs	r3, #255	; 0xff
 80096a4:	75fb      	strb	r3, [r7, #23]
      break;
 80096a6:	bf00      	nop
  }

  return ret;
 80096a8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80096ac:	4618      	mov	r0, r3
 80096ae:	3718      	adds	r7, #24
 80096b0:	46bd      	mov	sp, r7
 80096b2:	bd80      	pop	{r7, pc}

080096b4 <SCSI_TestUnitReady>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_TestUnitReady(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80096b4:	b580      	push	{r7, lr}
 80096b6:	b086      	sub	sp, #24
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	60f8      	str	r0, [r7, #12]
 80096bc:	460b      	mov	r3, r1
 80096be:	607a      	str	r2, [r7, #4]
 80096c0:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80096c8:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 80096ca:	697b      	ldr	r3, [r7, #20]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d102      	bne.n	80096d6 <SCSI_TestUnitReady+0x22>
  {
    return -1;
 80096d0:	f04f 33ff 	mov.w	r3, #4294967295
 80096d4:	e03e      	b.n	8009754 <SCSI_TestUnitReady+0xa0>
  }

  /* case 9 : Hi > D0 */
  if (hmsc->cbw.dDataLength != 0U)
 80096d6:	697b      	ldr	r3, [r7, #20]
 80096d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80096dc:	699b      	ldr	r3, [r3, #24]
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d00b      	beq.n	80096fa <SCSI_TestUnitReady+0x46>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80096e2:	697b      	ldr	r3, [r7, #20]
 80096e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80096e8:	7f59      	ldrb	r1, [r3, #29]
 80096ea:	2320      	movs	r3, #32
 80096ec:	2205      	movs	r2, #5
 80096ee:	68f8      	ldr	r0, [r7, #12]
 80096f0:	f000 fb50 	bl	8009d94 <SCSI_SenseCode>

    return -1;
 80096f4:	f04f 33ff 	mov.w	r3, #4294967295
 80096f8:	e02c      	b.n	8009754 <SCSI_TestUnitReady+0xa0>
  }

  if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 80096fa:	697b      	ldr	r3, [r7, #20]
 80096fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009700:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8009704:	2b02      	cmp	r3, #2
 8009706:	d10b      	bne.n	8009720 <SCSI_TestUnitReady+0x6c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8009708:	7af9      	ldrb	r1, [r7, #11]
 800970a:	233a      	movs	r3, #58	; 0x3a
 800970c:	2202      	movs	r2, #2
 800970e:	68f8      	ldr	r0, [r7, #12]
 8009710:	f000 fb40 	bl	8009d94 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 8009714:	697b      	ldr	r3, [r7, #20]
 8009716:	2205      	movs	r2, #5
 8009718:	721a      	strb	r2, [r3, #8]
    return -1;
 800971a:	f04f 33ff 	mov.w	r3, #4294967295
 800971e:	e019      	b.n	8009754 <SCSI_TestUnitReady+0xa0>
  }

  if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009726:	689b      	ldr	r3, [r3, #8]
 8009728:	7afa      	ldrb	r2, [r7, #11]
 800972a:	4610      	mov	r0, r2
 800972c:	4798      	blx	r3
 800972e:	4603      	mov	r3, r0
 8009730:	2b00      	cmp	r3, #0
 8009732:	d00b      	beq.n	800974c <SCSI_TestUnitReady+0x98>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8009734:	7af9      	ldrb	r1, [r7, #11]
 8009736:	233a      	movs	r3, #58	; 0x3a
 8009738:	2202      	movs	r2, #2
 800973a:	68f8      	ldr	r0, [r7, #12]
 800973c:	f000 fb2a 	bl	8009d94 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 8009740:	697b      	ldr	r3, [r7, #20]
 8009742:	2205      	movs	r2, #5
 8009744:	721a      	strb	r2, [r3, #8]

    return -1;
 8009746:	f04f 33ff 	mov.w	r3, #4294967295
 800974a:	e003      	b.n	8009754 <SCSI_TestUnitReady+0xa0>
  }
  hmsc->bot_data_length = 0U;
 800974c:	697b      	ldr	r3, [r7, #20]
 800974e:	2200      	movs	r2, #0
 8009750:	60da      	str	r2, [r3, #12]

  return 0;
 8009752:	2300      	movs	r3, #0
}
 8009754:	4618      	mov	r0, r3
 8009756:	3718      	adds	r7, #24
 8009758:	46bd      	mov	sp, r7
 800975a:	bd80      	pop	{r7, pc}

0800975c <SCSI_Inquiry>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Inquiry(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800975c:	b580      	push	{r7, lr}
 800975e:	b088      	sub	sp, #32
 8009760:	af00      	add	r7, sp, #0
 8009762:	60f8      	str	r0, [r7, #12]
 8009764:	460b      	mov	r3, r1
 8009766:	607a      	str	r2, [r7, #4]
 8009768:	72fb      	strb	r3, [r7, #11]
  uint8_t *pPage;
  uint16_t len;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009770:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 8009772:	69bb      	ldr	r3, [r7, #24]
 8009774:	2b00      	cmp	r3, #0
 8009776:	d102      	bne.n	800977e <SCSI_Inquiry+0x22>
  {
    return -1;
 8009778:	f04f 33ff 	mov.w	r3, #4294967295
 800977c:	e05d      	b.n	800983a <SCSI_Inquiry+0xde>
  }

  if (hmsc->cbw.dDataLength == 0U)
 800977e:	69bb      	ldr	r3, [r7, #24]
 8009780:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009784:	699b      	ldr	r3, [r3, #24]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d10b      	bne.n	80097a2 <SCSI_Inquiry+0x46>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800978a:	69bb      	ldr	r3, [r7, #24]
 800978c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009790:	7f59      	ldrb	r1, [r3, #29]
 8009792:	2320      	movs	r3, #32
 8009794:	2205      	movs	r2, #5
 8009796:	68f8      	ldr	r0, [r7, #12]
 8009798:	f000 fafc 	bl	8009d94 <SCSI_SenseCode>
    return -1;
 800979c:	f04f 33ff 	mov.w	r3, #4294967295
 80097a0:	e04b      	b.n	800983a <SCSI_Inquiry+0xde>
  }

  if ((params[1] & 0x01U) != 0U) /* Evpd is set */
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	3301      	adds	r3, #1
 80097a6:	781b      	ldrb	r3, [r3, #0]
 80097a8:	f003 0301 	and.w	r3, r3, #1
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d021      	beq.n	80097f4 <SCSI_Inquiry+0x98>
  {
    if (params[2] == 0U) /* Request for Supported Vital Product Data Pages*/
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	3302      	adds	r3, #2
 80097b4:	781b      	ldrb	r3, [r3, #0]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d105      	bne.n	80097c6 <SCSI_Inquiry+0x6a>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page00_Inquiry_Data, LENGTH_INQUIRY_PAGE00);
 80097ba:	2206      	movs	r2, #6
 80097bc:	4921      	ldr	r1, [pc, #132]	; (8009844 <SCSI_Inquiry+0xe8>)
 80097be:	69b8      	ldr	r0, [r7, #24]
 80097c0:	f001 f86b 	bl	800a89a <SCSI_UpdateBotData>
 80097c4:	e038      	b.n	8009838 <SCSI_Inquiry+0xdc>
    }
    else if (params[2] == 0x80U) /* Request for VPD page 0x80 Unit Serial Number */
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	3302      	adds	r3, #2
 80097ca:	781b      	ldrb	r3, [r3, #0]
 80097cc:	2b80      	cmp	r3, #128	; 0x80
 80097ce:	d105      	bne.n	80097dc <SCSI_Inquiry+0x80>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page80_Inquiry_Data, LENGTH_INQUIRY_PAGE80);
 80097d0:	2208      	movs	r2, #8
 80097d2:	491d      	ldr	r1, [pc, #116]	; (8009848 <SCSI_Inquiry+0xec>)
 80097d4:	69b8      	ldr	r0, [r7, #24]
 80097d6:	f001 f860 	bl	800a89a <SCSI_UpdateBotData>
 80097da:	e02d      	b.n	8009838 <SCSI_Inquiry+0xdc>
    }
    else /* Request Not supported */
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST,
 80097dc:	69bb      	ldr	r3, [r7, #24]
 80097de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80097e2:	7f59      	ldrb	r1, [r3, #29]
 80097e4:	2324      	movs	r3, #36	; 0x24
 80097e6:	2205      	movs	r2, #5
 80097e8:	68f8      	ldr	r0, [r7, #12]
 80097ea:	f000 fad3 	bl	8009d94 <SCSI_SenseCode>
                     INVALID_FIELED_IN_COMMAND);

      return -1;
 80097ee:	f04f 33ff 	mov.w	r3, #4294967295
 80097f2:	e022      	b.n	800983a <SCSI_Inquiry+0xde>
    }
  }
  else
  {
    pPage = (uint8_t *) &((USBD_StorageTypeDef *)pdev->pUserData)->pInquiry[lun * STANDARD_INQUIRY_DATA_LEN];
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80097fa:	69d9      	ldr	r1, [r3, #28]
 80097fc:	7afa      	ldrb	r2, [r7, #11]
 80097fe:	4613      	mov	r3, r2
 8009800:	00db      	lsls	r3, r3, #3
 8009802:	4413      	add	r3, r2
 8009804:	009b      	lsls	r3, r3, #2
 8009806:	440b      	add	r3, r1
 8009808:	617b      	str	r3, [r7, #20]
    len = (uint16_t)pPage[4] + 5U;
 800980a:	697b      	ldr	r3, [r7, #20]
 800980c:	3304      	adds	r3, #4
 800980e:	781b      	ldrb	r3, [r3, #0]
 8009810:	b29b      	uxth	r3, r3
 8009812:	3305      	adds	r3, #5
 8009814:	83fb      	strh	r3, [r7, #30]

    if (params[4] <= len)
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	3304      	adds	r3, #4
 800981a:	781b      	ldrb	r3, [r3, #0]
 800981c:	b29b      	uxth	r3, r3
 800981e:	8bfa      	ldrh	r2, [r7, #30]
 8009820:	429a      	cmp	r2, r3
 8009822:	d303      	bcc.n	800982c <SCSI_Inquiry+0xd0>
    {
      len = params[4];
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	3304      	adds	r3, #4
 8009828:	781b      	ldrb	r3, [r3, #0]
 800982a:	83fb      	strh	r3, [r7, #30]
    }

    (void)SCSI_UpdateBotData(hmsc, pPage, len);
 800982c:	8bfb      	ldrh	r3, [r7, #30]
 800982e:	461a      	mov	r2, r3
 8009830:	6979      	ldr	r1, [r7, #20]
 8009832:	69b8      	ldr	r0, [r7, #24]
 8009834:	f001 f831 	bl	800a89a <SCSI_UpdateBotData>
  }

  return 0;
 8009838:	2300      	movs	r3, #0
}
 800983a:	4618      	mov	r0, r3
 800983c:	3720      	adds	r7, #32
 800983e:	46bd      	mov	sp, r7
 8009840:	bd80      	pop	{r7, pc}
 8009842:	bf00      	nop
 8009844:	240000b8 	.word	0x240000b8
 8009848:	240000c0 	.word	0x240000c0

0800984c <SCSI_ReadCapacity10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800984c:	b590      	push	{r4, r7, lr}
 800984e:	b087      	sub	sp, #28
 8009850:	af00      	add	r7, sp, #0
 8009852:	60f8      	str	r0, [r7, #12]
 8009854:	460b      	mov	r3, r1
 8009856:	607a      	str	r2, [r7, #4]
 8009858:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009860:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8009862:	697b      	ldr	r3, [r7, #20]
 8009864:	2b00      	cmp	r3, #0
 8009866:	d102      	bne.n	800986e <SCSI_ReadCapacity10+0x22>
  {
    return -1;
 8009868:	f04f 33ff 	mov.w	r3, #4294967295
 800986c:	e070      	b.n	8009950 <SCSI_ReadCapacity10+0x104>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData)->GetCapacity(lun, &hmsc->scsi_blk_nbr, &hmsc->scsi_blk_size);
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009874:	685c      	ldr	r4, [r3, #4]
 8009876:	697a      	ldr	r2, [r7, #20]
 8009878:	f241 0368 	movw	r3, #4200	; 0x1068
 800987c:	4413      	add	r3, r2
 800987e:	6979      	ldr	r1, [r7, #20]
 8009880:	f241 0264 	movw	r2, #4196	; 0x1064
 8009884:	440a      	add	r2, r1
 8009886:	7af8      	ldrb	r0, [r7, #11]
 8009888:	4619      	mov	r1, r3
 800988a:	47a0      	blx	r4
 800988c:	4603      	mov	r3, r0
 800988e:	74fb      	strb	r3, [r7, #19]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 8009890:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8009894:	2b00      	cmp	r3, #0
 8009896:	d106      	bne.n	80098a6 <SCSI_ReadCapacity10+0x5a>
 8009898:	697b      	ldr	r3, [r7, #20]
 800989a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800989e:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 80098a2:	2b02      	cmp	r3, #2
 80098a4:	d108      	bne.n	80098b8 <SCSI_ReadCapacity10+0x6c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80098a6:	7af9      	ldrb	r1, [r7, #11]
 80098a8:	233a      	movs	r3, #58	; 0x3a
 80098aa:	2202      	movs	r2, #2
 80098ac:	68f8      	ldr	r0, [r7, #12]
 80098ae:	f000 fa71 	bl	8009d94 <SCSI_SenseCode>
    return -1;
 80098b2:	f04f 33ff 	mov.w	r3, #4294967295
 80098b6:	e04b      	b.n	8009950 <SCSI_ReadCapacity10+0x104>
  }

  hmsc->bot_data[0] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 24);
 80098b8:	697b      	ldr	r3, [r7, #20]
 80098ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80098be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80098c0:	3b01      	subs	r3, #1
 80098c2:	0e1b      	lsrs	r3, r3, #24
 80098c4:	b2da      	uxtb	r2, r3
 80098c6:	697b      	ldr	r3, [r7, #20]
 80098c8:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[1] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 16);
 80098ca:	697b      	ldr	r3, [r7, #20]
 80098cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80098d0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80098d2:	3b01      	subs	r3, #1
 80098d4:	0c1b      	lsrs	r3, r3, #16
 80098d6:	b2da      	uxtb	r2, r3
 80098d8:	697b      	ldr	r3, [r7, #20]
 80098da:	745a      	strb	r2, [r3, #17]
  hmsc->bot_data[2] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >>  8);
 80098dc:	697b      	ldr	r3, [r7, #20]
 80098de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80098e2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80098e4:	3b01      	subs	r3, #1
 80098e6:	0a1b      	lsrs	r3, r3, #8
 80098e8:	b2da      	uxtb	r2, r3
 80098ea:	697b      	ldr	r3, [r7, #20]
 80098ec:	749a      	strb	r2, [r3, #18]
  hmsc->bot_data[3] = (uint8_t)(hmsc->scsi_blk_nbr - 1U);
 80098ee:	697b      	ldr	r3, [r7, #20]
 80098f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80098f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80098f6:	b2db      	uxtb	r3, r3
 80098f8:	3b01      	subs	r3, #1
 80098fa:	b2da      	uxtb	r2, r3
 80098fc:	697b      	ldr	r3, [r7, #20]
 80098fe:	74da      	strb	r2, [r3, #19]

  hmsc->bot_data[4] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 8009900:	697b      	ldr	r3, [r7, #20]
 8009902:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009906:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800990a:	161b      	asrs	r3, r3, #24
 800990c:	b2da      	uxtb	r2, r3
 800990e:	697b      	ldr	r3, [r7, #20]
 8009910:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)(hmsc->scsi_blk_size >>  16);
 8009912:	697b      	ldr	r3, [r7, #20]
 8009914:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009918:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800991c:	141b      	asrs	r3, r3, #16
 800991e:	b2da      	uxtb	r2, r3
 8009920:	697b      	ldr	r3, [r7, #20]
 8009922:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 8009924:	697b      	ldr	r3, [r7, #20]
 8009926:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800992a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800992e:	0a1b      	lsrs	r3, r3, #8
 8009930:	b29b      	uxth	r3, r3
 8009932:	b2da      	uxtb	r2, r3
 8009934:	697b      	ldr	r3, [r7, #20]
 8009936:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(hmsc->scsi_blk_size);
 8009938:	697b      	ldr	r3, [r7, #20]
 800993a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800993e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8009942:	b2da      	uxtb	r2, r3
 8009944:	697b      	ldr	r3, [r7, #20]
 8009946:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data_length = 8U;
 8009948:	697b      	ldr	r3, [r7, #20]
 800994a:	2208      	movs	r2, #8
 800994c:	60da      	str	r2, [r3, #12]

  return 0;
 800994e:	2300      	movs	r3, #0

}
 8009950:	4618      	mov	r0, r3
 8009952:	371c      	adds	r7, #28
 8009954:	46bd      	mov	sp, r7
 8009956:	bd90      	pop	{r4, r7, pc}

08009958 <SCSI_ReadCapacity16>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity16(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009958:	b590      	push	{r4, r7, lr}
 800995a:	b089      	sub	sp, #36	; 0x24
 800995c:	af00      	add	r7, sp, #0
 800995e:	60f8      	str	r0, [r7, #12]
 8009960:	460b      	mov	r3, r1
 8009962:	607a      	str	r2, [r7, #4]
 8009964:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint8_t idx;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800996c:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800996e:	69bb      	ldr	r3, [r7, #24]
 8009970:	2b00      	cmp	r3, #0
 8009972:	d102      	bne.n	800997a <SCSI_ReadCapacity16+0x22>
  {
    return -1;
 8009974:	f04f 33ff 	mov.w	r3, #4294967295
 8009978:	e0a5      	b.n	8009ac6 <SCSI_ReadCapacity16+0x16e>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData)->GetCapacity(lun, &hmsc->scsi_blk_nbr, &hmsc->scsi_blk_size);
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009980:	685c      	ldr	r4, [r3, #4]
 8009982:	69ba      	ldr	r2, [r7, #24]
 8009984:	f241 0368 	movw	r3, #4200	; 0x1068
 8009988:	4413      	add	r3, r2
 800998a:	69b9      	ldr	r1, [r7, #24]
 800998c:	f241 0264 	movw	r2, #4196	; 0x1064
 8009990:	440a      	add	r2, r1
 8009992:	7af8      	ldrb	r0, [r7, #11]
 8009994:	4619      	mov	r1, r3
 8009996:	47a0      	blx	r4
 8009998:	4603      	mov	r3, r0
 800999a:	75fb      	strb	r3, [r7, #23]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800999c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d106      	bne.n	80099b2 <SCSI_ReadCapacity16+0x5a>
 80099a4:	69bb      	ldr	r3, [r7, #24]
 80099a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80099aa:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 80099ae:	2b02      	cmp	r3, #2
 80099b0:	d108      	bne.n	80099c4 <SCSI_ReadCapacity16+0x6c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80099b2:	7af9      	ldrb	r1, [r7, #11]
 80099b4:	233a      	movs	r3, #58	; 0x3a
 80099b6:	2202      	movs	r2, #2
 80099b8:	68f8      	ldr	r0, [r7, #12]
 80099ba:	f000 f9eb 	bl	8009d94 <SCSI_SenseCode>
    return -1;
 80099be:	f04f 33ff 	mov.w	r3, #4294967295
 80099c2:	e080      	b.n	8009ac6 <SCSI_ReadCapacity16+0x16e>
  }

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	330a      	adds	r3, #10
 80099c8:	781b      	ldrb	r3, [r3, #0]
 80099ca:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	330b      	adds	r3, #11
 80099d0:	781b      	ldrb	r3, [r3, #0]
 80099d2:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 80099d4:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	330c      	adds	r3, #12
 80099da:	781b      	ldrb	r3, [r3, #0]
 80099dc:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 80099de:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 80099e0:	687a      	ldr	r2, [r7, #4]
 80099e2:	320d      	adds	r2, #13
 80099e4:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 80099e6:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 80099e8:	69bb      	ldr	r3, [r7, #24]
 80099ea:	60da      	str	r2, [r3, #12]

  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 80099ec:	2300      	movs	r3, #0
 80099ee:	77fb      	strb	r3, [r7, #31]
 80099f0:	e007      	b.n	8009a02 <SCSI_ReadCapacity16+0xaa>
  {
    hmsc->bot_data[idx] = 0U;
 80099f2:	7ffb      	ldrb	r3, [r7, #31]
 80099f4:	69ba      	ldr	r2, [r7, #24]
 80099f6:	4413      	add	r3, r2
 80099f8:	2200      	movs	r2, #0
 80099fa:	741a      	strb	r2, [r3, #16]
  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 80099fc:	7ffb      	ldrb	r3, [r7, #31]
 80099fe:	3301      	adds	r3, #1
 8009a00:	77fb      	strb	r3, [r7, #31]
 8009a02:	7ffa      	ldrb	r2, [r7, #31]
 8009a04:	69bb      	ldr	r3, [r7, #24]
 8009a06:	68db      	ldr	r3, [r3, #12]
 8009a08:	429a      	cmp	r2, r3
 8009a0a:	d3f2      	bcc.n	80099f2 <SCSI_ReadCapacity16+0x9a>
  }

  hmsc->bot_data[4] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 24);
 8009a0c:	69bb      	ldr	r3, [r7, #24]
 8009a0e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009a12:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009a14:	3b01      	subs	r3, #1
 8009a16:	0e1b      	lsrs	r3, r3, #24
 8009a18:	b2da      	uxtb	r2, r3
 8009a1a:	69bb      	ldr	r3, [r7, #24]
 8009a1c:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 16);
 8009a1e:	69bb      	ldr	r3, [r7, #24]
 8009a20:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009a24:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009a26:	3b01      	subs	r3, #1
 8009a28:	0c1b      	lsrs	r3, r3, #16
 8009a2a:	b2da      	uxtb	r2, r3
 8009a2c:	69bb      	ldr	r3, [r7, #24]
 8009a2e:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >>  8);
 8009a30:	69bb      	ldr	r3, [r7, #24]
 8009a32:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009a36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009a38:	3b01      	subs	r3, #1
 8009a3a:	0a1b      	lsrs	r3, r3, #8
 8009a3c:	b2da      	uxtb	r2, r3
 8009a3e:	69bb      	ldr	r3, [r7, #24]
 8009a40:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(hmsc->scsi_blk_nbr - 1U);
 8009a42:	69bb      	ldr	r3, [r7, #24]
 8009a44:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009a48:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009a4a:	b2db      	uxtb	r3, r3
 8009a4c:	3b01      	subs	r3, #1
 8009a4e:	b2da      	uxtb	r2, r3
 8009a50:	69bb      	ldr	r3, [r7, #24]
 8009a52:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 8009a54:	69bb      	ldr	r3, [r7, #24]
 8009a56:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009a5a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8009a5e:	161b      	asrs	r3, r3, #24
 8009a60:	b2da      	uxtb	r2, r3
 8009a62:	69bb      	ldr	r3, [r7, #24]
 8009a64:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(hmsc->scsi_blk_size >>  16);
 8009a66:	69bb      	ldr	r3, [r7, #24]
 8009a68:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009a6c:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8009a70:	141b      	asrs	r3, r3, #16
 8009a72:	b2da      	uxtb	r2, r3
 8009a74:	69bb      	ldr	r3, [r7, #24]
 8009a76:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 8009a78:	69bb      	ldr	r3, [r7, #24]
 8009a7a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009a7e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8009a82:	0a1b      	lsrs	r3, r3, #8
 8009a84:	b29b      	uxth	r3, r3
 8009a86:	b2da      	uxtb	r2, r3
 8009a88:	69bb      	ldr	r3, [r7, #24]
 8009a8a:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(hmsc->scsi_blk_size);
 8009a8c:	69bb      	ldr	r3, [r7, #24]
 8009a8e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009a92:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8009a96:	b2da      	uxtb	r2, r3
 8009a98:	69bb      	ldr	r3, [r7, #24]
 8009a9a:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	330a      	adds	r3, #10
 8009aa0:	781b      	ldrb	r3, [r3, #0]
 8009aa2:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	330b      	adds	r3, #11
 8009aa8:	781b      	ldrb	r3, [r3, #0]
 8009aaa:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8009aac:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	330c      	adds	r3, #12
 8009ab2:	781b      	ldrb	r3, [r3, #0]
 8009ab4:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 8009ab6:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 8009ab8:	687a      	ldr	r2, [r7, #4]
 8009aba:	320d      	adds	r2, #13
 8009abc:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 8009abe:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8009ac0:	69bb      	ldr	r3, [r7, #24]
 8009ac2:	60da      	str	r2, [r3, #12]

  return 0;
 8009ac4:	2300      	movs	r3, #0
}
 8009ac6:	4618      	mov	r0, r3
 8009ac8:	3724      	adds	r7, #36	; 0x24
 8009aca:	46bd      	mov	sp, r7
 8009acc:	bd90      	pop	{r4, r7, pc}

08009ace <SCSI_ReadFormatCapacity>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadFormatCapacity(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009ace:	b580      	push	{r7, lr}
 8009ad0:	b088      	sub	sp, #32
 8009ad2:	af00      	add	r7, sp, #0
 8009ad4:	60f8      	str	r0, [r7, #12]
 8009ad6:	460b      	mov	r3, r1
 8009ad8:	607a      	str	r2, [r7, #4]
 8009ada:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint16_t blk_size;
  uint32_t blk_nbr;
  uint16_t i;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009ae2:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 8009ae4:	69bb      	ldr	r3, [r7, #24]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d102      	bne.n	8009af0 <SCSI_ReadFormatCapacity+0x22>
  {
    return -1;
 8009aea:	f04f 33ff 	mov.w	r3, #4294967295
 8009aee:	e05e      	b.n	8009bae <SCSI_ReadFormatCapacity+0xe0>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData)->GetCapacity(lun, &blk_nbr, &blk_size);
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009af6:	685b      	ldr	r3, [r3, #4]
 8009af8:	f107 0214 	add.w	r2, r7, #20
 8009afc:	f107 0110 	add.w	r1, r7, #16
 8009b00:	7af8      	ldrb	r0, [r7, #11]
 8009b02:	4798      	blx	r3
 8009b04:	4603      	mov	r3, r0
 8009b06:	75fb      	strb	r3, [r7, #23]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 8009b08:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d106      	bne.n	8009b1e <SCSI_ReadFormatCapacity+0x50>
 8009b10:	69bb      	ldr	r3, [r7, #24]
 8009b12:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009b16:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8009b1a:	2b02      	cmp	r3, #2
 8009b1c:	d108      	bne.n	8009b30 <SCSI_ReadFormatCapacity+0x62>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8009b1e:	7af9      	ldrb	r1, [r7, #11]
 8009b20:	233a      	movs	r3, #58	; 0x3a
 8009b22:	2202      	movs	r2, #2
 8009b24:	68f8      	ldr	r0, [r7, #12]
 8009b26:	f000 f935 	bl	8009d94 <SCSI_SenseCode>
    return -1;
 8009b2a:	f04f 33ff 	mov.w	r3, #4294967295
 8009b2e:	e03e      	b.n	8009bae <SCSI_ReadFormatCapacity+0xe0>
  }

  for (i = 0U; i < 12U ; i++)
 8009b30:	2300      	movs	r3, #0
 8009b32:	83fb      	strh	r3, [r7, #30]
 8009b34:	e007      	b.n	8009b46 <SCSI_ReadFormatCapacity+0x78>
  {
    hmsc->bot_data[i] = 0U;
 8009b36:	8bfb      	ldrh	r3, [r7, #30]
 8009b38:	69ba      	ldr	r2, [r7, #24]
 8009b3a:	4413      	add	r3, r2
 8009b3c:	2200      	movs	r2, #0
 8009b3e:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < 12U ; i++)
 8009b40:	8bfb      	ldrh	r3, [r7, #30]
 8009b42:	3301      	adds	r3, #1
 8009b44:	83fb      	strh	r3, [r7, #30]
 8009b46:	8bfb      	ldrh	r3, [r7, #30]
 8009b48:	2b0b      	cmp	r3, #11
 8009b4a:	d9f4      	bls.n	8009b36 <SCSI_ReadFormatCapacity+0x68>
  }

  hmsc->bot_data[3] = 0x08U;
 8009b4c:	69bb      	ldr	r3, [r7, #24]
 8009b4e:	2208      	movs	r2, #8
 8009b50:	74da      	strb	r2, [r3, #19]
  hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1U) >> 24);
 8009b52:	693b      	ldr	r3, [r7, #16]
 8009b54:	3b01      	subs	r3, #1
 8009b56:	0e1b      	lsrs	r3, r3, #24
 8009b58:	b2da      	uxtb	r2, r3
 8009b5a:	69bb      	ldr	r3, [r7, #24]
 8009b5c:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((blk_nbr - 1U) >> 16);
 8009b5e:	693b      	ldr	r3, [r7, #16]
 8009b60:	3b01      	subs	r3, #1
 8009b62:	0c1b      	lsrs	r3, r3, #16
 8009b64:	b2da      	uxtb	r2, r3
 8009b66:	69bb      	ldr	r3, [r7, #24]
 8009b68:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1U) >>  8);
 8009b6a:	693b      	ldr	r3, [r7, #16]
 8009b6c:	3b01      	subs	r3, #1
 8009b6e:	0a1b      	lsrs	r3, r3, #8
 8009b70:	b2da      	uxtb	r2, r3
 8009b72:	69bb      	ldr	r3, [r7, #24]
 8009b74:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(blk_nbr - 1U);
 8009b76:	693b      	ldr	r3, [r7, #16]
 8009b78:	b2db      	uxtb	r3, r3
 8009b7a:	3b01      	subs	r3, #1
 8009b7c:	b2da      	uxtb	r2, r3
 8009b7e:	69bb      	ldr	r3, [r7, #24]
 8009b80:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = 0x02U;
 8009b82:	69bb      	ldr	r3, [r7, #24]
 8009b84:	2202      	movs	r2, #2
 8009b86:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 8009b88:	8abb      	ldrh	r3, [r7, #20]
 8009b8a:	141b      	asrs	r3, r3, #16
 8009b8c:	b2da      	uxtb	r2, r3
 8009b8e:	69bb      	ldr	r3, [r7, #24]
 8009b90:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 8009b92:	8abb      	ldrh	r3, [r7, #20]
 8009b94:	0a1b      	lsrs	r3, r3, #8
 8009b96:	b29b      	uxth	r3, r3
 8009b98:	b2da      	uxtb	r2, r3
 8009b9a:	69bb      	ldr	r3, [r7, #24]
 8009b9c:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(blk_size);
 8009b9e:	8abb      	ldrh	r3, [r7, #20]
 8009ba0:	b2da      	uxtb	r2, r3
 8009ba2:	69bb      	ldr	r3, [r7, #24]
 8009ba4:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = 12U;
 8009ba6:	69bb      	ldr	r3, [r7, #24]
 8009ba8:	220c      	movs	r2, #12
 8009baa:	60da      	str	r2, [r3, #12]

  return 0;
 8009bac:	2300      	movs	r3, #0
}
 8009bae:	4618      	mov	r0, r3
 8009bb0:	3720      	adds	r7, #32
 8009bb2:	46bd      	mov	sp, r7
 8009bb4:	bd80      	pop	{r7, pc}
	...

08009bb8 <SCSI_ModeSense6>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense6(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009bb8:	b580      	push	{r7, lr}
 8009bba:	b086      	sub	sp, #24
 8009bbc:	af00      	add	r7, sp, #0
 8009bbe:	60f8      	str	r0, [r7, #12]
 8009bc0:	460b      	mov	r3, r1
 8009bc2:	607a      	str	r2, [r7, #4]
 8009bc4:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009bcc:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE6_LEN;
 8009bce:	2317      	movs	r3, #23
 8009bd0:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 8009bd2:	693b      	ldr	r3, [r7, #16]
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d102      	bne.n	8009bde <SCSI_ModeSense6+0x26>
  {
    return -1;
 8009bd8:	f04f 33ff 	mov.w	r3, #4294967295
 8009bdc:	e011      	b.n	8009c02 <SCSI_ModeSense6+0x4a>
  }

  if (params[4] <= len)
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	3304      	adds	r3, #4
 8009be2:	781b      	ldrb	r3, [r3, #0]
 8009be4:	b29b      	uxth	r3, r3
 8009be6:	8afa      	ldrh	r2, [r7, #22]
 8009be8:	429a      	cmp	r2, r3
 8009bea:	d303      	bcc.n	8009bf4 <SCSI_ModeSense6+0x3c>
  {
    len = params[4];
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	3304      	adds	r3, #4
 8009bf0:	781b      	ldrb	r3, [r3, #0]
 8009bf2:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense6_data, len);
 8009bf4:	8afb      	ldrh	r3, [r7, #22]
 8009bf6:	461a      	mov	r2, r3
 8009bf8:	4904      	ldr	r1, [pc, #16]	; (8009c0c <SCSI_ModeSense6+0x54>)
 8009bfa:	6938      	ldr	r0, [r7, #16]
 8009bfc:	f000 fe4d 	bl	800a89a <SCSI_UpdateBotData>

  return 0;
 8009c00:	2300      	movs	r3, #0
}
 8009c02:	4618      	mov	r0, r3
 8009c04:	3718      	adds	r7, #24
 8009c06:	46bd      	mov	sp, r7
 8009c08:	bd80      	pop	{r7, pc}
 8009c0a:	bf00      	nop
 8009c0c:	240000c8 	.word	0x240000c8

08009c10 <SCSI_ModeSense10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009c10:	b580      	push	{r7, lr}
 8009c12:	b086      	sub	sp, #24
 8009c14:	af00      	add	r7, sp, #0
 8009c16:	60f8      	str	r0, [r7, #12]
 8009c18:	460b      	mov	r3, r1
 8009c1a:	607a      	str	r2, [r7, #4]
 8009c1c:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009c24:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE10_LEN;
 8009c26:	231b      	movs	r3, #27
 8009c28:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 8009c2a:	693b      	ldr	r3, [r7, #16]
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d102      	bne.n	8009c36 <SCSI_ModeSense10+0x26>
  {
    return -1;
 8009c30:	f04f 33ff 	mov.w	r3, #4294967295
 8009c34:	e011      	b.n	8009c5a <SCSI_ModeSense10+0x4a>
  }

  if (params[8] <= len)
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	3308      	adds	r3, #8
 8009c3a:	781b      	ldrb	r3, [r3, #0]
 8009c3c:	b29b      	uxth	r3, r3
 8009c3e:	8afa      	ldrh	r2, [r7, #22]
 8009c40:	429a      	cmp	r2, r3
 8009c42:	d303      	bcc.n	8009c4c <SCSI_ModeSense10+0x3c>
  {
    len = params[8];
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	3308      	adds	r3, #8
 8009c48:	781b      	ldrb	r3, [r3, #0]
 8009c4a:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense10_data, len);
 8009c4c:	8afb      	ldrh	r3, [r7, #22]
 8009c4e:	461a      	mov	r2, r3
 8009c50:	4904      	ldr	r1, [pc, #16]	; (8009c64 <SCSI_ModeSense10+0x54>)
 8009c52:	6938      	ldr	r0, [r7, #16]
 8009c54:	f000 fe21 	bl	800a89a <SCSI_UpdateBotData>

  return 0;
 8009c58:	2300      	movs	r3, #0
}
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	3718      	adds	r7, #24
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	bd80      	pop	{r7, pc}
 8009c62:	bf00      	nop
 8009c64:	240000e0 	.word	0x240000e0

08009c68 <SCSI_RequestSense>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_RequestSense(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009c68:	b580      	push	{r7, lr}
 8009c6a:	b086      	sub	sp, #24
 8009c6c:	af00      	add	r7, sp, #0
 8009c6e:	60f8      	str	r0, [r7, #12]
 8009c70:	460b      	mov	r3, r1
 8009c72:	607a      	str	r2, [r7, #4]
 8009c74:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  uint8_t i;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009c7c:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 8009c7e:	693b      	ldr	r3, [r7, #16]
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d102      	bne.n	8009c8a <SCSI_RequestSense+0x22>
  {
    return -1;
 8009c84:	f04f 33ff 	mov.w	r3, #4294967295
 8009c88:	e080      	b.n	8009d8c <SCSI_RequestSense+0x124>
  }

  if (hmsc->cbw.dDataLength == 0U)
 8009c8a:	693b      	ldr	r3, [r7, #16]
 8009c8c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009c90:	699b      	ldr	r3, [r3, #24]
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d10b      	bne.n	8009cae <SCSI_RequestSense+0x46>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8009c96:	693b      	ldr	r3, [r7, #16]
 8009c98:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009c9c:	7f59      	ldrb	r1, [r3, #29]
 8009c9e:	2320      	movs	r3, #32
 8009ca0:	2205      	movs	r2, #5
 8009ca2:	68f8      	ldr	r0, [r7, #12]
 8009ca4:	f000 f876 	bl	8009d94 <SCSI_SenseCode>
    return -1;
 8009ca8:	f04f 33ff 	mov.w	r3, #4294967295
 8009cac:	e06e      	b.n	8009d8c <SCSI_RequestSense+0x124>
  }

  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 8009cae:	2300      	movs	r3, #0
 8009cb0:	75fb      	strb	r3, [r7, #23]
 8009cb2:	e007      	b.n	8009cc4 <SCSI_RequestSense+0x5c>
  {
    hmsc->bot_data[i] = 0U;
 8009cb4:	7dfb      	ldrb	r3, [r7, #23]
 8009cb6:	693a      	ldr	r2, [r7, #16]
 8009cb8:	4413      	add	r3, r2
 8009cba:	2200      	movs	r2, #0
 8009cbc:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 8009cbe:	7dfb      	ldrb	r3, [r7, #23]
 8009cc0:	3301      	adds	r3, #1
 8009cc2:	75fb      	strb	r3, [r7, #23]
 8009cc4:	7dfb      	ldrb	r3, [r7, #23]
 8009cc6:	2b11      	cmp	r3, #17
 8009cc8:	d9f4      	bls.n	8009cb4 <SCSI_RequestSense+0x4c>
  }

  hmsc->bot_data[0] = 0x70U;
 8009cca:	693b      	ldr	r3, [r7, #16]
 8009ccc:	2270      	movs	r2, #112	; 0x70
 8009cce:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[7] = REQUEST_SENSE_DATA_LEN - 6U;
 8009cd0:	693b      	ldr	r3, [r7, #16]
 8009cd2:	220c      	movs	r2, #12
 8009cd4:	75da      	strb	r2, [r3, #23]

  if ((hmsc->scsi_sense_head != hmsc->scsi_sense_tail))
 8009cd6:	693b      	ldr	r3, [r7, #16]
 8009cd8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009cdc:	f893 2060 	ldrb.w	r2, [r3, #96]	; 0x60
 8009ce0:	693b      	ldr	r3, [r7, #16]
 8009ce2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009ce6:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8009cea:	429a      	cmp	r2, r3
 8009cec:	d03f      	beq.n	8009d6e <SCSI_RequestSense+0x106>
  {
    hmsc->bot_data[2] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;
 8009cee:	693b      	ldr	r3, [r7, #16]
 8009cf0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009cf4:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 8009cf8:	461a      	mov	r2, r3
 8009cfa:	693b      	ldr	r3, [r7, #16]
 8009cfc:	f502 7202 	add.w	r2, r2, #520	; 0x208
 8009d00:	f813 2032 	ldrb.w	r2, [r3, r2, lsl #3]
 8009d04:	693b      	ldr	r3, [r7, #16]
 8009d06:	749a      	strb	r2, [r3, #18]
    hmsc->bot_data[12] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;
 8009d08:	693b      	ldr	r3, [r7, #16]
 8009d0a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d0e:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 8009d12:	693a      	ldr	r2, [r7, #16]
 8009d14:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8009d18:	00db      	lsls	r3, r3, #3
 8009d1a:	4413      	add	r3, r2
 8009d1c:	791a      	ldrb	r2, [r3, #4]
 8009d1e:	693b      	ldr	r3, [r7, #16]
 8009d20:	771a      	strb	r2, [r3, #28]
    hmsc->bot_data[13] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;
 8009d22:	693b      	ldr	r3, [r7, #16]
 8009d24:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d28:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 8009d2c:	693a      	ldr	r2, [r7, #16]
 8009d2e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8009d32:	00db      	lsls	r3, r3, #3
 8009d34:	4413      	add	r3, r2
 8009d36:	795a      	ldrb	r2, [r3, #5]
 8009d38:	693b      	ldr	r3, [r7, #16]
 8009d3a:	775a      	strb	r2, [r3, #29]
    hmsc->scsi_sense_head++;
 8009d3c:	693b      	ldr	r3, [r7, #16]
 8009d3e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d42:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 8009d46:	3301      	adds	r3, #1
 8009d48:	b2da      	uxtb	r2, r3
 8009d4a:	693b      	ldr	r3, [r7, #16]
 8009d4c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d50:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

    if (hmsc->scsi_sense_head == SENSE_LIST_DEEPTH)
 8009d54:	693b      	ldr	r3, [r7, #16]
 8009d56:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d5a:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 8009d5e:	2b04      	cmp	r3, #4
 8009d60:	d105      	bne.n	8009d6e <SCSI_RequestSense+0x106>
    {
      hmsc->scsi_sense_head = 0U;
 8009d62:	693b      	ldr	r3, [r7, #16]
 8009d64:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d68:	2200      	movs	r2, #0
 8009d6a:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    }
  }

  hmsc->bot_data_length = REQUEST_SENSE_DATA_LEN;
 8009d6e:	693b      	ldr	r3, [r7, #16]
 8009d70:	2212      	movs	r2, #18
 8009d72:	60da      	str	r2, [r3, #12]

  if (params[4] <= REQUEST_SENSE_DATA_LEN)
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	3304      	adds	r3, #4
 8009d78:	781b      	ldrb	r3, [r3, #0]
 8009d7a:	2b12      	cmp	r3, #18
 8009d7c:	d805      	bhi.n	8009d8a <SCSI_RequestSense+0x122>
  {
    hmsc->bot_data_length = params[4];
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	3304      	adds	r3, #4
 8009d82:	781b      	ldrb	r3, [r3, #0]
 8009d84:	461a      	mov	r2, r3
 8009d86:	693b      	ldr	r3, [r7, #16]
 8009d88:	60da      	str	r2, [r3, #12]
  }

  return 0;
 8009d8a:	2300      	movs	r3, #0
}
 8009d8c:	4618      	mov	r0, r3
 8009d8e:	3718      	adds	r7, #24
 8009d90:	46bd      	mov	sp, r7
 8009d92:	bd80      	pop	{r7, pc}

08009d94 <SCSI_SenseCode>:
  * @param  ASC: Additional Sense Code
  * @retval none

  */
void SCSI_SenseCode(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t sKey, uint8_t ASC)
{
 8009d94:	b480      	push	{r7}
 8009d96:	b085      	sub	sp, #20
 8009d98:	af00      	add	r7, sp, #0
 8009d9a:	6078      	str	r0, [r7, #4]
 8009d9c:	4608      	mov	r0, r1
 8009d9e:	4611      	mov	r1, r2
 8009da0:	461a      	mov	r2, r3
 8009da2:	4603      	mov	r3, r0
 8009da4:	70fb      	strb	r3, [r7, #3]
 8009da6:	460b      	mov	r3, r1
 8009da8:	70bb      	strb	r3, [r7, #2]
 8009daa:	4613      	mov	r3, r2
 8009dac:	707b      	strb	r3, [r7, #1]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009db4:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d03d      	beq.n	8009e38 <SCSI_SenseCode+0xa4>
  {
    return;
  }

  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey = sKey;
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009dc2:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8009dc6:	461a      	mov	r2, r3
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	f502 7202 	add.w	r2, r2, #520	; 0x208
 8009dce:	78b9      	ldrb	r1, [r7, #2]
 8009dd0:	f803 1032 	strb.w	r1, [r3, r2, lsl #3]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASC = ASC;
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009dda:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8009dde:	68fa      	ldr	r2, [r7, #12]
 8009de0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8009de4:	00db      	lsls	r3, r3, #3
 8009de6:	4413      	add	r3, r2
 8009de8:	787a      	ldrb	r2, [r7, #1]
 8009dea:	711a      	strb	r2, [r3, #4]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASCQ = 0U;
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009df2:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8009df6:	68fa      	ldr	r2, [r7, #12]
 8009df8:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8009dfc:	00db      	lsls	r3, r3, #3
 8009dfe:	4413      	add	r3, r2
 8009e00:	2200      	movs	r2, #0
 8009e02:	715a      	strb	r2, [r3, #5]
  hmsc->scsi_sense_tail++;
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009e0a:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8009e0e:	3301      	adds	r3, #1
 8009e10:	b2da      	uxtb	r2, r3
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009e18:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009e22:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8009e26:	2b04      	cmp	r3, #4
 8009e28:	d107      	bne.n	8009e3a <SCSI_SenseCode+0xa6>
  {
    hmsc->scsi_sense_tail = 0U;
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009e30:	2200      	movs	r2, #0
 8009e32:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
 8009e36:	e000      	b.n	8009e3a <SCSI_SenseCode+0xa6>
    return;
 8009e38:	bf00      	nop
  }
}
 8009e3a:	3714      	adds	r7, #20
 8009e3c:	46bd      	mov	sp, r7
 8009e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e42:	4770      	bx	lr

08009e44 <SCSI_StartStopUnit>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_StartStopUnit(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009e44:	b580      	push	{r7, lr}
 8009e46:	b086      	sub	sp, #24
 8009e48:	af00      	add	r7, sp, #0
 8009e4a:	60f8      	str	r0, [r7, #12]
 8009e4c:	460b      	mov	r3, r1
 8009e4e:	607a      	str	r2, [r7, #4]
 8009e50:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009e58:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8009e5a:	697b      	ldr	r3, [r7, #20]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d102      	bne.n	8009e66 <SCSI_StartStopUnit+0x22>
  {
    return -1;
 8009e60:	f04f 33ff 	mov.w	r3, #4294967295
 8009e64:	e043      	b.n	8009eee <SCSI_StartStopUnit+0xaa>
  }

  if ((hmsc->scsi_medium_state == SCSI_MEDIUM_LOCKED) && ((params[4] & 0x3U) == 2U))
 8009e66:	697b      	ldr	r3, [r7, #20]
 8009e68:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009e6c:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8009e70:	2b01      	cmp	r3, #1
 8009e72:	d10f      	bne.n	8009e94 <SCSI_StartStopUnit+0x50>
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	3304      	adds	r3, #4
 8009e78:	781b      	ldrb	r3, [r3, #0]
 8009e7a:	f003 0303 	and.w	r3, r3, #3
 8009e7e:	2b02      	cmp	r3, #2
 8009e80:	d108      	bne.n	8009e94 <SCSI_StartStopUnit+0x50>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 8009e82:	7af9      	ldrb	r1, [r7, #11]
 8009e84:	2324      	movs	r3, #36	; 0x24
 8009e86:	2205      	movs	r2, #5
 8009e88:	68f8      	ldr	r0, [r7, #12]
 8009e8a:	f7ff ff83 	bl	8009d94 <SCSI_SenseCode>

    return -1;
 8009e8e:	f04f 33ff 	mov.w	r3, #4294967295
 8009e92:	e02c      	b.n	8009eee <SCSI_StartStopUnit+0xaa>
  }

  if ((params[4] & 0x3U) == 0x1U) /* START=1 */
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	3304      	adds	r3, #4
 8009e98:	781b      	ldrb	r3, [r3, #0]
 8009e9a:	f003 0303 	and.w	r3, r3, #3
 8009e9e:	2b01      	cmp	r3, #1
 8009ea0:	d106      	bne.n	8009eb0 <SCSI_StartStopUnit+0x6c>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8009ea2:	697b      	ldr	r3, [r7, #20]
 8009ea4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009ea8:	2200      	movs	r2, #0
 8009eaa:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
 8009eae:	e01a      	b.n	8009ee6 <SCSI_StartStopUnit+0xa2>
  }
  else if ((params[4] & 0x3U) == 0x2U) /* START=0 and LOEJ Load Eject=1 */
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	3304      	adds	r3, #4
 8009eb4:	781b      	ldrb	r3, [r3, #0]
 8009eb6:	f003 0303 	and.w	r3, r3, #3
 8009eba:	2b02      	cmp	r3, #2
 8009ebc:	d106      	bne.n	8009ecc <SCSI_StartStopUnit+0x88>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_EJECTED;
 8009ebe:	697b      	ldr	r3, [r7, #20]
 8009ec0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009ec4:	2202      	movs	r2, #2
 8009ec6:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
 8009eca:	e00c      	b.n	8009ee6 <SCSI_StartStopUnit+0xa2>
  }
  else if ((params[4] & 0x3U) == 0x3U) /* START=1 and LOEJ Load Eject=1 */
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	3304      	adds	r3, #4
 8009ed0:	781b      	ldrb	r3, [r3, #0]
 8009ed2:	f003 0303 	and.w	r3, r3, #3
 8009ed6:	2b03      	cmp	r3, #3
 8009ed8:	d105      	bne.n	8009ee6 <SCSI_StartStopUnit+0xa2>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8009eda:	697b      	ldr	r3, [r7, #20]
 8009edc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009ee0:	2200      	movs	r2, #0
 8009ee2:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
  }
  else
  {
    /* .. */
  }
  hmsc->bot_data_length = 0U;
 8009ee6:	697b      	ldr	r3, [r7, #20]
 8009ee8:	2200      	movs	r2, #0
 8009eea:	60da      	str	r2, [r3, #12]

  return 0;
 8009eec:	2300      	movs	r3, #0
}
 8009eee:	4618      	mov	r0, r3
 8009ef0:	3718      	adds	r7, #24
 8009ef2:	46bd      	mov	sp, r7
 8009ef4:	bd80      	pop	{r7, pc}

08009ef6 <SCSI_AllowPreventRemovable>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_AllowPreventRemovable(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009ef6:	b480      	push	{r7}
 8009ef8:	b087      	sub	sp, #28
 8009efa:	af00      	add	r7, sp, #0
 8009efc:	60f8      	str	r0, [r7, #12]
 8009efe:	460b      	mov	r3, r1
 8009f00:	607a      	str	r2, [r7, #4]
 8009f02:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009f0a:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8009f0c:	697b      	ldr	r3, [r7, #20]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d102      	bne.n	8009f18 <SCSI_AllowPreventRemovable+0x22>
  {
    return -1;
 8009f12:	f04f 33ff 	mov.w	r3, #4294967295
 8009f16:	e015      	b.n	8009f44 <SCSI_AllowPreventRemovable+0x4e>
  }

  if (params[4] == 0U)
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	3304      	adds	r3, #4
 8009f1c:	781b      	ldrb	r3, [r3, #0]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d106      	bne.n	8009f30 <SCSI_AllowPreventRemovable+0x3a>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8009f22:	697b      	ldr	r3, [r7, #20]
 8009f24:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009f28:	2200      	movs	r2, #0
 8009f2a:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
 8009f2e:	e005      	b.n	8009f3c <SCSI_AllowPreventRemovable+0x46>
  }
  else
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_LOCKED;
 8009f30:	697b      	ldr	r3, [r7, #20]
 8009f32:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009f36:	2201      	movs	r2, #1
 8009f38:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
  }

  hmsc->bot_data_length = 0U;
 8009f3c:	697b      	ldr	r3, [r7, #20]
 8009f3e:	2200      	movs	r2, #0
 8009f40:	60da      	str	r2, [r3, #12]

  return 0;
 8009f42:	2300      	movs	r3, #0
}
 8009f44:	4618      	mov	r0, r3
 8009f46:	371c      	adds	r7, #28
 8009f48:	46bd      	mov	sp, r7
 8009f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f4e:	4770      	bx	lr

08009f50 <SCSI_Read10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009f50:	b580      	push	{r7, lr}
 8009f52:	b086      	sub	sp, #24
 8009f54:	af00      	add	r7, sp, #0
 8009f56:	60f8      	str	r0, [r7, #12]
 8009f58:	460b      	mov	r3, r1
 8009f5a:	607a      	str	r2, [r7, #4]
 8009f5c:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009f64:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8009f66:	697b      	ldr	r3, [r7, #20]
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d102      	bne.n	8009f72 <SCSI_Read10+0x22>
  {
    return -1;
 8009f6c:	f04f 33ff 	mov.w	r3, #4294967295
 8009f70:	e098      	b.n	800a0a4 <SCSI_Read10+0x154>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8009f72:	697b      	ldr	r3, [r7, #20]
 8009f74:	7a1b      	ldrb	r3, [r3, #8]
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	f040 808a 	bne.w	800a090 <SCSI_Read10+0x140>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 8009f7c:	697b      	ldr	r3, [r7, #20]
 8009f7e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009f82:	7f1b      	ldrb	r3, [r3, #28]
 8009f84:	b25b      	sxtb	r3, r3
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	db0b      	blt.n	8009fa2 <SCSI_Read10+0x52>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8009f8a:	697b      	ldr	r3, [r7, #20]
 8009f8c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009f90:	7f59      	ldrb	r1, [r3, #29]
 8009f92:	2320      	movs	r3, #32
 8009f94:	2205      	movs	r2, #5
 8009f96:	68f8      	ldr	r0, [r7, #12]
 8009f98:	f7ff fefc 	bl	8009d94 <SCSI_SenseCode>
      return -1;
 8009f9c:	f04f 33ff 	mov.w	r3, #4294967295
 8009fa0:	e080      	b.n	800a0a4 <SCSI_Read10+0x154>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 8009fa2:	697b      	ldr	r3, [r7, #20]
 8009fa4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009fa8:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8009fac:	2b02      	cmp	r3, #2
 8009fae:	d108      	bne.n	8009fc2 <SCSI_Read10+0x72>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8009fb0:	7af9      	ldrb	r1, [r7, #11]
 8009fb2:	233a      	movs	r3, #58	; 0x3a
 8009fb4:	2202      	movs	r2, #2
 8009fb6:	68f8      	ldr	r0, [r7, #12]
 8009fb8:	f7ff feec 	bl	8009d94 <SCSI_SenseCode>

      return -1;
 8009fbc:	f04f 33ff 	mov.w	r3, #4294967295
 8009fc0:	e070      	b.n	800a0a4 <SCSI_Read10+0x154>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009fc8:	689b      	ldr	r3, [r3, #8]
 8009fca:	7afa      	ldrb	r2, [r7, #11]
 8009fcc:	4610      	mov	r0, r2
 8009fce:	4798      	blx	r3
 8009fd0:	4603      	mov	r3, r0
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d008      	beq.n	8009fe8 <SCSI_Read10+0x98>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8009fd6:	7af9      	ldrb	r1, [r7, #11]
 8009fd8:	233a      	movs	r3, #58	; 0x3a
 8009fda:	2202      	movs	r2, #2
 8009fdc:	68f8      	ldr	r0, [r7, #12]
 8009fde:	f7ff fed9 	bl	8009d94 <SCSI_SenseCode>
      return -1;
 8009fe2:	f04f 33ff 	mov.w	r3, #4294967295
 8009fe6:	e05d      	b.n	800a0a4 <SCSI_Read10+0x154>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	3302      	adds	r3, #2
 8009fec:	781b      	ldrb	r3, [r3, #0]
 8009fee:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	3303      	adds	r3, #3
 8009ff4:	781b      	ldrb	r3, [r3, #0]
 8009ff6:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8009ff8:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] <<  8) |
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	3304      	adds	r3, #4
 8009ffe:	781b      	ldrb	r3, [r3, #0]
 800a000:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800a002:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800a004:	687a      	ldr	r2, [r7, #4]
 800a006:	3205      	adds	r2, #5
 800a008:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] <<  8) |
 800a00a:	4313      	orrs	r3, r2
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a00c:	697a      	ldr	r2, [r7, #20]
 800a00e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a012:	66d3      	str	r3, [r2, #108]	; 0x6c

    hmsc->scsi_blk_len = ((uint32_t)params[7] <<  8) | (uint32_t)params[8];
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	3307      	adds	r3, #7
 800a018:	781b      	ldrb	r3, [r3, #0]
 800a01a:	021b      	lsls	r3, r3, #8
 800a01c:	687a      	ldr	r2, [r7, #4]
 800a01e:	3208      	adds	r2, #8
 800a020:	7812      	ldrb	r2, [r2, #0]
 800a022:	4313      	orrs	r3, r2
 800a024:	697a      	ldr	r2, [r7, #20]
 800a026:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a02a:	6713      	str	r3, [r2, #112]	; 0x70

    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800a02c:	697b      	ldr	r3, [r7, #20]
 800a02e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a032:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800a034:	697b      	ldr	r3, [r7, #20]
 800a036:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a03a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a03c:	7af9      	ldrb	r1, [r7, #11]
 800a03e:	68f8      	ldr	r0, [r7, #12]
 800a040:	f000 fadb 	bl	800a5fa <SCSI_CheckAddressRange>
 800a044:	4603      	mov	r3, r0
 800a046:	2b00      	cmp	r3, #0
 800a048:	da02      	bge.n	800a050 <SCSI_Read10+0x100>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800a04a:	f04f 33ff 	mov.w	r3, #4294967295
 800a04e:	e029      	b.n	800a0a4 <SCSI_Read10+0x154>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (hmsc->scsi_blk_len * hmsc->scsi_blk_size))
 800a050:	697b      	ldr	r3, [r7, #20]
 800a052:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a056:	699a      	ldr	r2, [r3, #24]
 800a058:	697b      	ldr	r3, [r7, #20]
 800a05a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a05e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a060:	6979      	ldr	r1, [r7, #20]
 800a062:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 800a066:	f8b1 1064 	ldrh.w	r1, [r1, #100]	; 0x64
 800a06a:	fb01 f303 	mul.w	r3, r1, r3
 800a06e:	429a      	cmp	r2, r3
 800a070:	d00b      	beq.n	800a08a <SCSI_Read10+0x13a>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a072:	697b      	ldr	r3, [r7, #20]
 800a074:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a078:	7f59      	ldrb	r1, [r3, #29]
 800a07a:	2320      	movs	r3, #32
 800a07c:	2205      	movs	r2, #5
 800a07e:	68f8      	ldr	r0, [r7, #12]
 800a080:	f7ff fe88 	bl	8009d94 <SCSI_SenseCode>
      return -1;
 800a084:	f04f 33ff 	mov.w	r3, #4294967295
 800a088:	e00c      	b.n	800a0a4 <SCSI_Read10+0x154>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 800a08a:	697b      	ldr	r3, [r7, #20]
 800a08c:	2202      	movs	r2, #2
 800a08e:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 800a090:	697b      	ldr	r3, [r7, #20]
 800a092:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800a096:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 800a098:	7afb      	ldrb	r3, [r7, #11]
 800a09a:	4619      	mov	r1, r3
 800a09c:	68f8      	ldr	r0, [r7, #12]
 800a09e:	f000 fad5 	bl	800a64c <SCSI_ProcessRead>
 800a0a2:	4603      	mov	r3, r0
}
 800a0a4:	4618      	mov	r0, r3
 800a0a6:	3718      	adds	r7, #24
 800a0a8:	46bd      	mov	sp, r7
 800a0aa:	bd80      	pop	{r7, pc}

0800a0ac <SCSI_Read12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800a0ac:	b580      	push	{r7, lr}
 800a0ae:	b086      	sub	sp, #24
 800a0b0:	af00      	add	r7, sp, #0
 800a0b2:	60f8      	str	r0, [r7, #12]
 800a0b4:	460b      	mov	r3, r1
 800a0b6:	607a      	str	r2, [r7, #4]
 800a0b8:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a0c0:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800a0c2:	697b      	ldr	r3, [r7, #20]
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d102      	bne.n	800a0ce <SCSI_Read12+0x22>
  {
    return -1;
 800a0c8:	f04f 33ff 	mov.w	r3, #4294967295
 800a0cc:	e0a2      	b.n	800a214 <SCSI_Read12+0x168>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800a0ce:	697b      	ldr	r3, [r7, #20]
 800a0d0:	7a1b      	ldrb	r3, [r3, #8]
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	f040 8094 	bne.w	800a200 <SCSI_Read12+0x154>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 800a0d8:	697b      	ldr	r3, [r7, #20]
 800a0da:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a0de:	7f1b      	ldrb	r3, [r3, #28]
 800a0e0:	b25b      	sxtb	r3, r3
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	db0b      	blt.n	800a0fe <SCSI_Read12+0x52>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a0e6:	697b      	ldr	r3, [r7, #20]
 800a0e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a0ec:	7f59      	ldrb	r1, [r3, #29]
 800a0ee:	2320      	movs	r3, #32
 800a0f0:	2205      	movs	r2, #5
 800a0f2:	68f8      	ldr	r0, [r7, #12]
 800a0f4:	f7ff fe4e 	bl	8009d94 <SCSI_SenseCode>
      return -1;
 800a0f8:	f04f 33ff 	mov.w	r3, #4294967295
 800a0fc:	e08a      	b.n	800a214 <SCSI_Read12+0x168>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800a0fe:	697b      	ldr	r3, [r7, #20]
 800a100:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a104:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 800a108:	2b02      	cmp	r3, #2
 800a10a:	d108      	bne.n	800a11e <SCSI_Read12+0x72>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800a10c:	7af9      	ldrb	r1, [r7, #11]
 800a10e:	233a      	movs	r3, #58	; 0x3a
 800a110:	2202      	movs	r2, #2
 800a112:	68f8      	ldr	r0, [r7, #12]
 800a114:	f7ff fe3e 	bl	8009d94 <SCSI_SenseCode>
      return -1;
 800a118:	f04f 33ff 	mov.w	r3, #4294967295
 800a11c:	e07a      	b.n	800a214 <SCSI_Read12+0x168>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a124:	689b      	ldr	r3, [r3, #8]
 800a126:	7afa      	ldrb	r2, [r7, #11]
 800a128:	4610      	mov	r0, r2
 800a12a:	4798      	blx	r3
 800a12c:	4603      	mov	r3, r0
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d008      	beq.n	800a144 <SCSI_Read12+0x98>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800a132:	7af9      	ldrb	r1, [r7, #11]
 800a134:	233a      	movs	r3, #58	; 0x3a
 800a136:	2202      	movs	r2, #2
 800a138:	68f8      	ldr	r0, [r7, #12]
 800a13a:	f7ff fe2b 	bl	8009d94 <SCSI_SenseCode>
      return -1;
 800a13e:	f04f 33ff 	mov.w	r3, #4294967295
 800a142:	e067      	b.n	800a214 <SCSI_Read12+0x168>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	3302      	adds	r3, #2
 800a148:	781b      	ldrb	r3, [r3, #0]
 800a14a:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	3303      	adds	r3, #3
 800a150:	781b      	ldrb	r3, [r3, #0]
 800a152:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a154:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] <<  8) |
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	3304      	adds	r3, #4
 800a15a:	781b      	ldrb	r3, [r3, #0]
 800a15c:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800a15e:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800a160:	687a      	ldr	r2, [r7, #4]
 800a162:	3205      	adds	r2, #5
 800a164:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] <<  8) |
 800a166:	4313      	orrs	r3, r2
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a168:	697a      	ldr	r2, [r7, #20]
 800a16a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a16e:	66d3      	str	r3, [r2, #108]	; 0x6c

    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	3306      	adds	r3, #6
 800a174:	781b      	ldrb	r3, [r3, #0]
 800a176:	061a      	lsls	r2, r3, #24
                         ((uint32_t)params[7] << 16) |
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	3307      	adds	r3, #7
 800a17c:	781b      	ldrb	r3, [r3, #0]
 800a17e:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800a180:	431a      	orrs	r2, r3
                         ((uint32_t)params[8] << 8) |
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	3308      	adds	r3, #8
 800a186:	781b      	ldrb	r3, [r3, #0]
 800a188:	021b      	lsls	r3, r3, #8
                         ((uint32_t)params[7] << 16) |
 800a18a:	4313      	orrs	r3, r2
                         (uint32_t)params[9];
 800a18c:	687a      	ldr	r2, [r7, #4]
 800a18e:	3209      	adds	r2, #9
 800a190:	7812      	ldrb	r2, [r2, #0]
                         ((uint32_t)params[8] << 8) |
 800a192:	4313      	orrs	r3, r2
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800a194:	697a      	ldr	r2, [r7, #20]
 800a196:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a19a:	6713      	str	r3, [r2, #112]	; 0x70

    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800a19c:	697b      	ldr	r3, [r7, #20]
 800a19e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a1a2:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800a1a4:	697b      	ldr	r3, [r7, #20]
 800a1a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a1aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a1ac:	7af9      	ldrb	r1, [r7, #11]
 800a1ae:	68f8      	ldr	r0, [r7, #12]
 800a1b0:	f000 fa23 	bl	800a5fa <SCSI_CheckAddressRange>
 800a1b4:	4603      	mov	r3, r0
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	da02      	bge.n	800a1c0 <SCSI_Read12+0x114>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800a1ba:	f04f 33ff 	mov.w	r3, #4294967295
 800a1be:	e029      	b.n	800a214 <SCSI_Read12+0x168>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (hmsc->scsi_blk_len * hmsc->scsi_blk_size))
 800a1c0:	697b      	ldr	r3, [r7, #20]
 800a1c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a1c6:	699a      	ldr	r2, [r3, #24]
 800a1c8:	697b      	ldr	r3, [r7, #20]
 800a1ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a1ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a1d0:	6979      	ldr	r1, [r7, #20]
 800a1d2:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 800a1d6:	f8b1 1064 	ldrh.w	r1, [r1, #100]	; 0x64
 800a1da:	fb01 f303 	mul.w	r3, r1, r3
 800a1de:	429a      	cmp	r2, r3
 800a1e0:	d00b      	beq.n	800a1fa <SCSI_Read12+0x14e>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a1e2:	697b      	ldr	r3, [r7, #20]
 800a1e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a1e8:	7f59      	ldrb	r1, [r3, #29]
 800a1ea:	2320      	movs	r3, #32
 800a1ec:	2205      	movs	r2, #5
 800a1ee:	68f8      	ldr	r0, [r7, #12]
 800a1f0:	f7ff fdd0 	bl	8009d94 <SCSI_SenseCode>
      return -1;
 800a1f4:	f04f 33ff 	mov.w	r3, #4294967295
 800a1f8:	e00c      	b.n	800a214 <SCSI_Read12+0x168>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 800a1fa:	697b      	ldr	r3, [r7, #20]
 800a1fc:	2202      	movs	r2, #2
 800a1fe:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 800a200:	697b      	ldr	r3, [r7, #20]
 800a202:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800a206:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 800a208:	7afb      	ldrb	r3, [r7, #11]
 800a20a:	4619      	mov	r1, r3
 800a20c:	68f8      	ldr	r0, [r7, #12]
 800a20e:	f000 fa1d 	bl	800a64c <SCSI_ProcessRead>
 800a212:	4603      	mov	r3, r0
}
 800a214:	4618      	mov	r0, r3
 800a216:	3718      	adds	r7, #24
 800a218:	46bd      	mov	sp, r7
 800a21a:	bd80      	pop	{r7, pc}

0800a21c <SCSI_Write10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800a21c:	b580      	push	{r7, lr}
 800a21e:	b086      	sub	sp, #24
 800a220:	af00      	add	r7, sp, #0
 800a222:	60f8      	str	r0, [r7, #12]
 800a224:	460b      	mov	r3, r1
 800a226:	607a      	str	r2, [r7, #4]
 800a228:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a230:	617b      	str	r3, [r7, #20]
  uint32_t len;

  if (hmsc == NULL)
 800a232:	697b      	ldr	r3, [r7, #20]
 800a234:	2b00      	cmp	r3, #0
 800a236:	d102      	bne.n	800a23e <SCSI_Write10+0x22>
  {
    return -1;
 800a238:	f04f 33ff 	mov.w	r3, #4294967295
 800a23c:	e0bc      	b.n	800a3b8 <SCSI_Write10+0x19c>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800a23e:	697b      	ldr	r3, [r7, #20]
 800a240:	7a1b      	ldrb	r3, [r3, #8]
 800a242:	2b00      	cmp	r3, #0
 800a244:	f040 80b2 	bne.w	800a3ac <SCSI_Write10+0x190>
  {
    if (hmsc->cbw.dDataLength == 0U)
 800a248:	697b      	ldr	r3, [r7, #20]
 800a24a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a24e:	699b      	ldr	r3, [r3, #24]
 800a250:	2b00      	cmp	r3, #0
 800a252:	d10b      	bne.n	800a26c <SCSI_Write10+0x50>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a254:	697b      	ldr	r3, [r7, #20]
 800a256:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a25a:	7f59      	ldrb	r1, [r3, #29]
 800a25c:	2320      	movs	r3, #32
 800a25e:	2205      	movs	r2, #5
 800a260:	68f8      	ldr	r0, [r7, #12]
 800a262:	f7ff fd97 	bl	8009d94 <SCSI_SenseCode>
      return -1;
 800a266:	f04f 33ff 	mov.w	r3, #4294967295
 800a26a:	e0a5      	b.n	800a3b8 <SCSI_Write10+0x19c>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 800a26c:	697b      	ldr	r3, [r7, #20]
 800a26e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a272:	7f1b      	ldrb	r3, [r3, #28]
 800a274:	b25b      	sxtb	r3, r3
 800a276:	2b00      	cmp	r3, #0
 800a278:	da0b      	bge.n	800a292 <SCSI_Write10+0x76>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a27a:	697b      	ldr	r3, [r7, #20]
 800a27c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a280:	7f59      	ldrb	r1, [r3, #29]
 800a282:	2320      	movs	r3, #32
 800a284:	2205      	movs	r2, #5
 800a286:	68f8      	ldr	r0, [r7, #12]
 800a288:	f7ff fd84 	bl	8009d94 <SCSI_SenseCode>
      return -1;
 800a28c:	f04f 33ff 	mov.w	r3, #4294967295
 800a290:	e092      	b.n	800a3b8 <SCSI_Write10+0x19c>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a298:	689b      	ldr	r3, [r3, #8]
 800a29a:	7afa      	ldrb	r2, [r7, #11]
 800a29c:	4610      	mov	r0, r2
 800a29e:	4798      	blx	r3
 800a2a0:	4603      	mov	r3, r0
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d008      	beq.n	800a2b8 <SCSI_Write10+0x9c>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800a2a6:	7af9      	ldrb	r1, [r7, #11]
 800a2a8:	233a      	movs	r3, #58	; 0x3a
 800a2aa:	2202      	movs	r2, #2
 800a2ac:	68f8      	ldr	r0, [r7, #12]
 800a2ae:	f7ff fd71 	bl	8009d94 <SCSI_SenseCode>
      return -1;
 800a2b2:	f04f 33ff 	mov.w	r3, #4294967295
 800a2b6:	e07f      	b.n	800a3b8 <SCSI_Write10+0x19c>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsWriteProtected(lun) != 0)
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a2be:	68db      	ldr	r3, [r3, #12]
 800a2c0:	7afa      	ldrb	r2, [r7, #11]
 800a2c2:	4610      	mov	r0, r2
 800a2c4:	4798      	blx	r3
 800a2c6:	4603      	mov	r3, r0
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d008      	beq.n	800a2de <SCSI_Write10+0xc2>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 800a2cc:	7af9      	ldrb	r1, [r7, #11]
 800a2ce:	2327      	movs	r3, #39	; 0x27
 800a2d0:	2202      	movs	r2, #2
 800a2d2:	68f8      	ldr	r0, [r7, #12]
 800a2d4:	f7ff fd5e 	bl	8009d94 <SCSI_SenseCode>
      return -1;
 800a2d8:	f04f 33ff 	mov.w	r3, #4294967295
 800a2dc:	e06c      	b.n	800a3b8 <SCSI_Write10+0x19c>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	3302      	adds	r3, #2
 800a2e2:	781b      	ldrb	r3, [r3, #0]
 800a2e4:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	3303      	adds	r3, #3
 800a2ea:	781b      	ldrb	r3, [r3, #0]
 800a2ec:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a2ee:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] << 8) |
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	3304      	adds	r3, #4
 800a2f4:	781b      	ldrb	r3, [r3, #0]
 800a2f6:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800a2f8:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800a2fa:	687a      	ldr	r2, [r7, #4]
 800a2fc:	3205      	adds	r2, #5
 800a2fe:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] << 8) |
 800a300:	4313      	orrs	r3, r2
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a302:	697a      	ldr	r2, [r7, #20]
 800a304:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a308:	66d3      	str	r3, [r2, #108]	; 0x6c

    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	3307      	adds	r3, #7
 800a30e:	781b      	ldrb	r3, [r3, #0]
 800a310:	021b      	lsls	r3, r3, #8
                         (uint32_t)params[8];
 800a312:	687a      	ldr	r2, [r7, #4]
 800a314:	3208      	adds	r2, #8
 800a316:	7812      	ldrb	r2, [r2, #0]
    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 800a318:	4313      	orrs	r3, r2
 800a31a:	697a      	ldr	r2, [r7, #20]
 800a31c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a320:	6713      	str	r3, [r2, #112]	; 0x70

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800a322:	697b      	ldr	r3, [r7, #20]
 800a324:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a328:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800a32a:	697b      	ldr	r3, [r7, #20]
 800a32c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a330:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a332:	7af9      	ldrb	r1, [r7, #11]
 800a334:	68f8      	ldr	r0, [r7, #12]
 800a336:	f000 f960 	bl	800a5fa <SCSI_CheckAddressRange>
 800a33a:	4603      	mov	r3, r0
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	da02      	bge.n	800a346 <SCSI_Write10+0x12a>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800a340:	f04f 33ff 	mov.w	r3, #4294967295
 800a344:	e038      	b.n	800a3b8 <SCSI_Write10+0x19c>
    }

    len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800a346:	697b      	ldr	r3, [r7, #20]
 800a348:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a34c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a34e:	697a      	ldr	r2, [r7, #20]
 800a350:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a354:	f8b2 2064 	ldrh.w	r2, [r2, #100]	; 0x64
 800a358:	fb02 f303 	mul.w	r3, r2, r3
 800a35c:	613b      	str	r3, [r7, #16]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 800a35e:	697b      	ldr	r3, [r7, #20]
 800a360:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a364:	699b      	ldr	r3, [r3, #24]
 800a366:	693a      	ldr	r2, [r7, #16]
 800a368:	429a      	cmp	r2, r3
 800a36a:	d00b      	beq.n	800a384 <SCSI_Write10+0x168>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a36c:	697b      	ldr	r3, [r7, #20]
 800a36e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a372:	7f59      	ldrb	r1, [r3, #29]
 800a374:	2320      	movs	r3, #32
 800a376:	2205      	movs	r2, #5
 800a378:	68f8      	ldr	r0, [r7, #12]
 800a37a:	f7ff fd0b 	bl	8009d94 <SCSI_SenseCode>
      return -1;
 800a37e:	f04f 33ff 	mov.w	r3, #4294967295
 800a382:	e019      	b.n	800a3b8 <SCSI_Write10+0x19c>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 800a384:	693b      	ldr	r3, [r7, #16]
 800a386:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a38a:	bf28      	it	cs
 800a38c:	f44f 5380 	movcs.w	r3, #4096	; 0x1000
 800a390:	613b      	str	r3, [r7, #16]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 800a392:	697b      	ldr	r3, [r7, #20]
 800a394:	2201      	movs	r2, #1
 800a396:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, hmsc->bot_data, len);
 800a398:	697b      	ldr	r3, [r7, #20]
 800a39a:	f103 0210 	add.w	r2, r3, #16
 800a39e:	693b      	ldr	r3, [r7, #16]
 800a3a0:	2101      	movs	r1, #1
 800a3a2:	68f8      	ldr	r0, [r7, #12]
 800a3a4:	f002 f923 	bl	800c5ee <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 800a3a8:	2300      	movs	r3, #0
 800a3aa:	e005      	b.n	800a3b8 <SCSI_Write10+0x19c>
    return SCSI_ProcessWrite(pdev, lun);
 800a3ac:	7afb      	ldrb	r3, [r7, #11]
 800a3ae:	4619      	mov	r1, r3
 800a3b0:	68f8      	ldr	r0, [r7, #12]
 800a3b2:	f000 f9d5 	bl	800a760 <SCSI_ProcessWrite>
 800a3b6:	4603      	mov	r3, r0
}
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	3718      	adds	r7, #24
 800a3bc:	46bd      	mov	sp, r7
 800a3be:	bd80      	pop	{r7, pc}

0800a3c0 <SCSI_Write12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800a3c0:	b580      	push	{r7, lr}
 800a3c2:	b086      	sub	sp, #24
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	60f8      	str	r0, [r7, #12]
 800a3c8:	460b      	mov	r3, r1
 800a3ca:	607a      	str	r2, [r7, #4]
 800a3cc:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a3d4:	617b      	str	r3, [r7, #20]
  uint32_t len;

  if (hmsc == NULL)
 800a3d6:	697b      	ldr	r3, [r7, #20]
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d102      	bne.n	800a3e2 <SCSI_Write12+0x22>
  {
    return -1;
 800a3dc:	f04f 33ff 	mov.w	r3, #4294967295
 800a3e0:	e0cc      	b.n	800a57c <SCSI_Write12+0x1bc>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800a3e2:	697b      	ldr	r3, [r7, #20]
 800a3e4:	7a1b      	ldrb	r3, [r3, #8]
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	f040 80c2 	bne.w	800a570 <SCSI_Write12+0x1b0>
  {
    if (hmsc->cbw.dDataLength == 0U)
 800a3ec:	697b      	ldr	r3, [r7, #20]
 800a3ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a3f2:	699b      	ldr	r3, [r3, #24]
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d10b      	bne.n	800a410 <SCSI_Write12+0x50>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a3f8:	697b      	ldr	r3, [r7, #20]
 800a3fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a3fe:	7f59      	ldrb	r1, [r3, #29]
 800a400:	2320      	movs	r3, #32
 800a402:	2205      	movs	r2, #5
 800a404:	68f8      	ldr	r0, [r7, #12]
 800a406:	f7ff fcc5 	bl	8009d94 <SCSI_SenseCode>
      return -1;
 800a40a:	f04f 33ff 	mov.w	r3, #4294967295
 800a40e:	e0b5      	b.n	800a57c <SCSI_Write12+0x1bc>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 800a410:	697b      	ldr	r3, [r7, #20]
 800a412:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a416:	7f1b      	ldrb	r3, [r3, #28]
 800a418:	b25b      	sxtb	r3, r3
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	da0b      	bge.n	800a436 <SCSI_Write12+0x76>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a41e:	697b      	ldr	r3, [r7, #20]
 800a420:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a424:	7f59      	ldrb	r1, [r3, #29]
 800a426:	2320      	movs	r3, #32
 800a428:	2205      	movs	r2, #5
 800a42a:	68f8      	ldr	r0, [r7, #12]
 800a42c:	f7ff fcb2 	bl	8009d94 <SCSI_SenseCode>
      return -1;
 800a430:	f04f 33ff 	mov.w	r3, #4294967295
 800a434:	e0a2      	b.n	800a57c <SCSI_Write12+0x1bc>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a43c:	689b      	ldr	r3, [r3, #8]
 800a43e:	7afa      	ldrb	r2, [r7, #11]
 800a440:	4610      	mov	r0, r2
 800a442:	4798      	blx	r3
 800a444:	4603      	mov	r3, r0
 800a446:	2b00      	cmp	r3, #0
 800a448:	d00b      	beq.n	800a462 <SCSI_Write12+0xa2>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800a44a:	7af9      	ldrb	r1, [r7, #11]
 800a44c:	233a      	movs	r3, #58	; 0x3a
 800a44e:	2202      	movs	r2, #2
 800a450:	68f8      	ldr	r0, [r7, #12]
 800a452:	f7ff fc9f 	bl	8009d94 <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 800a456:	697b      	ldr	r3, [r7, #20]
 800a458:	2205      	movs	r2, #5
 800a45a:	721a      	strb	r2, [r3, #8]
      return -1;
 800a45c:	f04f 33ff 	mov.w	r3, #4294967295
 800a460:	e08c      	b.n	800a57c <SCSI_Write12+0x1bc>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsWriteProtected(lun) != 0)
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a468:	68db      	ldr	r3, [r3, #12]
 800a46a:	7afa      	ldrb	r2, [r7, #11]
 800a46c:	4610      	mov	r0, r2
 800a46e:	4798      	blx	r3
 800a470:	4603      	mov	r3, r0
 800a472:	2b00      	cmp	r3, #0
 800a474:	d00b      	beq.n	800a48e <SCSI_Write12+0xce>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 800a476:	7af9      	ldrb	r1, [r7, #11]
 800a478:	2327      	movs	r3, #39	; 0x27
 800a47a:	2202      	movs	r2, #2
 800a47c:	68f8      	ldr	r0, [r7, #12]
 800a47e:	f7ff fc89 	bl	8009d94 <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 800a482:	697b      	ldr	r3, [r7, #20]
 800a484:	2205      	movs	r2, #5
 800a486:	721a      	strb	r2, [r3, #8]
      return -1;
 800a488:	f04f 33ff 	mov.w	r3, #4294967295
 800a48c:	e076      	b.n	800a57c <SCSI_Write12+0x1bc>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	3302      	adds	r3, #2
 800a492:	781b      	ldrb	r3, [r3, #0]
 800a494:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	3303      	adds	r3, #3
 800a49a:	781b      	ldrb	r3, [r3, #0]
 800a49c:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a49e:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] << 8) |
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	3304      	adds	r3, #4
 800a4a4:	781b      	ldrb	r3, [r3, #0]
 800a4a6:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800a4a8:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800a4aa:	687a      	ldr	r2, [r7, #4]
 800a4ac:	3205      	adds	r2, #5
 800a4ae:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] << 8) |
 800a4b0:	4313      	orrs	r3, r2
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a4b2:	697a      	ldr	r2, [r7, #20]
 800a4b4:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a4b8:	66d3      	str	r3, [r2, #108]	; 0x6c

    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	3306      	adds	r3, #6
 800a4be:	781b      	ldrb	r3, [r3, #0]
 800a4c0:	061a      	lsls	r2, r3, #24
                         ((uint32_t)params[7] << 16) |
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	3307      	adds	r3, #7
 800a4c6:	781b      	ldrb	r3, [r3, #0]
 800a4c8:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800a4ca:	431a      	orrs	r2, r3
                         ((uint32_t)params[8] << 8) |
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	3308      	adds	r3, #8
 800a4d0:	781b      	ldrb	r3, [r3, #0]
 800a4d2:	021b      	lsls	r3, r3, #8
                         ((uint32_t)params[7] << 16) |
 800a4d4:	4313      	orrs	r3, r2
                         (uint32_t)params[9];
 800a4d6:	687a      	ldr	r2, [r7, #4]
 800a4d8:	3209      	adds	r2, #9
 800a4da:	7812      	ldrb	r2, [r2, #0]
                         ((uint32_t)params[8] << 8) |
 800a4dc:	4313      	orrs	r3, r2
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800a4de:	697a      	ldr	r2, [r7, #20]
 800a4e0:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a4e4:	6713      	str	r3, [r2, #112]	; 0x70

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800a4e6:	697b      	ldr	r3, [r7, #20]
 800a4e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a4ec:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800a4ee:	697b      	ldr	r3, [r7, #20]
 800a4f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a4f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a4f6:	7af9      	ldrb	r1, [r7, #11]
 800a4f8:	68f8      	ldr	r0, [r7, #12]
 800a4fa:	f000 f87e 	bl	800a5fa <SCSI_CheckAddressRange>
 800a4fe:	4603      	mov	r3, r0
 800a500:	2b00      	cmp	r3, #0
 800a502:	da02      	bge.n	800a50a <SCSI_Write12+0x14a>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800a504:	f04f 33ff 	mov.w	r3, #4294967295
 800a508:	e038      	b.n	800a57c <SCSI_Write12+0x1bc>
    }

    len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800a50a:	697b      	ldr	r3, [r7, #20]
 800a50c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a510:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a512:	697a      	ldr	r2, [r7, #20]
 800a514:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a518:	f8b2 2064 	ldrh.w	r2, [r2, #100]	; 0x64
 800a51c:	fb02 f303 	mul.w	r3, r2, r3
 800a520:	613b      	str	r3, [r7, #16]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 800a522:	697b      	ldr	r3, [r7, #20]
 800a524:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a528:	699b      	ldr	r3, [r3, #24]
 800a52a:	693a      	ldr	r2, [r7, #16]
 800a52c:	429a      	cmp	r2, r3
 800a52e:	d00b      	beq.n	800a548 <SCSI_Write12+0x188>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a530:	697b      	ldr	r3, [r7, #20]
 800a532:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a536:	7f59      	ldrb	r1, [r3, #29]
 800a538:	2320      	movs	r3, #32
 800a53a:	2205      	movs	r2, #5
 800a53c:	68f8      	ldr	r0, [r7, #12]
 800a53e:	f7ff fc29 	bl	8009d94 <SCSI_SenseCode>
      return -1;
 800a542:	f04f 33ff 	mov.w	r3, #4294967295
 800a546:	e019      	b.n	800a57c <SCSI_Write12+0x1bc>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 800a548:	693b      	ldr	r3, [r7, #16]
 800a54a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a54e:	bf28      	it	cs
 800a550:	f44f 5380 	movcs.w	r3, #4096	; 0x1000
 800a554:	613b      	str	r3, [r7, #16]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 800a556:	697b      	ldr	r3, [r7, #20]
 800a558:	2201      	movs	r2, #1
 800a55a:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, hmsc->bot_data, len);
 800a55c:	697b      	ldr	r3, [r7, #20]
 800a55e:	f103 0210 	add.w	r2, r3, #16
 800a562:	693b      	ldr	r3, [r7, #16]
 800a564:	2101      	movs	r1, #1
 800a566:	68f8      	ldr	r0, [r7, #12]
 800a568:	f002 f841 	bl	800c5ee <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 800a56c:	2300      	movs	r3, #0
 800a56e:	e005      	b.n	800a57c <SCSI_Write12+0x1bc>
    return SCSI_ProcessWrite(pdev, lun);
 800a570:	7afb      	ldrb	r3, [r7, #11]
 800a572:	4619      	mov	r1, r3
 800a574:	68f8      	ldr	r0, [r7, #12]
 800a576:	f000 f8f3 	bl	800a760 <SCSI_ProcessWrite>
 800a57a:	4603      	mov	r3, r0
}
 800a57c:	4618      	mov	r0, r3
 800a57e:	3718      	adds	r7, #24
 800a580:	46bd      	mov	sp, r7
 800a582:	bd80      	pop	{r7, pc}

0800a584 <SCSI_Verify10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Verify10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800a584:	b580      	push	{r7, lr}
 800a586:	b086      	sub	sp, #24
 800a588:	af00      	add	r7, sp, #0
 800a58a:	60f8      	str	r0, [r7, #12]
 800a58c:	460b      	mov	r3, r1
 800a58e:	607a      	str	r2, [r7, #4]
 800a590:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a598:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800a59a:	697b      	ldr	r3, [r7, #20]
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d102      	bne.n	800a5a6 <SCSI_Verify10+0x22>
  {
    return -1;
 800a5a0:	f04f 33ff 	mov.w	r3, #4294967295
 800a5a4:	e025      	b.n	800a5f2 <SCSI_Verify10+0x6e>
  }

  if ((params[1] & 0x02U) == 0x02U)
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	3301      	adds	r3, #1
 800a5aa:	781b      	ldrb	r3, [r3, #0]
 800a5ac:	f003 0302 	and.w	r3, r3, #2
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d008      	beq.n	800a5c6 <SCSI_Verify10+0x42>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 800a5b4:	7af9      	ldrb	r1, [r7, #11]
 800a5b6:	2324      	movs	r3, #36	; 0x24
 800a5b8:	2205      	movs	r2, #5
 800a5ba:	68f8      	ldr	r0, [r7, #12]
 800a5bc:	f7ff fbea 	bl	8009d94 <SCSI_SenseCode>
    return -1; /* Error, Verify Mode Not supported*/
 800a5c0:	f04f 33ff 	mov.w	r3, #4294967295
 800a5c4:	e015      	b.n	800a5f2 <SCSI_Verify10+0x6e>
  }

  if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr, hmsc->scsi_blk_len) < 0)
 800a5c6:	697b      	ldr	r3, [r7, #20]
 800a5c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a5cc:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800a5ce:	697b      	ldr	r3, [r7, #20]
 800a5d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a5d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a5d6:	7af9      	ldrb	r1, [r7, #11]
 800a5d8:	68f8      	ldr	r0, [r7, #12]
 800a5da:	f000 f80e 	bl	800a5fa <SCSI_CheckAddressRange>
 800a5de:	4603      	mov	r3, r0
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	da02      	bge.n	800a5ea <SCSI_Verify10+0x66>
  {
    return -1; /* error */
 800a5e4:	f04f 33ff 	mov.w	r3, #4294967295
 800a5e8:	e003      	b.n	800a5f2 <SCSI_Verify10+0x6e>
  }

  hmsc->bot_data_length = 0U;
 800a5ea:	697b      	ldr	r3, [r7, #20]
 800a5ec:	2200      	movs	r2, #0
 800a5ee:	60da      	str	r2, [r3, #12]

  return 0;
 800a5f0:	2300      	movs	r3, #0
}
 800a5f2:	4618      	mov	r0, r3
 800a5f4:	3718      	adds	r7, #24
 800a5f6:	46bd      	mov	sp, r7
 800a5f8:	bd80      	pop	{r7, pc}

0800a5fa <SCSI_CheckAddressRange>:
  * @param  blk_nbr: number of block to be processed
  * @retval status
  */
static int8_t SCSI_CheckAddressRange(USBD_HandleTypeDef *pdev, uint8_t lun,
                                     uint32_t blk_offset, uint32_t blk_nbr)
{
 800a5fa:	b580      	push	{r7, lr}
 800a5fc:	b086      	sub	sp, #24
 800a5fe:	af00      	add	r7, sp, #0
 800a600:	60f8      	str	r0, [r7, #12]
 800a602:	607a      	str	r2, [r7, #4]
 800a604:	603b      	str	r3, [r7, #0]
 800a606:	460b      	mov	r3, r1
 800a608:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a610:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800a612:	697b      	ldr	r3, [r7, #20]
 800a614:	2b00      	cmp	r3, #0
 800a616:	d102      	bne.n	800a61e <SCSI_CheckAddressRange+0x24>
  {
    return -1;
 800a618:	f04f 33ff 	mov.w	r3, #4294967295
 800a61c:	e012      	b.n	800a644 <SCSI_CheckAddressRange+0x4a>
  }

  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr)
 800a61e:	687a      	ldr	r2, [r7, #4]
 800a620:	683b      	ldr	r3, [r7, #0]
 800a622:	441a      	add	r2, r3
 800a624:	697b      	ldr	r3, [r7, #20]
 800a626:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a62a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a62c:	429a      	cmp	r2, r3
 800a62e:	d908      	bls.n	800a642 <SCSI_CheckAddressRange+0x48>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, ADDRESS_OUT_OF_RANGE);
 800a630:	7af9      	ldrb	r1, [r7, #11]
 800a632:	2321      	movs	r3, #33	; 0x21
 800a634:	2205      	movs	r2, #5
 800a636:	68f8      	ldr	r0, [r7, #12]
 800a638:	f7ff fbac 	bl	8009d94 <SCSI_SenseCode>
    return -1;
 800a63c:	f04f 33ff 	mov.w	r3, #4294967295
 800a640:	e000      	b.n	800a644 <SCSI_CheckAddressRange+0x4a>
  }

  return 0;
 800a642:	2300      	movs	r3, #0
}
 800a644:	4618      	mov	r0, r3
 800a646:	3718      	adds	r7, #24
 800a648:	46bd      	mov	sp, r7
 800a64a:	bd80      	pop	{r7, pc}

0800a64c <SCSI_ProcessRead>:
  *         Handle Read Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessRead(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 800a64c:	b590      	push	{r4, r7, lr}
 800a64e:	b085      	sub	sp, #20
 800a650:	af00      	add	r7, sp, #0
 800a652:	6078      	str	r0, [r7, #4]
 800a654:	460b      	mov	r3, r1
 800a656:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a65e:	60fb      	str	r3, [r7, #12]
  uint32_t len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a666:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a668:	68fa      	ldr	r2, [r7, #12]
 800a66a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a66e:	f8b2 2064 	ldrh.w	r2, [r2, #100]	; 0x64
 800a672:	fb02 f303 	mul.w	r3, r2, r3
 800a676:	60bb      	str	r3, [r7, #8]

  if (hmsc == NULL)
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d102      	bne.n	800a684 <SCSI_ProcessRead+0x38>
  {
    return -1;
 800a67e:	f04f 33ff 	mov.w	r3, #4294967295
 800a682:	e069      	b.n	800a758 <SCSI_ProcessRead+0x10c>
  }

  len = MIN(len, MSC_MEDIA_PACKET);
 800a684:	68bb      	ldr	r3, [r7, #8]
 800a686:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a68a:	bf28      	it	cs
 800a68c:	f44f 5380 	movcs.w	r3, #4096	; 0x1000
 800a690:	60bb      	str	r3, [r7, #8]

  if (((USBD_StorageTypeDef *)pdev->pUserData)->Read(lun, hmsc->bot_data,
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a698:	691c      	ldr	r4, [r3, #16]
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	f103 0110 	add.w	r1, r3, #16
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a6a6:	6eda      	ldr	r2, [r3, #108]	; 0x6c
                                                     hmsc->scsi_blk_addr,
                                                     (len / hmsc->scsi_blk_size)) < 0)
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a6ae:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800a6b2:	4618      	mov	r0, r3
 800a6b4:	68bb      	ldr	r3, [r7, #8]
 800a6b6:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData)->Read(lun, hmsc->bot_data,
 800a6ba:	b29b      	uxth	r3, r3
 800a6bc:	78f8      	ldrb	r0, [r7, #3]
 800a6be:	47a0      	blx	r4
 800a6c0:	4603      	mov	r3, r0
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	da08      	bge.n	800a6d8 <SCSI_ProcessRead+0x8c>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, UNRECOVERED_READ_ERROR);
 800a6c6:	78f9      	ldrb	r1, [r7, #3]
 800a6c8:	2311      	movs	r3, #17
 800a6ca:	2204      	movs	r2, #4
 800a6cc:	6878      	ldr	r0, [r7, #4]
 800a6ce:	f7ff fb61 	bl	8009d94 <SCSI_SenseCode>
    return -1;
 800a6d2:	f04f 33ff 	mov.w	r3, #4294967295
 800a6d6:	e03f      	b.n	800a758 <SCSI_ProcessRead+0x10c>
  }

  (void)USBD_LL_Transmit(pdev, MSC_EPIN_ADDR, hmsc->bot_data, len);
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	f103 0210 	add.w	r2, r3, #16
 800a6de:	68bb      	ldr	r3, [r7, #8]
 800a6e0:	2181      	movs	r1, #129	; 0x81
 800a6e2:	6878      	ldr	r0, [r7, #4]
 800a6e4:	f001 ff62 	bl	800c5ac <USBD_LL_Transmit>

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a6ee:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a6f6:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800a6fa:	4619      	mov	r1, r3
 800a6fc:	68bb      	ldr	r3, [r7, #8]
 800a6fe:	fbb3 f3f1 	udiv	r3, r3, r1
 800a702:	4413      	add	r3, r2
 800a704:	68fa      	ldr	r2, [r7, #12]
 800a706:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a70a:	66d3      	str	r3, [r2, #108]	; 0x6c
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a712:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a71a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800a71e:	4619      	mov	r1, r3
 800a720:	68bb      	ldr	r3, [r7, #8]
 800a722:	fbb3 f3f1 	udiv	r3, r3, r1
 800a726:	1ad3      	subs	r3, r2, r3
 800a728:	68fa      	ldr	r2, [r7, #12]
 800a72a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a72e:	6713      	str	r3, [r2, #112]	; 0x70

  /* case 6 : Hi = Di */
  hmsc->csw.dDataResidue -= len;
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a736:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a738:	68bb      	ldr	r3, [r7, #8]
 800a73a:	1ad3      	subs	r3, r2, r3
 800a73c:	68fa      	ldr	r2, [r7, #12]
 800a73e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a742:	6393      	str	r3, [r2, #56]	; 0x38

  if (hmsc->scsi_blk_len == 0U)
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a74a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d102      	bne.n	800a756 <SCSI_ProcessRead+0x10a>
  {
    hmsc->bot_state = USBD_BOT_LAST_DATA_IN;
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	2203      	movs	r2, #3
 800a754:	721a      	strb	r2, [r3, #8]
  }

  return 0;
 800a756:	2300      	movs	r3, #0
}
 800a758:	4618      	mov	r0, r3
 800a75a:	3714      	adds	r7, #20
 800a75c:	46bd      	mov	sp, r7
 800a75e:	bd90      	pop	{r4, r7, pc}

0800a760 <SCSI_ProcessWrite>:
  *         Handle Write Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessWrite(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 800a760:	b590      	push	{r4, r7, lr}
 800a762:	b085      	sub	sp, #20
 800a764:	af00      	add	r7, sp, #0
 800a766:	6078      	str	r0, [r7, #4]
 800a768:	460b      	mov	r3, r1
 800a76a:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a772:	60fb      	str	r3, [r7, #12]
  uint32_t len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a77a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a77c:	68fa      	ldr	r2, [r7, #12]
 800a77e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a782:	f8b2 2064 	ldrh.w	r2, [r2, #100]	; 0x64
 800a786:	fb02 f303 	mul.w	r3, r2, r3
 800a78a:	60bb      	str	r3, [r7, #8]

  if (hmsc == NULL)
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d102      	bne.n	800a798 <SCSI_ProcessWrite+0x38>
  {
    return -1;
 800a792:	f04f 33ff 	mov.w	r3, #4294967295
 800a796:	e07c      	b.n	800a892 <SCSI_ProcessWrite+0x132>
  }

  len = MIN(len, MSC_MEDIA_PACKET);
 800a798:	68bb      	ldr	r3, [r7, #8]
 800a79a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a79e:	bf28      	it	cs
 800a7a0:	f44f 5380 	movcs.w	r3, #4096	; 0x1000
 800a7a4:	60bb      	str	r3, [r7, #8]

  if (((USBD_StorageTypeDef *)pdev->pUserData)->Write(lun, hmsc->bot_data,
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a7ac:	695c      	ldr	r4, [r3, #20]
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	f103 0110 	add.w	r1, r3, #16
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a7ba:	6eda      	ldr	r2, [r3, #108]	; 0x6c
                                                      hmsc->scsi_blk_addr,
                                                      (len / hmsc->scsi_blk_size)) < 0)
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a7c2:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800a7c6:	4618      	mov	r0, r3
 800a7c8:	68bb      	ldr	r3, [r7, #8]
 800a7ca:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData)->Write(lun, hmsc->bot_data,
 800a7ce:	b29b      	uxth	r3, r3
 800a7d0:	78f8      	ldrb	r0, [r7, #3]
 800a7d2:	47a0      	blx	r4
 800a7d4:	4603      	mov	r3, r0
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	da08      	bge.n	800a7ec <SCSI_ProcessWrite+0x8c>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, WRITE_FAULT);
 800a7da:	78f9      	ldrb	r1, [r7, #3]
 800a7dc:	2303      	movs	r3, #3
 800a7de:	2204      	movs	r2, #4
 800a7e0:	6878      	ldr	r0, [r7, #4]
 800a7e2:	f7ff fad7 	bl	8009d94 <SCSI_SenseCode>
    return -1;
 800a7e6:	f04f 33ff 	mov.w	r3, #4294967295
 800a7ea:	e052      	b.n	800a892 <SCSI_ProcessWrite+0x132>
  }

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a7f2:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a7fa:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800a7fe:	4619      	mov	r1, r3
 800a800:	68bb      	ldr	r3, [r7, #8]
 800a802:	fbb3 f3f1 	udiv	r3, r3, r1
 800a806:	4413      	add	r3, r2
 800a808:	68fa      	ldr	r2, [r7, #12]
 800a80a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a80e:	66d3      	str	r3, [r2, #108]	; 0x6c
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a816:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a81e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800a822:	4619      	mov	r1, r3
 800a824:	68bb      	ldr	r3, [r7, #8]
 800a826:	fbb3 f3f1 	udiv	r3, r3, r1
 800a82a:	1ad3      	subs	r3, r2, r3
 800a82c:	68fa      	ldr	r2, [r7, #12]
 800a82e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a832:	6713      	str	r3, [r2, #112]	; 0x70

  /* case 12 : Ho = Do */
  hmsc->csw.dDataResidue -= len;
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a83a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a83c:	68bb      	ldr	r3, [r7, #8]
 800a83e:	1ad3      	subs	r3, r2, r3
 800a840:	68fa      	ldr	r2, [r7, #12]
 800a842:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a846:	6393      	str	r3, [r2, #56]	; 0x38

  if (hmsc->scsi_blk_len == 0U)
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a84e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a850:	2b00      	cmp	r3, #0
 800a852:	d104      	bne.n	800a85e <SCSI_ProcessWrite+0xfe>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800a854:	2100      	movs	r1, #0
 800a856:	6878      	ldr	r0, [r7, #4]
 800a858:	f7fe fd16 	bl	8009288 <MSC_BOT_SendCSW>
 800a85c:	e018      	b.n	800a890 <SCSI_ProcessWrite+0x130>
  }
  else
  {
    len = MIN((hmsc->scsi_blk_len * hmsc->scsi_blk_size), MSC_MEDIA_PACKET);
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a864:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a866:	68fa      	ldr	r2, [r7, #12]
 800a868:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a86c:	f8b2 2064 	ldrh.w	r2, [r2, #100]	; 0x64
 800a870:	fb02 f303 	mul.w	r3, r2, r3
 800a874:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a878:	bf28      	it	cs
 800a87a:	f44f 5380 	movcs.w	r3, #4096	; 0x1000
 800a87e:	60bb      	str	r3, [r7, #8]

    /* Prepare EP to Receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, hmsc->bot_data, len);
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	f103 0210 	add.w	r2, r3, #16
 800a886:	68bb      	ldr	r3, [r7, #8]
 800a888:	2101      	movs	r1, #1
 800a88a:	6878      	ldr	r0, [r7, #4]
 800a88c:	f001 feaf 	bl	800c5ee <USBD_LL_PrepareReceive>
  }

  return 0;
 800a890:	2300      	movs	r3, #0
}
 800a892:	4618      	mov	r0, r3
 800a894:	3714      	adds	r7, #20
 800a896:	46bd      	mov	sp, r7
 800a898:	bd90      	pop	{r4, r7, pc}

0800a89a <SCSI_UpdateBotData>:
  * @param  length: Data length
  * @retval status
  */
static int8_t SCSI_UpdateBotData(USBD_MSC_BOT_HandleTypeDef *hmsc,
                                 uint8_t *pBuff, uint16_t length)
{
 800a89a:	b480      	push	{r7}
 800a89c:	b087      	sub	sp, #28
 800a89e:	af00      	add	r7, sp, #0
 800a8a0:	60f8      	str	r0, [r7, #12]
 800a8a2:	60b9      	str	r1, [r7, #8]
 800a8a4:	4613      	mov	r3, r2
 800a8a6:	80fb      	strh	r3, [r7, #6]
  uint16_t len = length;
 800a8a8:	88fb      	ldrh	r3, [r7, #6]
 800a8aa:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d102      	bne.n	800a8b8 <SCSI_UpdateBotData+0x1e>
  {
    return -1;
 800a8b2:	f04f 33ff 	mov.w	r3, #4294967295
 800a8b6:	e013      	b.n	800a8e0 <SCSI_UpdateBotData+0x46>
  }

  hmsc->bot_data_length = len;
 800a8b8:	8afa      	ldrh	r2, [r7, #22]
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	60da      	str	r2, [r3, #12]

  while (len != 0U)
 800a8be:	e00b      	b.n	800a8d8 <SCSI_UpdateBotData+0x3e>
  {
    len--;
 800a8c0:	8afb      	ldrh	r3, [r7, #22]
 800a8c2:	3b01      	subs	r3, #1
 800a8c4:	82fb      	strh	r3, [r7, #22]
    hmsc->bot_data[len] = pBuff[len];
 800a8c6:	8afb      	ldrh	r3, [r7, #22]
 800a8c8:	68ba      	ldr	r2, [r7, #8]
 800a8ca:	441a      	add	r2, r3
 800a8cc:	8afb      	ldrh	r3, [r7, #22]
 800a8ce:	7811      	ldrb	r1, [r2, #0]
 800a8d0:	68fa      	ldr	r2, [r7, #12]
 800a8d2:	4413      	add	r3, r2
 800a8d4:	460a      	mov	r2, r1
 800a8d6:	741a      	strb	r2, [r3, #16]
  while (len != 0U)
 800a8d8:	8afb      	ldrh	r3, [r7, #22]
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d1f0      	bne.n	800a8c0 <SCSI_UpdateBotData+0x26>
  }

  return 0;
 800a8de:	2300      	movs	r3, #0
}
 800a8e0:	4618      	mov	r0, r3
 800a8e2:	371c      	adds	r7, #28
 800a8e4:	46bd      	mov	sp, r7
 800a8e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ea:	4770      	bx	lr

0800a8ec <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a8ec:	b580      	push	{r7, lr}
 800a8ee:	b086      	sub	sp, #24
 800a8f0:	af00      	add	r7, sp, #0
 800a8f2:	60f8      	str	r0, [r7, #12]
 800a8f4:	60b9      	str	r1, [r7, #8]
 800a8f6:	4613      	mov	r3, r2
 800a8f8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d101      	bne.n	800a904 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800a900:	2303      	movs	r3, #3
 800a902:	e01f      	b.n	800a944 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	2200      	movs	r2, #0
 800a908:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	2200      	movs	r2, #0
 800a910:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	2200      	movs	r2, #0
 800a918:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a91c:	68bb      	ldr	r3, [r7, #8]
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d003      	beq.n	800a92a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	68ba      	ldr	r2, [r7, #8]
 800a926:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	2201      	movs	r2, #1
 800a92e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	79fa      	ldrb	r2, [r7, #7]
 800a936:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a938:	68f8      	ldr	r0, [r7, #12]
 800a93a:	f001 fcdf 	bl	800c2fc <USBD_LL_Init>
 800a93e:	4603      	mov	r3, r0
 800a940:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a942:	7dfb      	ldrb	r3, [r7, #23]
}
 800a944:	4618      	mov	r0, r3
 800a946:	3718      	adds	r7, #24
 800a948:	46bd      	mov	sp, r7
 800a94a:	bd80      	pop	{r7, pc}

0800a94c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a94c:	b580      	push	{r7, lr}
 800a94e:	b084      	sub	sp, #16
 800a950:	af00      	add	r7, sp, #0
 800a952:	6078      	str	r0, [r7, #4]
 800a954:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a956:	2300      	movs	r3, #0
 800a958:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a95a:	683b      	ldr	r3, [r7, #0]
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d101      	bne.n	800a964 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800a960:	2303      	movs	r3, #3
 800a962:	e016      	b.n	800a992 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	683a      	ldr	r2, [r7, #0]
 800a968:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a974:	2b00      	cmp	r3, #0
 800a976:	d00b      	beq.n	800a990 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a97e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a980:	f107 020e 	add.w	r2, r7, #14
 800a984:	4610      	mov	r0, r2
 800a986:	4798      	blx	r3
 800a988:	4602      	mov	r2, r0
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800a990:	2300      	movs	r3, #0
}
 800a992:	4618      	mov	r0, r3
 800a994:	3710      	adds	r7, #16
 800a996:	46bd      	mov	sp, r7
 800a998:	bd80      	pop	{r7, pc}

0800a99a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a99a:	b580      	push	{r7, lr}
 800a99c:	b082      	sub	sp, #8
 800a99e:	af00      	add	r7, sp, #0
 800a9a0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a9a2:	6878      	ldr	r0, [r7, #4]
 800a9a4:	f001 fcfa 	bl	800c39c <USBD_LL_Start>
 800a9a8:	4603      	mov	r3, r0
}
 800a9aa:	4618      	mov	r0, r3
 800a9ac:	3708      	adds	r7, #8
 800a9ae:	46bd      	mov	sp, r7
 800a9b0:	bd80      	pop	{r7, pc}

0800a9b2 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800a9b2:	b480      	push	{r7}
 800a9b4:	b083      	sub	sp, #12
 800a9b6:	af00      	add	r7, sp, #0
 800a9b8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a9ba:	2300      	movs	r3, #0
}
 800a9bc:	4618      	mov	r0, r3
 800a9be:	370c      	adds	r7, #12
 800a9c0:	46bd      	mov	sp, r7
 800a9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c6:	4770      	bx	lr

0800a9c8 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a9c8:	b580      	push	{r7, lr}
 800a9ca:	b084      	sub	sp, #16
 800a9cc:	af00      	add	r7, sp, #0
 800a9ce:	6078      	str	r0, [r7, #4]
 800a9d0:	460b      	mov	r3, r1
 800a9d2:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800a9d4:	2303      	movs	r3, #3
 800a9d6:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d009      	beq.n	800a9f6 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	78fa      	ldrb	r2, [r7, #3]
 800a9ec:	4611      	mov	r1, r2
 800a9ee:	6878      	ldr	r0, [r7, #4]
 800a9f0:	4798      	blx	r3
 800a9f2:	4603      	mov	r3, r0
 800a9f4:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800a9f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9f8:	4618      	mov	r0, r3
 800a9fa:	3710      	adds	r7, #16
 800a9fc:	46bd      	mov	sp, r7
 800a9fe:	bd80      	pop	{r7, pc}

0800aa00 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800aa00:	b580      	push	{r7, lr}
 800aa02:	b082      	sub	sp, #8
 800aa04:	af00      	add	r7, sp, #0
 800aa06:	6078      	str	r0, [r7, #4]
 800aa08:	460b      	mov	r3, r1
 800aa0a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d007      	beq.n	800aa26 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aa1c:	685b      	ldr	r3, [r3, #4]
 800aa1e:	78fa      	ldrb	r2, [r7, #3]
 800aa20:	4611      	mov	r1, r2
 800aa22:	6878      	ldr	r0, [r7, #4]
 800aa24:	4798      	blx	r3
  }

  return USBD_OK;
 800aa26:	2300      	movs	r3, #0
}
 800aa28:	4618      	mov	r0, r3
 800aa2a:	3708      	adds	r7, #8
 800aa2c:	46bd      	mov	sp, r7
 800aa2e:	bd80      	pop	{r7, pc}

0800aa30 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800aa30:	b580      	push	{r7, lr}
 800aa32:	b084      	sub	sp, #16
 800aa34:	af00      	add	r7, sp, #0
 800aa36:	6078      	str	r0, [r7, #4]
 800aa38:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800aa40:	6839      	ldr	r1, [r7, #0]
 800aa42:	4618      	mov	r0, r3
 800aa44:	f000 ff90 	bl	800b968 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	2201      	movs	r2, #1
 800aa4c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800aa56:	461a      	mov	r2, r3
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800aa64:	f003 031f 	and.w	r3, r3, #31
 800aa68:	2b02      	cmp	r3, #2
 800aa6a:	d01a      	beq.n	800aaa2 <USBD_LL_SetupStage+0x72>
 800aa6c:	2b02      	cmp	r3, #2
 800aa6e:	d822      	bhi.n	800aab6 <USBD_LL_SetupStage+0x86>
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d002      	beq.n	800aa7a <USBD_LL_SetupStage+0x4a>
 800aa74:	2b01      	cmp	r3, #1
 800aa76:	d00a      	beq.n	800aa8e <USBD_LL_SetupStage+0x5e>
 800aa78:	e01d      	b.n	800aab6 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800aa80:	4619      	mov	r1, r3
 800aa82:	6878      	ldr	r0, [r7, #4]
 800aa84:	f000 fa62 	bl	800af4c <USBD_StdDevReq>
 800aa88:	4603      	mov	r3, r0
 800aa8a:	73fb      	strb	r3, [r7, #15]
      break;
 800aa8c:	e020      	b.n	800aad0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800aa94:	4619      	mov	r1, r3
 800aa96:	6878      	ldr	r0, [r7, #4]
 800aa98:	f000 fac6 	bl	800b028 <USBD_StdItfReq>
 800aa9c:	4603      	mov	r3, r0
 800aa9e:	73fb      	strb	r3, [r7, #15]
      break;
 800aaa0:	e016      	b.n	800aad0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800aaa8:	4619      	mov	r1, r3
 800aaaa:	6878      	ldr	r0, [r7, #4]
 800aaac:	f000 fb05 	bl	800b0ba <USBD_StdEPReq>
 800aab0:	4603      	mov	r3, r0
 800aab2:	73fb      	strb	r3, [r7, #15]
      break;
 800aab4:	e00c      	b.n	800aad0 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800aabc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800aac0:	b2db      	uxtb	r3, r3
 800aac2:	4619      	mov	r1, r3
 800aac4:	6878      	ldr	r0, [r7, #4]
 800aac6:	f001 fce8 	bl	800c49a <USBD_LL_StallEP>
 800aaca:	4603      	mov	r3, r0
 800aacc:	73fb      	strb	r3, [r7, #15]
      break;
 800aace:	bf00      	nop
  }

  return ret;
 800aad0:	7bfb      	ldrb	r3, [r7, #15]
}
 800aad2:	4618      	mov	r0, r3
 800aad4:	3710      	adds	r7, #16
 800aad6:	46bd      	mov	sp, r7
 800aad8:	bd80      	pop	{r7, pc}

0800aada <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800aada:	b580      	push	{r7, lr}
 800aadc:	b086      	sub	sp, #24
 800aade:	af00      	add	r7, sp, #0
 800aae0:	60f8      	str	r0, [r7, #12]
 800aae2:	460b      	mov	r3, r1
 800aae4:	607a      	str	r2, [r7, #4]
 800aae6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800aae8:	7afb      	ldrb	r3, [r7, #11]
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d138      	bne.n	800ab60 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800aaf4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800aafc:	2b03      	cmp	r3, #3
 800aafe:	d14a      	bne.n	800ab96 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800ab00:	693b      	ldr	r3, [r7, #16]
 800ab02:	689a      	ldr	r2, [r3, #8]
 800ab04:	693b      	ldr	r3, [r7, #16]
 800ab06:	68db      	ldr	r3, [r3, #12]
 800ab08:	429a      	cmp	r2, r3
 800ab0a:	d913      	bls.n	800ab34 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ab0c:	693b      	ldr	r3, [r7, #16]
 800ab0e:	689a      	ldr	r2, [r3, #8]
 800ab10:	693b      	ldr	r3, [r7, #16]
 800ab12:	68db      	ldr	r3, [r3, #12]
 800ab14:	1ad2      	subs	r2, r2, r3
 800ab16:	693b      	ldr	r3, [r7, #16]
 800ab18:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800ab1a:	693b      	ldr	r3, [r7, #16]
 800ab1c:	68da      	ldr	r2, [r3, #12]
 800ab1e:	693b      	ldr	r3, [r7, #16]
 800ab20:	689b      	ldr	r3, [r3, #8]
 800ab22:	4293      	cmp	r3, r2
 800ab24:	bf28      	it	cs
 800ab26:	4613      	movcs	r3, r2
 800ab28:	461a      	mov	r2, r3
 800ab2a:	6879      	ldr	r1, [r7, #4]
 800ab2c:	68f8      	ldr	r0, [r7, #12]
 800ab2e:	f000 fff2 	bl	800bb16 <USBD_CtlContinueRx>
 800ab32:	e030      	b.n	800ab96 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ab3a:	b2db      	uxtb	r3, r3
 800ab3c:	2b03      	cmp	r3, #3
 800ab3e:	d10b      	bne.n	800ab58 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ab46:	691b      	ldr	r3, [r3, #16]
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d005      	beq.n	800ab58 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ab52:	691b      	ldr	r3, [r3, #16]
 800ab54:	68f8      	ldr	r0, [r7, #12]
 800ab56:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800ab58:	68f8      	ldr	r0, [r7, #12]
 800ab5a:	f000 ffed 	bl	800bb38 <USBD_CtlSendStatus>
 800ab5e:	e01a      	b.n	800ab96 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ab66:	b2db      	uxtb	r3, r3
 800ab68:	2b03      	cmp	r3, #3
 800ab6a:	d114      	bne.n	800ab96 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ab72:	699b      	ldr	r3, [r3, #24]
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d00e      	beq.n	800ab96 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ab7e:	699b      	ldr	r3, [r3, #24]
 800ab80:	7afa      	ldrb	r2, [r7, #11]
 800ab82:	4611      	mov	r1, r2
 800ab84:	68f8      	ldr	r0, [r7, #12]
 800ab86:	4798      	blx	r3
 800ab88:	4603      	mov	r3, r0
 800ab8a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800ab8c:	7dfb      	ldrb	r3, [r7, #23]
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d001      	beq.n	800ab96 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800ab92:	7dfb      	ldrb	r3, [r7, #23]
 800ab94:	e000      	b.n	800ab98 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800ab96:	2300      	movs	r3, #0
}
 800ab98:	4618      	mov	r0, r3
 800ab9a:	3718      	adds	r7, #24
 800ab9c:	46bd      	mov	sp, r7
 800ab9e:	bd80      	pop	{r7, pc}

0800aba0 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800aba0:	b580      	push	{r7, lr}
 800aba2:	b086      	sub	sp, #24
 800aba4:	af00      	add	r7, sp, #0
 800aba6:	60f8      	str	r0, [r7, #12]
 800aba8:	460b      	mov	r3, r1
 800abaa:	607a      	str	r2, [r7, #4]
 800abac:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800abae:	7afb      	ldrb	r3, [r7, #11]
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d16b      	bne.n	800ac8c <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	3314      	adds	r3, #20
 800abb8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800abc0:	2b02      	cmp	r3, #2
 800abc2:	d156      	bne.n	800ac72 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800abc4:	693b      	ldr	r3, [r7, #16]
 800abc6:	689a      	ldr	r2, [r3, #8]
 800abc8:	693b      	ldr	r3, [r7, #16]
 800abca:	68db      	ldr	r3, [r3, #12]
 800abcc:	429a      	cmp	r2, r3
 800abce:	d914      	bls.n	800abfa <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800abd0:	693b      	ldr	r3, [r7, #16]
 800abd2:	689a      	ldr	r2, [r3, #8]
 800abd4:	693b      	ldr	r3, [r7, #16]
 800abd6:	68db      	ldr	r3, [r3, #12]
 800abd8:	1ad2      	subs	r2, r2, r3
 800abda:	693b      	ldr	r3, [r7, #16]
 800abdc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800abde:	693b      	ldr	r3, [r7, #16]
 800abe0:	689b      	ldr	r3, [r3, #8]
 800abe2:	461a      	mov	r2, r3
 800abe4:	6879      	ldr	r1, [r7, #4]
 800abe6:	68f8      	ldr	r0, [r7, #12]
 800abe8:	f000 ff84 	bl	800baf4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800abec:	2300      	movs	r3, #0
 800abee:	2200      	movs	r2, #0
 800abf0:	2100      	movs	r1, #0
 800abf2:	68f8      	ldr	r0, [r7, #12]
 800abf4:	f001 fcfb 	bl	800c5ee <USBD_LL_PrepareReceive>
 800abf8:	e03b      	b.n	800ac72 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800abfa:	693b      	ldr	r3, [r7, #16]
 800abfc:	68da      	ldr	r2, [r3, #12]
 800abfe:	693b      	ldr	r3, [r7, #16]
 800ac00:	689b      	ldr	r3, [r3, #8]
 800ac02:	429a      	cmp	r2, r3
 800ac04:	d11c      	bne.n	800ac40 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800ac06:	693b      	ldr	r3, [r7, #16]
 800ac08:	685a      	ldr	r2, [r3, #4]
 800ac0a:	693b      	ldr	r3, [r7, #16]
 800ac0c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800ac0e:	429a      	cmp	r2, r3
 800ac10:	d316      	bcc.n	800ac40 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800ac12:	693b      	ldr	r3, [r7, #16]
 800ac14:	685a      	ldr	r2, [r3, #4]
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ac1c:	429a      	cmp	r2, r3
 800ac1e:	d20f      	bcs.n	800ac40 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ac20:	2200      	movs	r2, #0
 800ac22:	2100      	movs	r1, #0
 800ac24:	68f8      	ldr	r0, [r7, #12]
 800ac26:	f000 ff65 	bl	800baf4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	2200      	movs	r2, #0
 800ac2e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ac32:	2300      	movs	r3, #0
 800ac34:	2200      	movs	r2, #0
 800ac36:	2100      	movs	r1, #0
 800ac38:	68f8      	ldr	r0, [r7, #12]
 800ac3a:	f001 fcd8 	bl	800c5ee <USBD_LL_PrepareReceive>
 800ac3e:	e018      	b.n	800ac72 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ac46:	b2db      	uxtb	r3, r3
 800ac48:	2b03      	cmp	r3, #3
 800ac4a:	d10b      	bne.n	800ac64 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ac52:	68db      	ldr	r3, [r3, #12]
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d005      	beq.n	800ac64 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ac5e:	68db      	ldr	r3, [r3, #12]
 800ac60:	68f8      	ldr	r0, [r7, #12]
 800ac62:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ac64:	2180      	movs	r1, #128	; 0x80
 800ac66:	68f8      	ldr	r0, [r7, #12]
 800ac68:	f001 fc17 	bl	800c49a <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800ac6c:	68f8      	ldr	r0, [r7, #12]
 800ac6e:	f000 ff76 	bl	800bb5e <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800ac78:	2b01      	cmp	r3, #1
 800ac7a:	d122      	bne.n	800acc2 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800ac7c:	68f8      	ldr	r0, [r7, #12]
 800ac7e:	f7ff fe98 	bl	800a9b2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	2200      	movs	r2, #0
 800ac86:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800ac8a:	e01a      	b.n	800acc2 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ac92:	b2db      	uxtb	r3, r3
 800ac94:	2b03      	cmp	r3, #3
 800ac96:	d114      	bne.n	800acc2 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ac9e:	695b      	ldr	r3, [r3, #20]
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d00e      	beq.n	800acc2 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800acaa:	695b      	ldr	r3, [r3, #20]
 800acac:	7afa      	ldrb	r2, [r7, #11]
 800acae:	4611      	mov	r1, r2
 800acb0:	68f8      	ldr	r0, [r7, #12]
 800acb2:	4798      	blx	r3
 800acb4:	4603      	mov	r3, r0
 800acb6:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800acb8:	7dfb      	ldrb	r3, [r7, #23]
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d001      	beq.n	800acc2 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800acbe:	7dfb      	ldrb	r3, [r7, #23]
 800acc0:	e000      	b.n	800acc4 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800acc2:	2300      	movs	r3, #0
}
 800acc4:	4618      	mov	r0, r3
 800acc6:	3718      	adds	r7, #24
 800acc8:	46bd      	mov	sp, r7
 800acca:	bd80      	pop	{r7, pc}

0800accc <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800accc:	b580      	push	{r7, lr}
 800acce:	b082      	sub	sp, #8
 800acd0:	af00      	add	r7, sp, #0
 800acd2:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	2201      	movs	r2, #1
 800acd8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	2200      	movs	r2, #0
 800ace0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	2200      	movs	r2, #0
 800ace8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	2200      	movs	r2, #0
 800acee:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d101      	bne.n	800ad00 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800acfc:	2303      	movs	r3, #3
 800acfe:	e02f      	b.n	800ad60 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d00f      	beq.n	800ad2a <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ad10:	685b      	ldr	r3, [r3, #4]
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d009      	beq.n	800ad2a <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ad1c:	685b      	ldr	r3, [r3, #4]
 800ad1e:	687a      	ldr	r2, [r7, #4]
 800ad20:	6852      	ldr	r2, [r2, #4]
 800ad22:	b2d2      	uxtb	r2, r2
 800ad24:	4611      	mov	r1, r2
 800ad26:	6878      	ldr	r0, [r7, #4]
 800ad28:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ad2a:	2340      	movs	r3, #64	; 0x40
 800ad2c:	2200      	movs	r2, #0
 800ad2e:	2100      	movs	r1, #0
 800ad30:	6878      	ldr	r0, [r7, #4]
 800ad32:	f001 fb4e 	bl	800c3d2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	2201      	movs	r2, #1
 800ad3a:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	2240      	movs	r2, #64	; 0x40
 800ad42:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ad46:	2340      	movs	r3, #64	; 0x40
 800ad48:	2200      	movs	r2, #0
 800ad4a:	2180      	movs	r1, #128	; 0x80
 800ad4c:	6878      	ldr	r0, [r7, #4]
 800ad4e:	f001 fb40 	bl	800c3d2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	2201      	movs	r2, #1
 800ad56:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	2240      	movs	r2, #64	; 0x40
 800ad5c:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800ad5e:	2300      	movs	r3, #0
}
 800ad60:	4618      	mov	r0, r3
 800ad62:	3708      	adds	r7, #8
 800ad64:	46bd      	mov	sp, r7
 800ad66:	bd80      	pop	{r7, pc}

0800ad68 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800ad68:	b480      	push	{r7}
 800ad6a:	b083      	sub	sp, #12
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	6078      	str	r0, [r7, #4]
 800ad70:	460b      	mov	r3, r1
 800ad72:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	78fa      	ldrb	r2, [r7, #3]
 800ad78:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ad7a:	2300      	movs	r3, #0
}
 800ad7c:	4618      	mov	r0, r3
 800ad7e:	370c      	adds	r7, #12
 800ad80:	46bd      	mov	sp, r7
 800ad82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad86:	4770      	bx	lr

0800ad88 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ad88:	b480      	push	{r7}
 800ad8a:	b083      	sub	sp, #12
 800ad8c:	af00      	add	r7, sp, #0
 800ad8e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ad96:	b2da      	uxtb	r2, r3
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	2204      	movs	r2, #4
 800ada2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800ada6:	2300      	movs	r3, #0
}
 800ada8:	4618      	mov	r0, r3
 800adaa:	370c      	adds	r7, #12
 800adac:	46bd      	mov	sp, r7
 800adae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adb2:	4770      	bx	lr

0800adb4 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800adb4:	b480      	push	{r7}
 800adb6:	b083      	sub	sp, #12
 800adb8:	af00      	add	r7, sp, #0
 800adba:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800adc2:	b2db      	uxtb	r3, r3
 800adc4:	2b04      	cmp	r3, #4
 800adc6:	d106      	bne.n	800add6 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800adce:	b2da      	uxtb	r2, r3
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800add6:	2300      	movs	r3, #0
}
 800add8:	4618      	mov	r0, r3
 800adda:	370c      	adds	r7, #12
 800addc:	46bd      	mov	sp, r7
 800adde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade2:	4770      	bx	lr

0800ade4 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800ade4:	b580      	push	{r7, lr}
 800ade6:	b082      	sub	sp, #8
 800ade8:	af00      	add	r7, sp, #0
 800adea:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d101      	bne.n	800adfa <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800adf6:	2303      	movs	r3, #3
 800adf8:	e012      	b.n	800ae20 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ae00:	b2db      	uxtb	r3, r3
 800ae02:	2b03      	cmp	r3, #3
 800ae04:	d10b      	bne.n	800ae1e <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ae0c:	69db      	ldr	r3, [r3, #28]
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d005      	beq.n	800ae1e <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ae18:	69db      	ldr	r3, [r3, #28]
 800ae1a:	6878      	ldr	r0, [r7, #4]
 800ae1c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ae1e:	2300      	movs	r3, #0
}
 800ae20:	4618      	mov	r0, r3
 800ae22:	3708      	adds	r7, #8
 800ae24:	46bd      	mov	sp, r7
 800ae26:	bd80      	pop	{r7, pc}

0800ae28 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800ae28:	b580      	push	{r7, lr}
 800ae2a:	b082      	sub	sp, #8
 800ae2c:	af00      	add	r7, sp, #0
 800ae2e:	6078      	str	r0, [r7, #4]
 800ae30:	460b      	mov	r3, r1
 800ae32:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d101      	bne.n	800ae42 <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 800ae3e:	2303      	movs	r3, #3
 800ae40:	e014      	b.n	800ae6c <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ae48:	b2db      	uxtb	r3, r3
 800ae4a:	2b03      	cmp	r3, #3
 800ae4c:	d10d      	bne.n	800ae6a <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ae54:	6a1b      	ldr	r3, [r3, #32]
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d007      	beq.n	800ae6a <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ae60:	6a1b      	ldr	r3, [r3, #32]
 800ae62:	78fa      	ldrb	r2, [r7, #3]
 800ae64:	4611      	mov	r1, r2
 800ae66:	6878      	ldr	r0, [r7, #4]
 800ae68:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ae6a:	2300      	movs	r3, #0
}
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	3708      	adds	r7, #8
 800ae70:	46bd      	mov	sp, r7
 800ae72:	bd80      	pop	{r7, pc}

0800ae74 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800ae74:	b580      	push	{r7, lr}
 800ae76:	b082      	sub	sp, #8
 800ae78:	af00      	add	r7, sp, #0
 800ae7a:	6078      	str	r0, [r7, #4]
 800ae7c:	460b      	mov	r3, r1
 800ae7e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d101      	bne.n	800ae8e <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 800ae8a:	2303      	movs	r3, #3
 800ae8c:	e014      	b.n	800aeb8 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ae94:	b2db      	uxtb	r3, r3
 800ae96:	2b03      	cmp	r3, #3
 800ae98:	d10d      	bne.n	800aeb6 <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d007      	beq.n	800aeb6 <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aeac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aeae:	78fa      	ldrb	r2, [r7, #3]
 800aeb0:	4611      	mov	r1, r2
 800aeb2:	6878      	ldr	r0, [r7, #4]
 800aeb4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800aeb6:	2300      	movs	r3, #0
}
 800aeb8:	4618      	mov	r0, r3
 800aeba:	3708      	adds	r7, #8
 800aebc:	46bd      	mov	sp, r7
 800aebe:	bd80      	pop	{r7, pc}

0800aec0 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800aec0:	b480      	push	{r7}
 800aec2:	b083      	sub	sp, #12
 800aec4:	af00      	add	r7, sp, #0
 800aec6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800aec8:	2300      	movs	r3, #0
}
 800aeca:	4618      	mov	r0, r3
 800aecc:	370c      	adds	r7, #12
 800aece:	46bd      	mov	sp, r7
 800aed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed4:	4770      	bx	lr

0800aed6 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800aed6:	b580      	push	{r7, lr}
 800aed8:	b082      	sub	sp, #8
 800aeda:	af00      	add	r7, sp, #0
 800aedc:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	2201      	movs	r2, #1
 800aee2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d009      	beq.n	800af04 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aef6:	685b      	ldr	r3, [r3, #4]
 800aef8:	687a      	ldr	r2, [r7, #4]
 800aefa:	6852      	ldr	r2, [r2, #4]
 800aefc:	b2d2      	uxtb	r2, r2
 800aefe:	4611      	mov	r1, r2
 800af00:	6878      	ldr	r0, [r7, #4]
 800af02:	4798      	blx	r3
  }

  return USBD_OK;
 800af04:	2300      	movs	r3, #0
}
 800af06:	4618      	mov	r0, r3
 800af08:	3708      	adds	r7, #8
 800af0a:	46bd      	mov	sp, r7
 800af0c:	bd80      	pop	{r7, pc}

0800af0e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800af0e:	b480      	push	{r7}
 800af10:	b087      	sub	sp, #28
 800af12:	af00      	add	r7, sp, #0
 800af14:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800af1a:	697b      	ldr	r3, [r7, #20]
 800af1c:	781b      	ldrb	r3, [r3, #0]
 800af1e:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800af20:	697b      	ldr	r3, [r7, #20]
 800af22:	3301      	adds	r3, #1
 800af24:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800af26:	697b      	ldr	r3, [r7, #20]
 800af28:	781b      	ldrb	r3, [r3, #0]
 800af2a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800af2c:	8a3b      	ldrh	r3, [r7, #16]
 800af2e:	021b      	lsls	r3, r3, #8
 800af30:	b21a      	sxth	r2, r3
 800af32:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800af36:	4313      	orrs	r3, r2
 800af38:	b21b      	sxth	r3, r3
 800af3a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800af3c:	89fb      	ldrh	r3, [r7, #14]
}
 800af3e:	4618      	mov	r0, r3
 800af40:	371c      	adds	r7, #28
 800af42:	46bd      	mov	sp, r7
 800af44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af48:	4770      	bx	lr
	...

0800af4c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800af4c:	b580      	push	{r7, lr}
 800af4e:	b084      	sub	sp, #16
 800af50:	af00      	add	r7, sp, #0
 800af52:	6078      	str	r0, [r7, #4]
 800af54:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800af56:	2300      	movs	r3, #0
 800af58:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800af5a:	683b      	ldr	r3, [r7, #0]
 800af5c:	781b      	ldrb	r3, [r3, #0]
 800af5e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800af62:	2b40      	cmp	r3, #64	; 0x40
 800af64:	d005      	beq.n	800af72 <USBD_StdDevReq+0x26>
 800af66:	2b40      	cmp	r3, #64	; 0x40
 800af68:	d853      	bhi.n	800b012 <USBD_StdDevReq+0xc6>
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d00b      	beq.n	800af86 <USBD_StdDevReq+0x3a>
 800af6e:	2b20      	cmp	r3, #32
 800af70:	d14f      	bne.n	800b012 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800af78:	689b      	ldr	r3, [r3, #8]
 800af7a:	6839      	ldr	r1, [r7, #0]
 800af7c:	6878      	ldr	r0, [r7, #4]
 800af7e:	4798      	blx	r3
 800af80:	4603      	mov	r3, r0
 800af82:	73fb      	strb	r3, [r7, #15]
      break;
 800af84:	e04a      	b.n	800b01c <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800af86:	683b      	ldr	r3, [r7, #0]
 800af88:	785b      	ldrb	r3, [r3, #1]
 800af8a:	2b09      	cmp	r3, #9
 800af8c:	d83b      	bhi.n	800b006 <USBD_StdDevReq+0xba>
 800af8e:	a201      	add	r2, pc, #4	; (adr r2, 800af94 <USBD_StdDevReq+0x48>)
 800af90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af94:	0800afe9 	.word	0x0800afe9
 800af98:	0800affd 	.word	0x0800affd
 800af9c:	0800b007 	.word	0x0800b007
 800afa0:	0800aff3 	.word	0x0800aff3
 800afa4:	0800b007 	.word	0x0800b007
 800afa8:	0800afc7 	.word	0x0800afc7
 800afac:	0800afbd 	.word	0x0800afbd
 800afb0:	0800b007 	.word	0x0800b007
 800afb4:	0800afdf 	.word	0x0800afdf
 800afb8:	0800afd1 	.word	0x0800afd1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800afbc:	6839      	ldr	r1, [r7, #0]
 800afbe:	6878      	ldr	r0, [r7, #4]
 800afc0:	f000 f9de 	bl	800b380 <USBD_GetDescriptor>
          break;
 800afc4:	e024      	b.n	800b010 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800afc6:	6839      	ldr	r1, [r7, #0]
 800afc8:	6878      	ldr	r0, [r7, #4]
 800afca:	f000 fb43 	bl	800b654 <USBD_SetAddress>
          break;
 800afce:	e01f      	b.n	800b010 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800afd0:	6839      	ldr	r1, [r7, #0]
 800afd2:	6878      	ldr	r0, [r7, #4]
 800afd4:	f000 fb82 	bl	800b6dc <USBD_SetConfig>
 800afd8:	4603      	mov	r3, r0
 800afda:	73fb      	strb	r3, [r7, #15]
          break;
 800afdc:	e018      	b.n	800b010 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800afde:	6839      	ldr	r1, [r7, #0]
 800afe0:	6878      	ldr	r0, [r7, #4]
 800afe2:	f000 fc21 	bl	800b828 <USBD_GetConfig>
          break;
 800afe6:	e013      	b.n	800b010 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800afe8:	6839      	ldr	r1, [r7, #0]
 800afea:	6878      	ldr	r0, [r7, #4]
 800afec:	f000 fc52 	bl	800b894 <USBD_GetStatus>
          break;
 800aff0:	e00e      	b.n	800b010 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800aff2:	6839      	ldr	r1, [r7, #0]
 800aff4:	6878      	ldr	r0, [r7, #4]
 800aff6:	f000 fc81 	bl	800b8fc <USBD_SetFeature>
          break;
 800affa:	e009      	b.n	800b010 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800affc:	6839      	ldr	r1, [r7, #0]
 800affe:	6878      	ldr	r0, [r7, #4]
 800b000:	f000 fc90 	bl	800b924 <USBD_ClrFeature>
          break;
 800b004:	e004      	b.n	800b010 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800b006:	6839      	ldr	r1, [r7, #0]
 800b008:	6878      	ldr	r0, [r7, #4]
 800b00a:	f000 fce7 	bl	800b9dc <USBD_CtlError>
          break;
 800b00e:	bf00      	nop
      }
      break;
 800b010:	e004      	b.n	800b01c <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800b012:	6839      	ldr	r1, [r7, #0]
 800b014:	6878      	ldr	r0, [r7, #4]
 800b016:	f000 fce1 	bl	800b9dc <USBD_CtlError>
      break;
 800b01a:	bf00      	nop
  }

  return ret;
 800b01c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b01e:	4618      	mov	r0, r3
 800b020:	3710      	adds	r7, #16
 800b022:	46bd      	mov	sp, r7
 800b024:	bd80      	pop	{r7, pc}
 800b026:	bf00      	nop

0800b028 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b028:	b580      	push	{r7, lr}
 800b02a:	b084      	sub	sp, #16
 800b02c:	af00      	add	r7, sp, #0
 800b02e:	6078      	str	r0, [r7, #4]
 800b030:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b032:	2300      	movs	r3, #0
 800b034:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b036:	683b      	ldr	r3, [r7, #0]
 800b038:	781b      	ldrb	r3, [r3, #0]
 800b03a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b03e:	2b40      	cmp	r3, #64	; 0x40
 800b040:	d005      	beq.n	800b04e <USBD_StdItfReq+0x26>
 800b042:	2b40      	cmp	r3, #64	; 0x40
 800b044:	d82f      	bhi.n	800b0a6 <USBD_StdItfReq+0x7e>
 800b046:	2b00      	cmp	r3, #0
 800b048:	d001      	beq.n	800b04e <USBD_StdItfReq+0x26>
 800b04a:	2b20      	cmp	r3, #32
 800b04c:	d12b      	bne.n	800b0a6 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b054:	b2db      	uxtb	r3, r3
 800b056:	3b01      	subs	r3, #1
 800b058:	2b02      	cmp	r3, #2
 800b05a:	d81d      	bhi.n	800b098 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b05c:	683b      	ldr	r3, [r7, #0]
 800b05e:	889b      	ldrh	r3, [r3, #4]
 800b060:	b2db      	uxtb	r3, r3
 800b062:	2b01      	cmp	r3, #1
 800b064:	d813      	bhi.n	800b08e <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b06c:	689b      	ldr	r3, [r3, #8]
 800b06e:	6839      	ldr	r1, [r7, #0]
 800b070:	6878      	ldr	r0, [r7, #4]
 800b072:	4798      	blx	r3
 800b074:	4603      	mov	r3, r0
 800b076:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b078:	683b      	ldr	r3, [r7, #0]
 800b07a:	88db      	ldrh	r3, [r3, #6]
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d110      	bne.n	800b0a2 <USBD_StdItfReq+0x7a>
 800b080:	7bfb      	ldrb	r3, [r7, #15]
 800b082:	2b00      	cmp	r3, #0
 800b084:	d10d      	bne.n	800b0a2 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800b086:	6878      	ldr	r0, [r7, #4]
 800b088:	f000 fd56 	bl	800bb38 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800b08c:	e009      	b.n	800b0a2 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800b08e:	6839      	ldr	r1, [r7, #0]
 800b090:	6878      	ldr	r0, [r7, #4]
 800b092:	f000 fca3 	bl	800b9dc <USBD_CtlError>
          break;
 800b096:	e004      	b.n	800b0a2 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800b098:	6839      	ldr	r1, [r7, #0]
 800b09a:	6878      	ldr	r0, [r7, #4]
 800b09c:	f000 fc9e 	bl	800b9dc <USBD_CtlError>
          break;
 800b0a0:	e000      	b.n	800b0a4 <USBD_StdItfReq+0x7c>
          break;
 800b0a2:	bf00      	nop
      }
      break;
 800b0a4:	e004      	b.n	800b0b0 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800b0a6:	6839      	ldr	r1, [r7, #0]
 800b0a8:	6878      	ldr	r0, [r7, #4]
 800b0aa:	f000 fc97 	bl	800b9dc <USBD_CtlError>
      break;
 800b0ae:	bf00      	nop
  }

  return ret;
 800b0b0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0b2:	4618      	mov	r0, r3
 800b0b4:	3710      	adds	r7, #16
 800b0b6:	46bd      	mov	sp, r7
 800b0b8:	bd80      	pop	{r7, pc}

0800b0ba <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b0ba:	b580      	push	{r7, lr}
 800b0bc:	b084      	sub	sp, #16
 800b0be:	af00      	add	r7, sp, #0
 800b0c0:	6078      	str	r0, [r7, #4]
 800b0c2:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800b0c4:	2300      	movs	r3, #0
 800b0c6:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800b0c8:	683b      	ldr	r3, [r7, #0]
 800b0ca:	889b      	ldrh	r3, [r3, #4]
 800b0cc:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b0ce:	683b      	ldr	r3, [r7, #0]
 800b0d0:	781b      	ldrb	r3, [r3, #0]
 800b0d2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b0d6:	2b40      	cmp	r3, #64	; 0x40
 800b0d8:	d007      	beq.n	800b0ea <USBD_StdEPReq+0x30>
 800b0da:	2b40      	cmp	r3, #64	; 0x40
 800b0dc:	f200 8145 	bhi.w	800b36a <USBD_StdEPReq+0x2b0>
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d00c      	beq.n	800b0fe <USBD_StdEPReq+0x44>
 800b0e4:	2b20      	cmp	r3, #32
 800b0e6:	f040 8140 	bne.w	800b36a <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b0f0:	689b      	ldr	r3, [r3, #8]
 800b0f2:	6839      	ldr	r1, [r7, #0]
 800b0f4:	6878      	ldr	r0, [r7, #4]
 800b0f6:	4798      	blx	r3
 800b0f8:	4603      	mov	r3, r0
 800b0fa:	73fb      	strb	r3, [r7, #15]
      break;
 800b0fc:	e13a      	b.n	800b374 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b0fe:	683b      	ldr	r3, [r7, #0]
 800b100:	785b      	ldrb	r3, [r3, #1]
 800b102:	2b03      	cmp	r3, #3
 800b104:	d007      	beq.n	800b116 <USBD_StdEPReq+0x5c>
 800b106:	2b03      	cmp	r3, #3
 800b108:	f300 8129 	bgt.w	800b35e <USBD_StdEPReq+0x2a4>
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d07f      	beq.n	800b210 <USBD_StdEPReq+0x156>
 800b110:	2b01      	cmp	r3, #1
 800b112:	d03c      	beq.n	800b18e <USBD_StdEPReq+0xd4>
 800b114:	e123      	b.n	800b35e <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b11c:	b2db      	uxtb	r3, r3
 800b11e:	2b02      	cmp	r3, #2
 800b120:	d002      	beq.n	800b128 <USBD_StdEPReq+0x6e>
 800b122:	2b03      	cmp	r3, #3
 800b124:	d016      	beq.n	800b154 <USBD_StdEPReq+0x9a>
 800b126:	e02c      	b.n	800b182 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b128:	7bbb      	ldrb	r3, [r7, #14]
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d00d      	beq.n	800b14a <USBD_StdEPReq+0x90>
 800b12e:	7bbb      	ldrb	r3, [r7, #14]
 800b130:	2b80      	cmp	r3, #128	; 0x80
 800b132:	d00a      	beq.n	800b14a <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b134:	7bbb      	ldrb	r3, [r7, #14]
 800b136:	4619      	mov	r1, r3
 800b138:	6878      	ldr	r0, [r7, #4]
 800b13a:	f001 f9ae 	bl	800c49a <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b13e:	2180      	movs	r1, #128	; 0x80
 800b140:	6878      	ldr	r0, [r7, #4]
 800b142:	f001 f9aa 	bl	800c49a <USBD_LL_StallEP>
 800b146:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b148:	e020      	b.n	800b18c <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800b14a:	6839      	ldr	r1, [r7, #0]
 800b14c:	6878      	ldr	r0, [r7, #4]
 800b14e:	f000 fc45 	bl	800b9dc <USBD_CtlError>
              break;
 800b152:	e01b      	b.n	800b18c <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b154:	683b      	ldr	r3, [r7, #0]
 800b156:	885b      	ldrh	r3, [r3, #2]
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d10e      	bne.n	800b17a <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b15c:	7bbb      	ldrb	r3, [r7, #14]
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d00b      	beq.n	800b17a <USBD_StdEPReq+0xc0>
 800b162:	7bbb      	ldrb	r3, [r7, #14]
 800b164:	2b80      	cmp	r3, #128	; 0x80
 800b166:	d008      	beq.n	800b17a <USBD_StdEPReq+0xc0>
 800b168:	683b      	ldr	r3, [r7, #0]
 800b16a:	88db      	ldrh	r3, [r3, #6]
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d104      	bne.n	800b17a <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800b170:	7bbb      	ldrb	r3, [r7, #14]
 800b172:	4619      	mov	r1, r3
 800b174:	6878      	ldr	r0, [r7, #4]
 800b176:	f001 f990 	bl	800c49a <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800b17a:	6878      	ldr	r0, [r7, #4]
 800b17c:	f000 fcdc 	bl	800bb38 <USBD_CtlSendStatus>

              break;
 800b180:	e004      	b.n	800b18c <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800b182:	6839      	ldr	r1, [r7, #0]
 800b184:	6878      	ldr	r0, [r7, #4]
 800b186:	f000 fc29 	bl	800b9dc <USBD_CtlError>
              break;
 800b18a:	bf00      	nop
          }
          break;
 800b18c:	e0ec      	b.n	800b368 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b194:	b2db      	uxtb	r3, r3
 800b196:	2b02      	cmp	r3, #2
 800b198:	d002      	beq.n	800b1a0 <USBD_StdEPReq+0xe6>
 800b19a:	2b03      	cmp	r3, #3
 800b19c:	d016      	beq.n	800b1cc <USBD_StdEPReq+0x112>
 800b19e:	e030      	b.n	800b202 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b1a0:	7bbb      	ldrb	r3, [r7, #14]
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d00d      	beq.n	800b1c2 <USBD_StdEPReq+0x108>
 800b1a6:	7bbb      	ldrb	r3, [r7, #14]
 800b1a8:	2b80      	cmp	r3, #128	; 0x80
 800b1aa:	d00a      	beq.n	800b1c2 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b1ac:	7bbb      	ldrb	r3, [r7, #14]
 800b1ae:	4619      	mov	r1, r3
 800b1b0:	6878      	ldr	r0, [r7, #4]
 800b1b2:	f001 f972 	bl	800c49a <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b1b6:	2180      	movs	r1, #128	; 0x80
 800b1b8:	6878      	ldr	r0, [r7, #4]
 800b1ba:	f001 f96e 	bl	800c49a <USBD_LL_StallEP>
 800b1be:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b1c0:	e025      	b.n	800b20e <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800b1c2:	6839      	ldr	r1, [r7, #0]
 800b1c4:	6878      	ldr	r0, [r7, #4]
 800b1c6:	f000 fc09 	bl	800b9dc <USBD_CtlError>
              break;
 800b1ca:	e020      	b.n	800b20e <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b1cc:	683b      	ldr	r3, [r7, #0]
 800b1ce:	885b      	ldrh	r3, [r3, #2]
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d11b      	bne.n	800b20c <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b1d4:	7bbb      	ldrb	r3, [r7, #14]
 800b1d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	d004      	beq.n	800b1e8 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b1de:	7bbb      	ldrb	r3, [r7, #14]
 800b1e0:	4619      	mov	r1, r3
 800b1e2:	6878      	ldr	r0, [r7, #4]
 800b1e4:	f001 f978 	bl	800c4d8 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800b1e8:	6878      	ldr	r0, [r7, #4]
 800b1ea:	f000 fca5 	bl	800bb38 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b1f4:	689b      	ldr	r3, [r3, #8]
 800b1f6:	6839      	ldr	r1, [r7, #0]
 800b1f8:	6878      	ldr	r0, [r7, #4]
 800b1fa:	4798      	blx	r3
 800b1fc:	4603      	mov	r3, r0
 800b1fe:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800b200:	e004      	b.n	800b20c <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800b202:	6839      	ldr	r1, [r7, #0]
 800b204:	6878      	ldr	r0, [r7, #4]
 800b206:	f000 fbe9 	bl	800b9dc <USBD_CtlError>
              break;
 800b20a:	e000      	b.n	800b20e <USBD_StdEPReq+0x154>
              break;
 800b20c:	bf00      	nop
          }
          break;
 800b20e:	e0ab      	b.n	800b368 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b216:	b2db      	uxtb	r3, r3
 800b218:	2b02      	cmp	r3, #2
 800b21a:	d002      	beq.n	800b222 <USBD_StdEPReq+0x168>
 800b21c:	2b03      	cmp	r3, #3
 800b21e:	d032      	beq.n	800b286 <USBD_StdEPReq+0x1cc>
 800b220:	e097      	b.n	800b352 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b222:	7bbb      	ldrb	r3, [r7, #14]
 800b224:	2b00      	cmp	r3, #0
 800b226:	d007      	beq.n	800b238 <USBD_StdEPReq+0x17e>
 800b228:	7bbb      	ldrb	r3, [r7, #14]
 800b22a:	2b80      	cmp	r3, #128	; 0x80
 800b22c:	d004      	beq.n	800b238 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800b22e:	6839      	ldr	r1, [r7, #0]
 800b230:	6878      	ldr	r0, [r7, #4]
 800b232:	f000 fbd3 	bl	800b9dc <USBD_CtlError>
                break;
 800b236:	e091      	b.n	800b35c <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b238:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	da0b      	bge.n	800b258 <USBD_StdEPReq+0x19e>
 800b240:	7bbb      	ldrb	r3, [r7, #14]
 800b242:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b246:	4613      	mov	r3, r2
 800b248:	009b      	lsls	r3, r3, #2
 800b24a:	4413      	add	r3, r2
 800b24c:	009b      	lsls	r3, r3, #2
 800b24e:	3310      	adds	r3, #16
 800b250:	687a      	ldr	r2, [r7, #4]
 800b252:	4413      	add	r3, r2
 800b254:	3304      	adds	r3, #4
 800b256:	e00b      	b.n	800b270 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b258:	7bbb      	ldrb	r3, [r7, #14]
 800b25a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b25e:	4613      	mov	r3, r2
 800b260:	009b      	lsls	r3, r3, #2
 800b262:	4413      	add	r3, r2
 800b264:	009b      	lsls	r3, r3, #2
 800b266:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800b26a:	687a      	ldr	r2, [r7, #4]
 800b26c:	4413      	add	r3, r2
 800b26e:	3304      	adds	r3, #4
 800b270:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b272:	68bb      	ldr	r3, [r7, #8]
 800b274:	2200      	movs	r2, #0
 800b276:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b278:	68bb      	ldr	r3, [r7, #8]
 800b27a:	2202      	movs	r2, #2
 800b27c:	4619      	mov	r1, r3
 800b27e:	6878      	ldr	r0, [r7, #4]
 800b280:	f000 fc1d 	bl	800babe <USBD_CtlSendData>
              break;
 800b284:	e06a      	b.n	800b35c <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b286:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	da11      	bge.n	800b2b2 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b28e:	7bbb      	ldrb	r3, [r7, #14]
 800b290:	f003 020f 	and.w	r2, r3, #15
 800b294:	6879      	ldr	r1, [r7, #4]
 800b296:	4613      	mov	r3, r2
 800b298:	009b      	lsls	r3, r3, #2
 800b29a:	4413      	add	r3, r2
 800b29c:	009b      	lsls	r3, r3, #2
 800b29e:	440b      	add	r3, r1
 800b2a0:	3324      	adds	r3, #36	; 0x24
 800b2a2:	881b      	ldrh	r3, [r3, #0]
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d117      	bne.n	800b2d8 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800b2a8:	6839      	ldr	r1, [r7, #0]
 800b2aa:	6878      	ldr	r0, [r7, #4]
 800b2ac:	f000 fb96 	bl	800b9dc <USBD_CtlError>
                  break;
 800b2b0:	e054      	b.n	800b35c <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b2b2:	7bbb      	ldrb	r3, [r7, #14]
 800b2b4:	f003 020f 	and.w	r2, r3, #15
 800b2b8:	6879      	ldr	r1, [r7, #4]
 800b2ba:	4613      	mov	r3, r2
 800b2bc:	009b      	lsls	r3, r3, #2
 800b2be:	4413      	add	r3, r2
 800b2c0:	009b      	lsls	r3, r3, #2
 800b2c2:	440b      	add	r3, r1
 800b2c4:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800b2c8:	881b      	ldrh	r3, [r3, #0]
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d104      	bne.n	800b2d8 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800b2ce:	6839      	ldr	r1, [r7, #0]
 800b2d0:	6878      	ldr	r0, [r7, #4]
 800b2d2:	f000 fb83 	bl	800b9dc <USBD_CtlError>
                  break;
 800b2d6:	e041      	b.n	800b35c <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b2d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	da0b      	bge.n	800b2f8 <USBD_StdEPReq+0x23e>
 800b2e0:	7bbb      	ldrb	r3, [r7, #14]
 800b2e2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b2e6:	4613      	mov	r3, r2
 800b2e8:	009b      	lsls	r3, r3, #2
 800b2ea:	4413      	add	r3, r2
 800b2ec:	009b      	lsls	r3, r3, #2
 800b2ee:	3310      	adds	r3, #16
 800b2f0:	687a      	ldr	r2, [r7, #4]
 800b2f2:	4413      	add	r3, r2
 800b2f4:	3304      	adds	r3, #4
 800b2f6:	e00b      	b.n	800b310 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b2f8:	7bbb      	ldrb	r3, [r7, #14]
 800b2fa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b2fe:	4613      	mov	r3, r2
 800b300:	009b      	lsls	r3, r3, #2
 800b302:	4413      	add	r3, r2
 800b304:	009b      	lsls	r3, r3, #2
 800b306:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800b30a:	687a      	ldr	r2, [r7, #4]
 800b30c:	4413      	add	r3, r2
 800b30e:	3304      	adds	r3, #4
 800b310:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b312:	7bbb      	ldrb	r3, [r7, #14]
 800b314:	2b00      	cmp	r3, #0
 800b316:	d002      	beq.n	800b31e <USBD_StdEPReq+0x264>
 800b318:	7bbb      	ldrb	r3, [r7, #14]
 800b31a:	2b80      	cmp	r3, #128	; 0x80
 800b31c:	d103      	bne.n	800b326 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800b31e:	68bb      	ldr	r3, [r7, #8]
 800b320:	2200      	movs	r2, #0
 800b322:	601a      	str	r2, [r3, #0]
 800b324:	e00e      	b.n	800b344 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b326:	7bbb      	ldrb	r3, [r7, #14]
 800b328:	4619      	mov	r1, r3
 800b32a:	6878      	ldr	r0, [r7, #4]
 800b32c:	f001 f8f3 	bl	800c516 <USBD_LL_IsStallEP>
 800b330:	4603      	mov	r3, r0
 800b332:	2b00      	cmp	r3, #0
 800b334:	d003      	beq.n	800b33e <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800b336:	68bb      	ldr	r3, [r7, #8]
 800b338:	2201      	movs	r2, #1
 800b33a:	601a      	str	r2, [r3, #0]
 800b33c:	e002      	b.n	800b344 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800b33e:	68bb      	ldr	r3, [r7, #8]
 800b340:	2200      	movs	r2, #0
 800b342:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b344:	68bb      	ldr	r3, [r7, #8]
 800b346:	2202      	movs	r2, #2
 800b348:	4619      	mov	r1, r3
 800b34a:	6878      	ldr	r0, [r7, #4]
 800b34c:	f000 fbb7 	bl	800babe <USBD_CtlSendData>
              break;
 800b350:	e004      	b.n	800b35c <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800b352:	6839      	ldr	r1, [r7, #0]
 800b354:	6878      	ldr	r0, [r7, #4]
 800b356:	f000 fb41 	bl	800b9dc <USBD_CtlError>
              break;
 800b35a:	bf00      	nop
          }
          break;
 800b35c:	e004      	b.n	800b368 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800b35e:	6839      	ldr	r1, [r7, #0]
 800b360:	6878      	ldr	r0, [r7, #4]
 800b362:	f000 fb3b 	bl	800b9dc <USBD_CtlError>
          break;
 800b366:	bf00      	nop
      }
      break;
 800b368:	e004      	b.n	800b374 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800b36a:	6839      	ldr	r1, [r7, #0]
 800b36c:	6878      	ldr	r0, [r7, #4]
 800b36e:	f000 fb35 	bl	800b9dc <USBD_CtlError>
      break;
 800b372:	bf00      	nop
  }

  return ret;
 800b374:	7bfb      	ldrb	r3, [r7, #15]
}
 800b376:	4618      	mov	r0, r3
 800b378:	3710      	adds	r7, #16
 800b37a:	46bd      	mov	sp, r7
 800b37c:	bd80      	pop	{r7, pc}
	...

0800b380 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b380:	b580      	push	{r7, lr}
 800b382:	b084      	sub	sp, #16
 800b384:	af00      	add	r7, sp, #0
 800b386:	6078      	str	r0, [r7, #4]
 800b388:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b38a:	2300      	movs	r3, #0
 800b38c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b38e:	2300      	movs	r3, #0
 800b390:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b392:	2300      	movs	r3, #0
 800b394:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b396:	683b      	ldr	r3, [r7, #0]
 800b398:	885b      	ldrh	r3, [r3, #2]
 800b39a:	0a1b      	lsrs	r3, r3, #8
 800b39c:	b29b      	uxth	r3, r3
 800b39e:	3b01      	subs	r3, #1
 800b3a0:	2b06      	cmp	r3, #6
 800b3a2:	f200 8128 	bhi.w	800b5f6 <USBD_GetDescriptor+0x276>
 800b3a6:	a201      	add	r2, pc, #4	; (adr r2, 800b3ac <USBD_GetDescriptor+0x2c>)
 800b3a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3ac:	0800b3c9 	.word	0x0800b3c9
 800b3b0:	0800b3e1 	.word	0x0800b3e1
 800b3b4:	0800b421 	.word	0x0800b421
 800b3b8:	0800b5f7 	.word	0x0800b5f7
 800b3bc:	0800b5f7 	.word	0x0800b5f7
 800b3c0:	0800b597 	.word	0x0800b597
 800b3c4:	0800b5c3 	.word	0x0800b5c3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	687a      	ldr	r2, [r7, #4]
 800b3d2:	7c12      	ldrb	r2, [r2, #16]
 800b3d4:	f107 0108 	add.w	r1, r7, #8
 800b3d8:	4610      	mov	r0, r2
 800b3da:	4798      	blx	r3
 800b3dc:	60f8      	str	r0, [r7, #12]
      break;
 800b3de:	e112      	b.n	800b606 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	7c1b      	ldrb	r3, [r3, #16]
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d10d      	bne.n	800b404 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b3ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b3f0:	f107 0208 	add.w	r2, r7, #8
 800b3f4:	4610      	mov	r0, r2
 800b3f6:	4798      	blx	r3
 800b3f8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	3301      	adds	r3, #1
 800b3fe:	2202      	movs	r2, #2
 800b400:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b402:	e100      	b.n	800b606 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b40a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b40c:	f107 0208 	add.w	r2, r7, #8
 800b410:	4610      	mov	r0, r2
 800b412:	4798      	blx	r3
 800b414:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	3301      	adds	r3, #1
 800b41a:	2202      	movs	r2, #2
 800b41c:	701a      	strb	r2, [r3, #0]
      break;
 800b41e:	e0f2      	b.n	800b606 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b420:	683b      	ldr	r3, [r7, #0]
 800b422:	885b      	ldrh	r3, [r3, #2]
 800b424:	b2db      	uxtb	r3, r3
 800b426:	2b05      	cmp	r3, #5
 800b428:	f200 80ac 	bhi.w	800b584 <USBD_GetDescriptor+0x204>
 800b42c:	a201      	add	r2, pc, #4	; (adr r2, 800b434 <USBD_GetDescriptor+0xb4>)
 800b42e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b432:	bf00      	nop
 800b434:	0800b44d 	.word	0x0800b44d
 800b438:	0800b481 	.word	0x0800b481
 800b43c:	0800b4b5 	.word	0x0800b4b5
 800b440:	0800b4e9 	.word	0x0800b4e9
 800b444:	0800b51d 	.word	0x0800b51d
 800b448:	0800b551 	.word	0x0800b551
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b452:	685b      	ldr	r3, [r3, #4]
 800b454:	2b00      	cmp	r3, #0
 800b456:	d00b      	beq.n	800b470 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b45e:	685b      	ldr	r3, [r3, #4]
 800b460:	687a      	ldr	r2, [r7, #4]
 800b462:	7c12      	ldrb	r2, [r2, #16]
 800b464:	f107 0108 	add.w	r1, r7, #8
 800b468:	4610      	mov	r0, r2
 800b46a:	4798      	blx	r3
 800b46c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b46e:	e091      	b.n	800b594 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b470:	6839      	ldr	r1, [r7, #0]
 800b472:	6878      	ldr	r0, [r7, #4]
 800b474:	f000 fab2 	bl	800b9dc <USBD_CtlError>
            err++;
 800b478:	7afb      	ldrb	r3, [r7, #11]
 800b47a:	3301      	adds	r3, #1
 800b47c:	72fb      	strb	r3, [r7, #11]
          break;
 800b47e:	e089      	b.n	800b594 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b486:	689b      	ldr	r3, [r3, #8]
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d00b      	beq.n	800b4a4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b492:	689b      	ldr	r3, [r3, #8]
 800b494:	687a      	ldr	r2, [r7, #4]
 800b496:	7c12      	ldrb	r2, [r2, #16]
 800b498:	f107 0108 	add.w	r1, r7, #8
 800b49c:	4610      	mov	r0, r2
 800b49e:	4798      	blx	r3
 800b4a0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b4a2:	e077      	b.n	800b594 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b4a4:	6839      	ldr	r1, [r7, #0]
 800b4a6:	6878      	ldr	r0, [r7, #4]
 800b4a8:	f000 fa98 	bl	800b9dc <USBD_CtlError>
            err++;
 800b4ac:	7afb      	ldrb	r3, [r7, #11]
 800b4ae:	3301      	adds	r3, #1
 800b4b0:	72fb      	strb	r3, [r7, #11]
          break;
 800b4b2:	e06f      	b.n	800b594 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b4ba:	68db      	ldr	r3, [r3, #12]
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d00b      	beq.n	800b4d8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b4c6:	68db      	ldr	r3, [r3, #12]
 800b4c8:	687a      	ldr	r2, [r7, #4]
 800b4ca:	7c12      	ldrb	r2, [r2, #16]
 800b4cc:	f107 0108 	add.w	r1, r7, #8
 800b4d0:	4610      	mov	r0, r2
 800b4d2:	4798      	blx	r3
 800b4d4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b4d6:	e05d      	b.n	800b594 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b4d8:	6839      	ldr	r1, [r7, #0]
 800b4da:	6878      	ldr	r0, [r7, #4]
 800b4dc:	f000 fa7e 	bl	800b9dc <USBD_CtlError>
            err++;
 800b4e0:	7afb      	ldrb	r3, [r7, #11]
 800b4e2:	3301      	adds	r3, #1
 800b4e4:	72fb      	strb	r3, [r7, #11]
          break;
 800b4e6:	e055      	b.n	800b594 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b4ee:	691b      	ldr	r3, [r3, #16]
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d00b      	beq.n	800b50c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b4fa:	691b      	ldr	r3, [r3, #16]
 800b4fc:	687a      	ldr	r2, [r7, #4]
 800b4fe:	7c12      	ldrb	r2, [r2, #16]
 800b500:	f107 0108 	add.w	r1, r7, #8
 800b504:	4610      	mov	r0, r2
 800b506:	4798      	blx	r3
 800b508:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b50a:	e043      	b.n	800b594 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b50c:	6839      	ldr	r1, [r7, #0]
 800b50e:	6878      	ldr	r0, [r7, #4]
 800b510:	f000 fa64 	bl	800b9dc <USBD_CtlError>
            err++;
 800b514:	7afb      	ldrb	r3, [r7, #11]
 800b516:	3301      	adds	r3, #1
 800b518:	72fb      	strb	r3, [r7, #11]
          break;
 800b51a:	e03b      	b.n	800b594 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b522:	695b      	ldr	r3, [r3, #20]
 800b524:	2b00      	cmp	r3, #0
 800b526:	d00b      	beq.n	800b540 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b52e:	695b      	ldr	r3, [r3, #20]
 800b530:	687a      	ldr	r2, [r7, #4]
 800b532:	7c12      	ldrb	r2, [r2, #16]
 800b534:	f107 0108 	add.w	r1, r7, #8
 800b538:	4610      	mov	r0, r2
 800b53a:	4798      	blx	r3
 800b53c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b53e:	e029      	b.n	800b594 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b540:	6839      	ldr	r1, [r7, #0]
 800b542:	6878      	ldr	r0, [r7, #4]
 800b544:	f000 fa4a 	bl	800b9dc <USBD_CtlError>
            err++;
 800b548:	7afb      	ldrb	r3, [r7, #11]
 800b54a:	3301      	adds	r3, #1
 800b54c:	72fb      	strb	r3, [r7, #11]
          break;
 800b54e:	e021      	b.n	800b594 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b556:	699b      	ldr	r3, [r3, #24]
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d00b      	beq.n	800b574 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b562:	699b      	ldr	r3, [r3, #24]
 800b564:	687a      	ldr	r2, [r7, #4]
 800b566:	7c12      	ldrb	r2, [r2, #16]
 800b568:	f107 0108 	add.w	r1, r7, #8
 800b56c:	4610      	mov	r0, r2
 800b56e:	4798      	blx	r3
 800b570:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b572:	e00f      	b.n	800b594 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b574:	6839      	ldr	r1, [r7, #0]
 800b576:	6878      	ldr	r0, [r7, #4]
 800b578:	f000 fa30 	bl	800b9dc <USBD_CtlError>
            err++;
 800b57c:	7afb      	ldrb	r3, [r7, #11]
 800b57e:	3301      	adds	r3, #1
 800b580:	72fb      	strb	r3, [r7, #11]
          break;
 800b582:	e007      	b.n	800b594 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800b584:	6839      	ldr	r1, [r7, #0]
 800b586:	6878      	ldr	r0, [r7, #4]
 800b588:	f000 fa28 	bl	800b9dc <USBD_CtlError>
          err++;
 800b58c:	7afb      	ldrb	r3, [r7, #11]
 800b58e:	3301      	adds	r3, #1
 800b590:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800b592:	bf00      	nop
      }
      break;
 800b594:	e037      	b.n	800b606 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	7c1b      	ldrb	r3, [r3, #16]
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d109      	bne.n	800b5b2 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b5a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b5a6:	f107 0208 	add.w	r2, r7, #8
 800b5aa:	4610      	mov	r0, r2
 800b5ac:	4798      	blx	r3
 800b5ae:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b5b0:	e029      	b.n	800b606 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b5b2:	6839      	ldr	r1, [r7, #0]
 800b5b4:	6878      	ldr	r0, [r7, #4]
 800b5b6:	f000 fa11 	bl	800b9dc <USBD_CtlError>
        err++;
 800b5ba:	7afb      	ldrb	r3, [r7, #11]
 800b5bc:	3301      	adds	r3, #1
 800b5be:	72fb      	strb	r3, [r7, #11]
      break;
 800b5c0:	e021      	b.n	800b606 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	7c1b      	ldrb	r3, [r3, #16]
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d10d      	bne.n	800b5e6 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b5d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5d2:	f107 0208 	add.w	r2, r7, #8
 800b5d6:	4610      	mov	r0, r2
 800b5d8:	4798      	blx	r3
 800b5da:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	3301      	adds	r3, #1
 800b5e0:	2207      	movs	r2, #7
 800b5e2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b5e4:	e00f      	b.n	800b606 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b5e6:	6839      	ldr	r1, [r7, #0]
 800b5e8:	6878      	ldr	r0, [r7, #4]
 800b5ea:	f000 f9f7 	bl	800b9dc <USBD_CtlError>
        err++;
 800b5ee:	7afb      	ldrb	r3, [r7, #11]
 800b5f0:	3301      	adds	r3, #1
 800b5f2:	72fb      	strb	r3, [r7, #11]
      break;
 800b5f4:	e007      	b.n	800b606 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800b5f6:	6839      	ldr	r1, [r7, #0]
 800b5f8:	6878      	ldr	r0, [r7, #4]
 800b5fa:	f000 f9ef 	bl	800b9dc <USBD_CtlError>
      err++;
 800b5fe:	7afb      	ldrb	r3, [r7, #11]
 800b600:	3301      	adds	r3, #1
 800b602:	72fb      	strb	r3, [r7, #11]
      break;
 800b604:	bf00      	nop
  }

  if (err != 0U)
 800b606:	7afb      	ldrb	r3, [r7, #11]
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d11e      	bne.n	800b64a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800b60c:	683b      	ldr	r3, [r7, #0]
 800b60e:	88db      	ldrh	r3, [r3, #6]
 800b610:	2b00      	cmp	r3, #0
 800b612:	d016      	beq.n	800b642 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800b614:	893b      	ldrh	r3, [r7, #8]
 800b616:	2b00      	cmp	r3, #0
 800b618:	d00e      	beq.n	800b638 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800b61a:	683b      	ldr	r3, [r7, #0]
 800b61c:	88da      	ldrh	r2, [r3, #6]
 800b61e:	893b      	ldrh	r3, [r7, #8]
 800b620:	4293      	cmp	r3, r2
 800b622:	bf28      	it	cs
 800b624:	4613      	movcs	r3, r2
 800b626:	b29b      	uxth	r3, r3
 800b628:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b62a:	893b      	ldrh	r3, [r7, #8]
 800b62c:	461a      	mov	r2, r3
 800b62e:	68f9      	ldr	r1, [r7, #12]
 800b630:	6878      	ldr	r0, [r7, #4]
 800b632:	f000 fa44 	bl	800babe <USBD_CtlSendData>
 800b636:	e009      	b.n	800b64c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800b638:	6839      	ldr	r1, [r7, #0]
 800b63a:	6878      	ldr	r0, [r7, #4]
 800b63c:	f000 f9ce 	bl	800b9dc <USBD_CtlError>
 800b640:	e004      	b.n	800b64c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800b642:	6878      	ldr	r0, [r7, #4]
 800b644:	f000 fa78 	bl	800bb38 <USBD_CtlSendStatus>
 800b648:	e000      	b.n	800b64c <USBD_GetDescriptor+0x2cc>
    return;
 800b64a:	bf00      	nop
  }
}
 800b64c:	3710      	adds	r7, #16
 800b64e:	46bd      	mov	sp, r7
 800b650:	bd80      	pop	{r7, pc}
 800b652:	bf00      	nop

0800b654 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b654:	b580      	push	{r7, lr}
 800b656:	b084      	sub	sp, #16
 800b658:	af00      	add	r7, sp, #0
 800b65a:	6078      	str	r0, [r7, #4]
 800b65c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b65e:	683b      	ldr	r3, [r7, #0]
 800b660:	889b      	ldrh	r3, [r3, #4]
 800b662:	2b00      	cmp	r3, #0
 800b664:	d131      	bne.n	800b6ca <USBD_SetAddress+0x76>
 800b666:	683b      	ldr	r3, [r7, #0]
 800b668:	88db      	ldrh	r3, [r3, #6]
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d12d      	bne.n	800b6ca <USBD_SetAddress+0x76>
 800b66e:	683b      	ldr	r3, [r7, #0]
 800b670:	885b      	ldrh	r3, [r3, #2]
 800b672:	2b7f      	cmp	r3, #127	; 0x7f
 800b674:	d829      	bhi.n	800b6ca <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b676:	683b      	ldr	r3, [r7, #0]
 800b678:	885b      	ldrh	r3, [r3, #2]
 800b67a:	b2db      	uxtb	r3, r3
 800b67c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b680:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b688:	b2db      	uxtb	r3, r3
 800b68a:	2b03      	cmp	r3, #3
 800b68c:	d104      	bne.n	800b698 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800b68e:	6839      	ldr	r1, [r7, #0]
 800b690:	6878      	ldr	r0, [r7, #4]
 800b692:	f000 f9a3 	bl	800b9dc <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b696:	e01d      	b.n	800b6d4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	7bfa      	ldrb	r2, [r7, #15]
 800b69c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b6a0:	7bfb      	ldrb	r3, [r7, #15]
 800b6a2:	4619      	mov	r1, r3
 800b6a4:	6878      	ldr	r0, [r7, #4]
 800b6a6:	f000 ff62 	bl	800c56e <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b6aa:	6878      	ldr	r0, [r7, #4]
 800b6ac:	f000 fa44 	bl	800bb38 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b6b0:	7bfb      	ldrb	r3, [r7, #15]
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d004      	beq.n	800b6c0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	2202      	movs	r2, #2
 800b6ba:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b6be:	e009      	b.n	800b6d4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	2201      	movs	r2, #1
 800b6c4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b6c8:	e004      	b.n	800b6d4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b6ca:	6839      	ldr	r1, [r7, #0]
 800b6cc:	6878      	ldr	r0, [r7, #4]
 800b6ce:	f000 f985 	bl	800b9dc <USBD_CtlError>
  }
}
 800b6d2:	bf00      	nop
 800b6d4:	bf00      	nop
 800b6d6:	3710      	adds	r7, #16
 800b6d8:	46bd      	mov	sp, r7
 800b6da:	bd80      	pop	{r7, pc}

0800b6dc <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b6dc:	b580      	push	{r7, lr}
 800b6de:	b084      	sub	sp, #16
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	6078      	str	r0, [r7, #4]
 800b6e4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b6e6:	2300      	movs	r3, #0
 800b6e8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b6ea:	683b      	ldr	r3, [r7, #0]
 800b6ec:	885b      	ldrh	r3, [r3, #2]
 800b6ee:	b2da      	uxtb	r2, r3
 800b6f0:	4b4c      	ldr	r3, [pc, #304]	; (800b824 <USBD_SetConfig+0x148>)
 800b6f2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b6f4:	4b4b      	ldr	r3, [pc, #300]	; (800b824 <USBD_SetConfig+0x148>)
 800b6f6:	781b      	ldrb	r3, [r3, #0]
 800b6f8:	2b01      	cmp	r3, #1
 800b6fa:	d905      	bls.n	800b708 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800b6fc:	6839      	ldr	r1, [r7, #0]
 800b6fe:	6878      	ldr	r0, [r7, #4]
 800b700:	f000 f96c 	bl	800b9dc <USBD_CtlError>
    return USBD_FAIL;
 800b704:	2303      	movs	r3, #3
 800b706:	e088      	b.n	800b81a <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b70e:	b2db      	uxtb	r3, r3
 800b710:	2b02      	cmp	r3, #2
 800b712:	d002      	beq.n	800b71a <USBD_SetConfig+0x3e>
 800b714:	2b03      	cmp	r3, #3
 800b716:	d025      	beq.n	800b764 <USBD_SetConfig+0x88>
 800b718:	e071      	b.n	800b7fe <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800b71a:	4b42      	ldr	r3, [pc, #264]	; (800b824 <USBD_SetConfig+0x148>)
 800b71c:	781b      	ldrb	r3, [r3, #0]
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d01c      	beq.n	800b75c <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800b722:	4b40      	ldr	r3, [pc, #256]	; (800b824 <USBD_SetConfig+0x148>)
 800b724:	781b      	ldrb	r3, [r3, #0]
 800b726:	461a      	mov	r2, r3
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b72c:	4b3d      	ldr	r3, [pc, #244]	; (800b824 <USBD_SetConfig+0x148>)
 800b72e:	781b      	ldrb	r3, [r3, #0]
 800b730:	4619      	mov	r1, r3
 800b732:	6878      	ldr	r0, [r7, #4]
 800b734:	f7ff f948 	bl	800a9c8 <USBD_SetClassConfig>
 800b738:	4603      	mov	r3, r0
 800b73a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800b73c:	7bfb      	ldrb	r3, [r7, #15]
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d004      	beq.n	800b74c <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800b742:	6839      	ldr	r1, [r7, #0]
 800b744:	6878      	ldr	r0, [r7, #4]
 800b746:	f000 f949 	bl	800b9dc <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b74a:	e065      	b.n	800b818 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800b74c:	6878      	ldr	r0, [r7, #4]
 800b74e:	f000 f9f3 	bl	800bb38 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	2203      	movs	r2, #3
 800b756:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800b75a:	e05d      	b.n	800b818 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800b75c:	6878      	ldr	r0, [r7, #4]
 800b75e:	f000 f9eb 	bl	800bb38 <USBD_CtlSendStatus>
      break;
 800b762:	e059      	b.n	800b818 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b764:	4b2f      	ldr	r3, [pc, #188]	; (800b824 <USBD_SetConfig+0x148>)
 800b766:	781b      	ldrb	r3, [r3, #0]
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d112      	bne.n	800b792 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	2202      	movs	r2, #2
 800b770:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800b774:	4b2b      	ldr	r3, [pc, #172]	; (800b824 <USBD_SetConfig+0x148>)
 800b776:	781b      	ldrb	r3, [r3, #0]
 800b778:	461a      	mov	r2, r3
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b77e:	4b29      	ldr	r3, [pc, #164]	; (800b824 <USBD_SetConfig+0x148>)
 800b780:	781b      	ldrb	r3, [r3, #0]
 800b782:	4619      	mov	r1, r3
 800b784:	6878      	ldr	r0, [r7, #4]
 800b786:	f7ff f93b 	bl	800aa00 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b78a:	6878      	ldr	r0, [r7, #4]
 800b78c:	f000 f9d4 	bl	800bb38 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b790:	e042      	b.n	800b818 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800b792:	4b24      	ldr	r3, [pc, #144]	; (800b824 <USBD_SetConfig+0x148>)
 800b794:	781b      	ldrb	r3, [r3, #0]
 800b796:	461a      	mov	r2, r3
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	685b      	ldr	r3, [r3, #4]
 800b79c:	429a      	cmp	r2, r3
 800b79e:	d02a      	beq.n	800b7f6 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	685b      	ldr	r3, [r3, #4]
 800b7a4:	b2db      	uxtb	r3, r3
 800b7a6:	4619      	mov	r1, r3
 800b7a8:	6878      	ldr	r0, [r7, #4]
 800b7aa:	f7ff f929 	bl	800aa00 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b7ae:	4b1d      	ldr	r3, [pc, #116]	; (800b824 <USBD_SetConfig+0x148>)
 800b7b0:	781b      	ldrb	r3, [r3, #0]
 800b7b2:	461a      	mov	r2, r3
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b7b8:	4b1a      	ldr	r3, [pc, #104]	; (800b824 <USBD_SetConfig+0x148>)
 800b7ba:	781b      	ldrb	r3, [r3, #0]
 800b7bc:	4619      	mov	r1, r3
 800b7be:	6878      	ldr	r0, [r7, #4]
 800b7c0:	f7ff f902 	bl	800a9c8 <USBD_SetClassConfig>
 800b7c4:	4603      	mov	r3, r0
 800b7c6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800b7c8:	7bfb      	ldrb	r3, [r7, #15]
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d00f      	beq.n	800b7ee <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800b7ce:	6839      	ldr	r1, [r7, #0]
 800b7d0:	6878      	ldr	r0, [r7, #4]
 800b7d2:	f000 f903 	bl	800b9dc <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	685b      	ldr	r3, [r3, #4]
 800b7da:	b2db      	uxtb	r3, r3
 800b7dc:	4619      	mov	r1, r3
 800b7de:	6878      	ldr	r0, [r7, #4]
 800b7e0:	f7ff f90e 	bl	800aa00 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	2202      	movs	r2, #2
 800b7e8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800b7ec:	e014      	b.n	800b818 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800b7ee:	6878      	ldr	r0, [r7, #4]
 800b7f0:	f000 f9a2 	bl	800bb38 <USBD_CtlSendStatus>
      break;
 800b7f4:	e010      	b.n	800b818 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800b7f6:	6878      	ldr	r0, [r7, #4]
 800b7f8:	f000 f99e 	bl	800bb38 <USBD_CtlSendStatus>
      break;
 800b7fc:	e00c      	b.n	800b818 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800b7fe:	6839      	ldr	r1, [r7, #0]
 800b800:	6878      	ldr	r0, [r7, #4]
 800b802:	f000 f8eb 	bl	800b9dc <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b806:	4b07      	ldr	r3, [pc, #28]	; (800b824 <USBD_SetConfig+0x148>)
 800b808:	781b      	ldrb	r3, [r3, #0]
 800b80a:	4619      	mov	r1, r3
 800b80c:	6878      	ldr	r0, [r7, #4]
 800b80e:	f7ff f8f7 	bl	800aa00 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b812:	2303      	movs	r3, #3
 800b814:	73fb      	strb	r3, [r7, #15]
      break;
 800b816:	bf00      	nop
  }

  return ret;
 800b818:	7bfb      	ldrb	r3, [r7, #15]
}
 800b81a:	4618      	mov	r0, r3
 800b81c:	3710      	adds	r7, #16
 800b81e:	46bd      	mov	sp, r7
 800b820:	bd80      	pop	{r7, pc}
 800b822:	bf00      	nop
 800b824:	240002f8 	.word	0x240002f8

0800b828 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b828:	b580      	push	{r7, lr}
 800b82a:	b082      	sub	sp, #8
 800b82c:	af00      	add	r7, sp, #0
 800b82e:	6078      	str	r0, [r7, #4]
 800b830:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b832:	683b      	ldr	r3, [r7, #0]
 800b834:	88db      	ldrh	r3, [r3, #6]
 800b836:	2b01      	cmp	r3, #1
 800b838:	d004      	beq.n	800b844 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b83a:	6839      	ldr	r1, [r7, #0]
 800b83c:	6878      	ldr	r0, [r7, #4]
 800b83e:	f000 f8cd 	bl	800b9dc <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b842:	e023      	b.n	800b88c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b84a:	b2db      	uxtb	r3, r3
 800b84c:	2b02      	cmp	r3, #2
 800b84e:	dc02      	bgt.n	800b856 <USBD_GetConfig+0x2e>
 800b850:	2b00      	cmp	r3, #0
 800b852:	dc03      	bgt.n	800b85c <USBD_GetConfig+0x34>
 800b854:	e015      	b.n	800b882 <USBD_GetConfig+0x5a>
 800b856:	2b03      	cmp	r3, #3
 800b858:	d00b      	beq.n	800b872 <USBD_GetConfig+0x4a>
 800b85a:	e012      	b.n	800b882 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	2200      	movs	r2, #0
 800b860:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	3308      	adds	r3, #8
 800b866:	2201      	movs	r2, #1
 800b868:	4619      	mov	r1, r3
 800b86a:	6878      	ldr	r0, [r7, #4]
 800b86c:	f000 f927 	bl	800babe <USBD_CtlSendData>
        break;
 800b870:	e00c      	b.n	800b88c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	3304      	adds	r3, #4
 800b876:	2201      	movs	r2, #1
 800b878:	4619      	mov	r1, r3
 800b87a:	6878      	ldr	r0, [r7, #4]
 800b87c:	f000 f91f 	bl	800babe <USBD_CtlSendData>
        break;
 800b880:	e004      	b.n	800b88c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800b882:	6839      	ldr	r1, [r7, #0]
 800b884:	6878      	ldr	r0, [r7, #4]
 800b886:	f000 f8a9 	bl	800b9dc <USBD_CtlError>
        break;
 800b88a:	bf00      	nop
}
 800b88c:	bf00      	nop
 800b88e:	3708      	adds	r7, #8
 800b890:	46bd      	mov	sp, r7
 800b892:	bd80      	pop	{r7, pc}

0800b894 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b894:	b580      	push	{r7, lr}
 800b896:	b082      	sub	sp, #8
 800b898:	af00      	add	r7, sp, #0
 800b89a:	6078      	str	r0, [r7, #4]
 800b89c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b8a4:	b2db      	uxtb	r3, r3
 800b8a6:	3b01      	subs	r3, #1
 800b8a8:	2b02      	cmp	r3, #2
 800b8aa:	d81e      	bhi.n	800b8ea <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b8ac:	683b      	ldr	r3, [r7, #0]
 800b8ae:	88db      	ldrh	r3, [r3, #6]
 800b8b0:	2b02      	cmp	r3, #2
 800b8b2:	d004      	beq.n	800b8be <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800b8b4:	6839      	ldr	r1, [r7, #0]
 800b8b6:	6878      	ldr	r0, [r7, #4]
 800b8b8:	f000 f890 	bl	800b9dc <USBD_CtlError>
        break;
 800b8bc:	e01a      	b.n	800b8f4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	2201      	movs	r2, #1
 800b8c2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d005      	beq.n	800b8da <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	68db      	ldr	r3, [r3, #12]
 800b8d2:	f043 0202 	orr.w	r2, r3, #2
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	330c      	adds	r3, #12
 800b8de:	2202      	movs	r2, #2
 800b8e0:	4619      	mov	r1, r3
 800b8e2:	6878      	ldr	r0, [r7, #4]
 800b8e4:	f000 f8eb 	bl	800babe <USBD_CtlSendData>
      break;
 800b8e8:	e004      	b.n	800b8f4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800b8ea:	6839      	ldr	r1, [r7, #0]
 800b8ec:	6878      	ldr	r0, [r7, #4]
 800b8ee:	f000 f875 	bl	800b9dc <USBD_CtlError>
      break;
 800b8f2:	bf00      	nop
  }
}
 800b8f4:	bf00      	nop
 800b8f6:	3708      	adds	r7, #8
 800b8f8:	46bd      	mov	sp, r7
 800b8fa:	bd80      	pop	{r7, pc}

0800b8fc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b8fc:	b580      	push	{r7, lr}
 800b8fe:	b082      	sub	sp, #8
 800b900:	af00      	add	r7, sp, #0
 800b902:	6078      	str	r0, [r7, #4]
 800b904:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b906:	683b      	ldr	r3, [r7, #0]
 800b908:	885b      	ldrh	r3, [r3, #2]
 800b90a:	2b01      	cmp	r3, #1
 800b90c:	d106      	bne.n	800b91c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	2201      	movs	r2, #1
 800b912:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b916:	6878      	ldr	r0, [r7, #4]
 800b918:	f000 f90e 	bl	800bb38 <USBD_CtlSendStatus>
  }
}
 800b91c:	bf00      	nop
 800b91e:	3708      	adds	r7, #8
 800b920:	46bd      	mov	sp, r7
 800b922:	bd80      	pop	{r7, pc}

0800b924 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b924:	b580      	push	{r7, lr}
 800b926:	b082      	sub	sp, #8
 800b928:	af00      	add	r7, sp, #0
 800b92a:	6078      	str	r0, [r7, #4]
 800b92c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b934:	b2db      	uxtb	r3, r3
 800b936:	3b01      	subs	r3, #1
 800b938:	2b02      	cmp	r3, #2
 800b93a:	d80b      	bhi.n	800b954 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b93c:	683b      	ldr	r3, [r7, #0]
 800b93e:	885b      	ldrh	r3, [r3, #2]
 800b940:	2b01      	cmp	r3, #1
 800b942:	d10c      	bne.n	800b95e <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	2200      	movs	r2, #0
 800b948:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b94c:	6878      	ldr	r0, [r7, #4]
 800b94e:	f000 f8f3 	bl	800bb38 <USBD_CtlSendStatus>
      }
      break;
 800b952:	e004      	b.n	800b95e <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b954:	6839      	ldr	r1, [r7, #0]
 800b956:	6878      	ldr	r0, [r7, #4]
 800b958:	f000 f840 	bl	800b9dc <USBD_CtlError>
      break;
 800b95c:	e000      	b.n	800b960 <USBD_ClrFeature+0x3c>
      break;
 800b95e:	bf00      	nop
  }
}
 800b960:	bf00      	nop
 800b962:	3708      	adds	r7, #8
 800b964:	46bd      	mov	sp, r7
 800b966:	bd80      	pop	{r7, pc}

0800b968 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b968:	b580      	push	{r7, lr}
 800b96a:	b084      	sub	sp, #16
 800b96c:	af00      	add	r7, sp, #0
 800b96e:	6078      	str	r0, [r7, #4]
 800b970:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b972:	683b      	ldr	r3, [r7, #0]
 800b974:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	781a      	ldrb	r2, [r3, #0]
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	3301      	adds	r3, #1
 800b982:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	781a      	ldrb	r2, [r3, #0]
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	3301      	adds	r3, #1
 800b990:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b992:	68f8      	ldr	r0, [r7, #12]
 800b994:	f7ff fabb 	bl	800af0e <SWAPBYTE>
 800b998:	4603      	mov	r3, r0
 800b99a:	461a      	mov	r2, r3
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b9a0:	68fb      	ldr	r3, [r7, #12]
 800b9a2:	3301      	adds	r3, #1
 800b9a4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	3301      	adds	r3, #1
 800b9aa:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b9ac:	68f8      	ldr	r0, [r7, #12]
 800b9ae:	f7ff faae 	bl	800af0e <SWAPBYTE>
 800b9b2:	4603      	mov	r3, r0
 800b9b4:	461a      	mov	r2, r3
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	3301      	adds	r3, #1
 800b9be:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	3301      	adds	r3, #1
 800b9c4:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b9c6:	68f8      	ldr	r0, [r7, #12]
 800b9c8:	f7ff faa1 	bl	800af0e <SWAPBYTE>
 800b9cc:	4603      	mov	r3, r0
 800b9ce:	461a      	mov	r2, r3
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	80da      	strh	r2, [r3, #6]
}
 800b9d4:	bf00      	nop
 800b9d6:	3710      	adds	r7, #16
 800b9d8:	46bd      	mov	sp, r7
 800b9da:	bd80      	pop	{r7, pc}

0800b9dc <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b9dc:	b580      	push	{r7, lr}
 800b9de:	b082      	sub	sp, #8
 800b9e0:	af00      	add	r7, sp, #0
 800b9e2:	6078      	str	r0, [r7, #4]
 800b9e4:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b9e6:	2180      	movs	r1, #128	; 0x80
 800b9e8:	6878      	ldr	r0, [r7, #4]
 800b9ea:	f000 fd56 	bl	800c49a <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b9ee:	2100      	movs	r1, #0
 800b9f0:	6878      	ldr	r0, [r7, #4]
 800b9f2:	f000 fd52 	bl	800c49a <USBD_LL_StallEP>
}
 800b9f6:	bf00      	nop
 800b9f8:	3708      	adds	r7, #8
 800b9fa:	46bd      	mov	sp, r7
 800b9fc:	bd80      	pop	{r7, pc}

0800b9fe <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b9fe:	b580      	push	{r7, lr}
 800ba00:	b086      	sub	sp, #24
 800ba02:	af00      	add	r7, sp, #0
 800ba04:	60f8      	str	r0, [r7, #12]
 800ba06:	60b9      	str	r1, [r7, #8]
 800ba08:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ba0a:	2300      	movs	r3, #0
 800ba0c:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d036      	beq.n	800ba82 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800ba14:	68fb      	ldr	r3, [r7, #12]
 800ba16:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800ba18:	6938      	ldr	r0, [r7, #16]
 800ba1a:	f000 f836 	bl	800ba8a <USBD_GetLen>
 800ba1e:	4603      	mov	r3, r0
 800ba20:	3301      	adds	r3, #1
 800ba22:	b29b      	uxth	r3, r3
 800ba24:	005b      	lsls	r3, r3, #1
 800ba26:	b29a      	uxth	r2, r3
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800ba2c:	7dfb      	ldrb	r3, [r7, #23]
 800ba2e:	68ba      	ldr	r2, [r7, #8]
 800ba30:	4413      	add	r3, r2
 800ba32:	687a      	ldr	r2, [r7, #4]
 800ba34:	7812      	ldrb	r2, [r2, #0]
 800ba36:	701a      	strb	r2, [r3, #0]
  idx++;
 800ba38:	7dfb      	ldrb	r3, [r7, #23]
 800ba3a:	3301      	adds	r3, #1
 800ba3c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800ba3e:	7dfb      	ldrb	r3, [r7, #23]
 800ba40:	68ba      	ldr	r2, [r7, #8]
 800ba42:	4413      	add	r3, r2
 800ba44:	2203      	movs	r2, #3
 800ba46:	701a      	strb	r2, [r3, #0]
  idx++;
 800ba48:	7dfb      	ldrb	r3, [r7, #23]
 800ba4a:	3301      	adds	r3, #1
 800ba4c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800ba4e:	e013      	b.n	800ba78 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800ba50:	7dfb      	ldrb	r3, [r7, #23]
 800ba52:	68ba      	ldr	r2, [r7, #8]
 800ba54:	4413      	add	r3, r2
 800ba56:	693a      	ldr	r2, [r7, #16]
 800ba58:	7812      	ldrb	r2, [r2, #0]
 800ba5a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800ba5c:	693b      	ldr	r3, [r7, #16]
 800ba5e:	3301      	adds	r3, #1
 800ba60:	613b      	str	r3, [r7, #16]
    idx++;
 800ba62:	7dfb      	ldrb	r3, [r7, #23]
 800ba64:	3301      	adds	r3, #1
 800ba66:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800ba68:	7dfb      	ldrb	r3, [r7, #23]
 800ba6a:	68ba      	ldr	r2, [r7, #8]
 800ba6c:	4413      	add	r3, r2
 800ba6e:	2200      	movs	r2, #0
 800ba70:	701a      	strb	r2, [r3, #0]
    idx++;
 800ba72:	7dfb      	ldrb	r3, [r7, #23]
 800ba74:	3301      	adds	r3, #1
 800ba76:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800ba78:	693b      	ldr	r3, [r7, #16]
 800ba7a:	781b      	ldrb	r3, [r3, #0]
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d1e7      	bne.n	800ba50 <USBD_GetString+0x52>
 800ba80:	e000      	b.n	800ba84 <USBD_GetString+0x86>
    return;
 800ba82:	bf00      	nop
  }
}
 800ba84:	3718      	adds	r7, #24
 800ba86:	46bd      	mov	sp, r7
 800ba88:	bd80      	pop	{r7, pc}

0800ba8a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ba8a:	b480      	push	{r7}
 800ba8c:	b085      	sub	sp, #20
 800ba8e:	af00      	add	r7, sp, #0
 800ba90:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800ba92:	2300      	movs	r3, #0
 800ba94:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800ba9a:	e005      	b.n	800baa8 <USBD_GetLen+0x1e>
  {
    len++;
 800ba9c:	7bfb      	ldrb	r3, [r7, #15]
 800ba9e:	3301      	adds	r3, #1
 800baa0:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800baa2:	68bb      	ldr	r3, [r7, #8]
 800baa4:	3301      	adds	r3, #1
 800baa6:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800baa8:	68bb      	ldr	r3, [r7, #8]
 800baaa:	781b      	ldrb	r3, [r3, #0]
 800baac:	2b00      	cmp	r3, #0
 800baae:	d1f5      	bne.n	800ba9c <USBD_GetLen+0x12>
  }

  return len;
 800bab0:	7bfb      	ldrb	r3, [r7, #15]
}
 800bab2:	4618      	mov	r0, r3
 800bab4:	3714      	adds	r7, #20
 800bab6:	46bd      	mov	sp, r7
 800bab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800babc:	4770      	bx	lr

0800babe <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800babe:	b580      	push	{r7, lr}
 800bac0:	b084      	sub	sp, #16
 800bac2:	af00      	add	r7, sp, #0
 800bac4:	60f8      	str	r0, [r7, #12]
 800bac6:	60b9      	str	r1, [r7, #8]
 800bac8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	2202      	movs	r2, #2
 800bace:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	687a      	ldr	r2, [r7, #4]
 800bad6:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	687a      	ldr	r2, [r7, #4]
 800badc:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	68ba      	ldr	r2, [r7, #8]
 800bae2:	2100      	movs	r1, #0
 800bae4:	68f8      	ldr	r0, [r7, #12]
 800bae6:	f000 fd61 	bl	800c5ac <USBD_LL_Transmit>

  return USBD_OK;
 800baea:	2300      	movs	r3, #0
}
 800baec:	4618      	mov	r0, r3
 800baee:	3710      	adds	r7, #16
 800baf0:	46bd      	mov	sp, r7
 800baf2:	bd80      	pop	{r7, pc}

0800baf4 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800baf4:	b580      	push	{r7, lr}
 800baf6:	b084      	sub	sp, #16
 800baf8:	af00      	add	r7, sp, #0
 800bafa:	60f8      	str	r0, [r7, #12]
 800bafc:	60b9      	str	r1, [r7, #8]
 800bafe:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	68ba      	ldr	r2, [r7, #8]
 800bb04:	2100      	movs	r1, #0
 800bb06:	68f8      	ldr	r0, [r7, #12]
 800bb08:	f000 fd50 	bl	800c5ac <USBD_LL_Transmit>

  return USBD_OK;
 800bb0c:	2300      	movs	r3, #0
}
 800bb0e:	4618      	mov	r0, r3
 800bb10:	3710      	adds	r7, #16
 800bb12:	46bd      	mov	sp, r7
 800bb14:	bd80      	pop	{r7, pc}

0800bb16 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800bb16:	b580      	push	{r7, lr}
 800bb18:	b084      	sub	sp, #16
 800bb1a:	af00      	add	r7, sp, #0
 800bb1c:	60f8      	str	r0, [r7, #12]
 800bb1e:	60b9      	str	r1, [r7, #8]
 800bb20:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	68ba      	ldr	r2, [r7, #8]
 800bb26:	2100      	movs	r1, #0
 800bb28:	68f8      	ldr	r0, [r7, #12]
 800bb2a:	f000 fd60 	bl	800c5ee <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bb2e:	2300      	movs	r3, #0
}
 800bb30:	4618      	mov	r0, r3
 800bb32:	3710      	adds	r7, #16
 800bb34:	46bd      	mov	sp, r7
 800bb36:	bd80      	pop	{r7, pc}

0800bb38 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800bb38:	b580      	push	{r7, lr}
 800bb3a:	b082      	sub	sp, #8
 800bb3c:	af00      	add	r7, sp, #0
 800bb3e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	2204      	movs	r2, #4
 800bb44:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800bb48:	2300      	movs	r3, #0
 800bb4a:	2200      	movs	r2, #0
 800bb4c:	2100      	movs	r1, #0
 800bb4e:	6878      	ldr	r0, [r7, #4]
 800bb50:	f000 fd2c 	bl	800c5ac <USBD_LL_Transmit>

  return USBD_OK;
 800bb54:	2300      	movs	r3, #0
}
 800bb56:	4618      	mov	r0, r3
 800bb58:	3708      	adds	r7, #8
 800bb5a:	46bd      	mov	sp, r7
 800bb5c:	bd80      	pop	{r7, pc}

0800bb5e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800bb5e:	b580      	push	{r7, lr}
 800bb60:	b082      	sub	sp, #8
 800bb62:	af00      	add	r7, sp, #0
 800bb64:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	2205      	movs	r2, #5
 800bb6a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bb6e:	2300      	movs	r3, #0
 800bb70:	2200      	movs	r2, #0
 800bb72:	2100      	movs	r1, #0
 800bb74:	6878      	ldr	r0, [r7, #4]
 800bb76:	f000 fd3a 	bl	800c5ee <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bb7a:	2300      	movs	r3, #0
}
 800bb7c:	4618      	mov	r0, r3
 800bb7e:	3708      	adds	r7, #8
 800bb80:	46bd      	mov	sp, r7
 800bb82:	bd80      	pop	{r7, pc}

0800bb84 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800bb84:	b580      	push	{r7, lr}
 800bb86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
	W25Qx_Init();
 800bb88:	f7f5 f966 	bl	8000e58 <W25Qx_Init>

	w25qxx_Init();
 800bb8c:	f7f5 fb8c 	bl	80012a8 <w25qxx_Init>
	w25qxx_EnterQPI();
 800bb90:	f7f5 fce0 	bl	8001554 <w25qxx_EnterQPI>
  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800bb94:	2200      	movs	r2, #0
 800bb96:	4913      	ldr	r1, [pc, #76]	; (800bbe4 <MX_USB_DEVICE_Init+0x60>)
 800bb98:	4813      	ldr	r0, [pc, #76]	; (800bbe8 <MX_USB_DEVICE_Init+0x64>)
 800bb9a:	f7fe fea7 	bl	800a8ec <USBD_Init>
 800bb9e:	4603      	mov	r3, r0
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d001      	beq.n	800bba8 <MX_USB_DEVICE_Init+0x24>
  {
    Error_Handler();
 800bba4:	f7f4 fe4a 	bl	800083c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MSC) != USBD_OK)
 800bba8:	4910      	ldr	r1, [pc, #64]	; (800bbec <MX_USB_DEVICE_Init+0x68>)
 800bbaa:	480f      	ldr	r0, [pc, #60]	; (800bbe8 <MX_USB_DEVICE_Init+0x64>)
 800bbac:	f7fe fece 	bl	800a94c <USBD_RegisterClass>
 800bbb0:	4603      	mov	r3, r0
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	d001      	beq.n	800bbba <MX_USB_DEVICE_Init+0x36>
  {
    Error_Handler();
 800bbb6:	f7f4 fe41 	bl	800083c <Error_Handler>
  }
  if (USBD_MSC_RegisterStorage(&hUsbDeviceFS, &USBD_Storage_Interface_fops_FS) != USBD_OK)
 800bbba:	490d      	ldr	r1, [pc, #52]	; (800bbf0 <MX_USB_DEVICE_Init+0x6c>)
 800bbbc:	480a      	ldr	r0, [pc, #40]	; (800bbe8 <MX_USB_DEVICE_Init+0x64>)
 800bbbe:	f7fd f99d 	bl	8008efc <USBD_MSC_RegisterStorage>
 800bbc2:	4603      	mov	r3, r0
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d001      	beq.n	800bbcc <MX_USB_DEVICE_Init+0x48>
  {
    Error_Handler();
 800bbc8:	f7f4 fe38 	bl	800083c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800bbcc:	4806      	ldr	r0, [pc, #24]	; (800bbe8 <MX_USB_DEVICE_Init+0x64>)
 800bbce:	f7fe fee4 	bl	800a99a <USBD_Start>
 800bbd2:	4603      	mov	r3, r0
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d001      	beq.n	800bbdc <MX_USB_DEVICE_Init+0x58>
  {
    Error_Handler();
 800bbd8:	f7f4 fe30 	bl	800083c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 800bbdc:	f7f7 fe1c 	bl	8003818 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800bbe0:	bf00      	nop
 800bbe2:	bd80      	pop	{r7, pc}
 800bbe4:	240000fc 	.word	0x240000fc
 800bbe8:	240002fc 	.word	0x240002fc
 800bbec:	24000014 	.word	0x24000014
 800bbf0:	2400014c 	.word	0x2400014c

0800bbf4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bbf4:	b480      	push	{r7}
 800bbf6:	b083      	sub	sp, #12
 800bbf8:	af00      	add	r7, sp, #0
 800bbfa:	4603      	mov	r3, r0
 800bbfc:	6039      	str	r1, [r7, #0]
 800bbfe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800bc00:	683b      	ldr	r3, [r7, #0]
 800bc02:	2212      	movs	r2, #18
 800bc04:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800bc06:	4b03      	ldr	r3, [pc, #12]	; (800bc14 <USBD_FS_DeviceDescriptor+0x20>)
}
 800bc08:	4618      	mov	r0, r3
 800bc0a:	370c      	adds	r7, #12
 800bc0c:	46bd      	mov	sp, r7
 800bc0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc12:	4770      	bx	lr
 800bc14:	24000118 	.word	0x24000118

0800bc18 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bc18:	b480      	push	{r7}
 800bc1a:	b083      	sub	sp, #12
 800bc1c:	af00      	add	r7, sp, #0
 800bc1e:	4603      	mov	r3, r0
 800bc20:	6039      	str	r1, [r7, #0]
 800bc22:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800bc24:	683b      	ldr	r3, [r7, #0]
 800bc26:	2204      	movs	r2, #4
 800bc28:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800bc2a:	4b03      	ldr	r3, [pc, #12]	; (800bc38 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800bc2c:	4618      	mov	r0, r3
 800bc2e:	370c      	adds	r7, #12
 800bc30:	46bd      	mov	sp, r7
 800bc32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc36:	4770      	bx	lr
 800bc38:	2400012c 	.word	0x2400012c

0800bc3c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bc3c:	b580      	push	{r7, lr}
 800bc3e:	b082      	sub	sp, #8
 800bc40:	af00      	add	r7, sp, #0
 800bc42:	4603      	mov	r3, r0
 800bc44:	6039      	str	r1, [r7, #0]
 800bc46:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800bc48:	79fb      	ldrb	r3, [r7, #7]
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d105      	bne.n	800bc5a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800bc4e:	683a      	ldr	r2, [r7, #0]
 800bc50:	4907      	ldr	r1, [pc, #28]	; (800bc70 <USBD_FS_ProductStrDescriptor+0x34>)
 800bc52:	4808      	ldr	r0, [pc, #32]	; (800bc74 <USBD_FS_ProductStrDescriptor+0x38>)
 800bc54:	f7ff fed3 	bl	800b9fe <USBD_GetString>
 800bc58:	e004      	b.n	800bc64 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800bc5a:	683a      	ldr	r2, [r7, #0]
 800bc5c:	4904      	ldr	r1, [pc, #16]	; (800bc70 <USBD_FS_ProductStrDescriptor+0x34>)
 800bc5e:	4805      	ldr	r0, [pc, #20]	; (800bc74 <USBD_FS_ProductStrDescriptor+0x38>)
 800bc60:	f7ff fecd 	bl	800b9fe <USBD_GetString>
  }
  return USBD_StrDesc;
 800bc64:	4b02      	ldr	r3, [pc, #8]	; (800bc70 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800bc66:	4618      	mov	r0, r3
 800bc68:	3708      	adds	r7, #8
 800bc6a:	46bd      	mov	sp, r7
 800bc6c:	bd80      	pop	{r7, pc}
 800bc6e:	bf00      	nop
 800bc70:	240005cc 	.word	0x240005cc
 800bc74:	0800cad8 	.word	0x0800cad8

0800bc78 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bc78:	b580      	push	{r7, lr}
 800bc7a:	b082      	sub	sp, #8
 800bc7c:	af00      	add	r7, sp, #0
 800bc7e:	4603      	mov	r3, r0
 800bc80:	6039      	str	r1, [r7, #0]
 800bc82:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800bc84:	683a      	ldr	r2, [r7, #0]
 800bc86:	4904      	ldr	r1, [pc, #16]	; (800bc98 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800bc88:	4804      	ldr	r0, [pc, #16]	; (800bc9c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800bc8a:	f7ff feb8 	bl	800b9fe <USBD_GetString>
  return USBD_StrDesc;
 800bc8e:	4b02      	ldr	r3, [pc, #8]	; (800bc98 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800bc90:	4618      	mov	r0, r3
 800bc92:	3708      	adds	r7, #8
 800bc94:	46bd      	mov	sp, r7
 800bc96:	bd80      	pop	{r7, pc}
 800bc98:	240005cc 	.word	0x240005cc
 800bc9c:	0800caec 	.word	0x0800caec

0800bca0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bca0:	b580      	push	{r7, lr}
 800bca2:	b082      	sub	sp, #8
 800bca4:	af00      	add	r7, sp, #0
 800bca6:	4603      	mov	r3, r0
 800bca8:	6039      	str	r1, [r7, #0]
 800bcaa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800bcac:	683b      	ldr	r3, [r7, #0]
 800bcae:	221a      	movs	r2, #26
 800bcb0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800bcb2:	f000 f843 	bl	800bd3c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800bcb6:	4b02      	ldr	r3, [pc, #8]	; (800bcc0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800bcb8:	4618      	mov	r0, r3
 800bcba:	3708      	adds	r7, #8
 800bcbc:	46bd      	mov	sp, r7
 800bcbe:	bd80      	pop	{r7, pc}
 800bcc0:	24000130 	.word	0x24000130

0800bcc4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bcc4:	b580      	push	{r7, lr}
 800bcc6:	b082      	sub	sp, #8
 800bcc8:	af00      	add	r7, sp, #0
 800bcca:	4603      	mov	r3, r0
 800bccc:	6039      	str	r1, [r7, #0]
 800bcce:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800bcd0:	79fb      	ldrb	r3, [r7, #7]
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d105      	bne.n	800bce2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bcd6:	683a      	ldr	r2, [r7, #0]
 800bcd8:	4907      	ldr	r1, [pc, #28]	; (800bcf8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800bcda:	4808      	ldr	r0, [pc, #32]	; (800bcfc <USBD_FS_ConfigStrDescriptor+0x38>)
 800bcdc:	f7ff fe8f 	bl	800b9fe <USBD_GetString>
 800bce0:	e004      	b.n	800bcec <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bce2:	683a      	ldr	r2, [r7, #0]
 800bce4:	4904      	ldr	r1, [pc, #16]	; (800bcf8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800bce6:	4805      	ldr	r0, [pc, #20]	; (800bcfc <USBD_FS_ConfigStrDescriptor+0x38>)
 800bce8:	f7ff fe89 	bl	800b9fe <USBD_GetString>
  }
  return USBD_StrDesc;
 800bcec:	4b02      	ldr	r3, [pc, #8]	; (800bcf8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800bcee:	4618      	mov	r0, r3
 800bcf0:	3708      	adds	r7, #8
 800bcf2:	46bd      	mov	sp, r7
 800bcf4:	bd80      	pop	{r7, pc}
 800bcf6:	bf00      	nop
 800bcf8:	240005cc 	.word	0x240005cc
 800bcfc:	0800cb00 	.word	0x0800cb00

0800bd00 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bd00:	b580      	push	{r7, lr}
 800bd02:	b082      	sub	sp, #8
 800bd04:	af00      	add	r7, sp, #0
 800bd06:	4603      	mov	r3, r0
 800bd08:	6039      	str	r1, [r7, #0]
 800bd0a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800bd0c:	79fb      	ldrb	r3, [r7, #7]
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d105      	bne.n	800bd1e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bd12:	683a      	ldr	r2, [r7, #0]
 800bd14:	4907      	ldr	r1, [pc, #28]	; (800bd34 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800bd16:	4808      	ldr	r0, [pc, #32]	; (800bd38 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800bd18:	f7ff fe71 	bl	800b9fe <USBD_GetString>
 800bd1c:	e004      	b.n	800bd28 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bd1e:	683a      	ldr	r2, [r7, #0]
 800bd20:	4904      	ldr	r1, [pc, #16]	; (800bd34 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800bd22:	4805      	ldr	r0, [pc, #20]	; (800bd38 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800bd24:	f7ff fe6b 	bl	800b9fe <USBD_GetString>
  }
  return USBD_StrDesc;
 800bd28:	4b02      	ldr	r3, [pc, #8]	; (800bd34 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800bd2a:	4618      	mov	r0, r3
 800bd2c:	3708      	adds	r7, #8
 800bd2e:	46bd      	mov	sp, r7
 800bd30:	bd80      	pop	{r7, pc}
 800bd32:	bf00      	nop
 800bd34:	240005cc 	.word	0x240005cc
 800bd38:	0800cb0c 	.word	0x0800cb0c

0800bd3c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800bd3c:	b580      	push	{r7, lr}
 800bd3e:	b084      	sub	sp, #16
 800bd40:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800bd42:	4b0f      	ldr	r3, [pc, #60]	; (800bd80 <Get_SerialNum+0x44>)
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800bd48:	4b0e      	ldr	r3, [pc, #56]	; (800bd84 <Get_SerialNum+0x48>)
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800bd4e:	4b0e      	ldr	r3, [pc, #56]	; (800bd88 <Get_SerialNum+0x4c>)
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800bd54:	68fa      	ldr	r2, [r7, #12]
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	4413      	add	r3, r2
 800bd5a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d009      	beq.n	800bd76 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800bd62:	2208      	movs	r2, #8
 800bd64:	4909      	ldr	r1, [pc, #36]	; (800bd8c <Get_SerialNum+0x50>)
 800bd66:	68f8      	ldr	r0, [r7, #12]
 800bd68:	f000 f814 	bl	800bd94 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800bd6c:	2204      	movs	r2, #4
 800bd6e:	4908      	ldr	r1, [pc, #32]	; (800bd90 <Get_SerialNum+0x54>)
 800bd70:	68b8      	ldr	r0, [r7, #8]
 800bd72:	f000 f80f 	bl	800bd94 <IntToUnicode>
  }
}
 800bd76:	bf00      	nop
 800bd78:	3710      	adds	r7, #16
 800bd7a:	46bd      	mov	sp, r7
 800bd7c:	bd80      	pop	{r7, pc}
 800bd7e:	bf00      	nop
 800bd80:	1ff1e800 	.word	0x1ff1e800
 800bd84:	1ff1e804 	.word	0x1ff1e804
 800bd88:	1ff1e808 	.word	0x1ff1e808
 800bd8c:	24000132 	.word	0x24000132
 800bd90:	24000142 	.word	0x24000142

0800bd94 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800bd94:	b480      	push	{r7}
 800bd96:	b087      	sub	sp, #28
 800bd98:	af00      	add	r7, sp, #0
 800bd9a:	60f8      	str	r0, [r7, #12]
 800bd9c:	60b9      	str	r1, [r7, #8]
 800bd9e:	4613      	mov	r3, r2
 800bda0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800bda2:	2300      	movs	r3, #0
 800bda4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800bda6:	2300      	movs	r3, #0
 800bda8:	75fb      	strb	r3, [r7, #23]
 800bdaa:	e027      	b.n	800bdfc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	0f1b      	lsrs	r3, r3, #28
 800bdb0:	2b09      	cmp	r3, #9
 800bdb2:	d80b      	bhi.n	800bdcc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	0f1b      	lsrs	r3, r3, #28
 800bdb8:	b2da      	uxtb	r2, r3
 800bdba:	7dfb      	ldrb	r3, [r7, #23]
 800bdbc:	005b      	lsls	r3, r3, #1
 800bdbe:	4619      	mov	r1, r3
 800bdc0:	68bb      	ldr	r3, [r7, #8]
 800bdc2:	440b      	add	r3, r1
 800bdc4:	3230      	adds	r2, #48	; 0x30
 800bdc6:	b2d2      	uxtb	r2, r2
 800bdc8:	701a      	strb	r2, [r3, #0]
 800bdca:	e00a      	b.n	800bde2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	0f1b      	lsrs	r3, r3, #28
 800bdd0:	b2da      	uxtb	r2, r3
 800bdd2:	7dfb      	ldrb	r3, [r7, #23]
 800bdd4:	005b      	lsls	r3, r3, #1
 800bdd6:	4619      	mov	r1, r3
 800bdd8:	68bb      	ldr	r3, [r7, #8]
 800bdda:	440b      	add	r3, r1
 800bddc:	3237      	adds	r2, #55	; 0x37
 800bdde:	b2d2      	uxtb	r2, r2
 800bde0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	011b      	lsls	r3, r3, #4
 800bde6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800bde8:	7dfb      	ldrb	r3, [r7, #23]
 800bdea:	005b      	lsls	r3, r3, #1
 800bdec:	3301      	adds	r3, #1
 800bdee:	68ba      	ldr	r2, [r7, #8]
 800bdf0:	4413      	add	r3, r2
 800bdf2:	2200      	movs	r2, #0
 800bdf4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800bdf6:	7dfb      	ldrb	r3, [r7, #23]
 800bdf8:	3301      	adds	r3, #1
 800bdfa:	75fb      	strb	r3, [r7, #23]
 800bdfc:	7dfa      	ldrb	r2, [r7, #23]
 800bdfe:	79fb      	ldrb	r3, [r7, #7]
 800be00:	429a      	cmp	r2, r3
 800be02:	d3d3      	bcc.n	800bdac <IntToUnicode+0x18>
  }
}
 800be04:	bf00      	nop
 800be06:	bf00      	nop
 800be08:	371c      	adds	r7, #28
 800be0a:	46bd      	mov	sp, r7
 800be0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be10:	4770      	bx	lr

0800be12 <STORAGE_Init_FS>:
  * @brief  Initializes over USB FS IP
  * @param  lun:
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Init_FS(uint8_t lun)
{
 800be12:	b480      	push	{r7}
 800be14:	b083      	sub	sp, #12
 800be16:	af00      	add	r7, sp, #0
 800be18:	4603      	mov	r3, r0
 800be1a:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */
  return (USBD_OK);
 800be1c:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 800be1e:	4618      	mov	r0, r3
 800be20:	370c      	adds	r7, #12
 800be22:	46bd      	mov	sp, r7
 800be24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be28:	4770      	bx	lr
	...

0800be2c <STORAGE_GetCapacity_FS>:
  * @param  block_num: .
  * @param  block_size: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_GetCapacity_FS(uint8_t lun, uint32_t *block_num, uint16_t *block_size)
{
 800be2c:	b480      	push	{r7}
 800be2e:	b085      	sub	sp, #20
 800be30:	af00      	add	r7, sp, #0
 800be32:	4603      	mov	r3, r0
 800be34:	60b9      	str	r1, [r7, #8]
 800be36:	607a      	str	r2, [r7, #4]
 800be38:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 3 */
  *block_num  =  W25Qx_Para.SUBSECTOR_COUNT;
 800be3a:	4b08      	ldr	r3, [pc, #32]	; (800be5c <STORAGE_GetCapacity_FS+0x30>)
 800be3c:	691a      	ldr	r2, [r3, #16]
 800be3e:	68bb      	ldr	r3, [r7, #8]
 800be40:	601a      	str	r2, [r3, #0]
  *block_size = W25Qx_Para.SUBSECTOR_SIZE;
 800be42:	4b06      	ldr	r3, [pc, #24]	; (800be5c <STORAGE_GetCapacity_FS+0x30>)
 800be44:	695b      	ldr	r3, [r3, #20]
 800be46:	b29a      	uxth	r2, r3
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	801a      	strh	r2, [r3, #0]
  return (USBD_OK);
 800be4c:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800be4e:	4618      	mov	r0, r3
 800be50:	3714      	adds	r7, #20
 800be52:	46bd      	mov	sp, r7
 800be54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be58:	4770      	bx	lr
 800be5a:	bf00      	nop
 800be5c:	240002d0 	.word	0x240002d0

0800be60 <STORAGE_IsReady_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsReady_FS(uint8_t lun)
{
 800be60:	b480      	push	{r7}
 800be62:	b083      	sub	sp, #12
 800be64:	af00      	add	r7, sp, #0
 800be66:	4603      	mov	r3, r0
 800be68:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800be6a:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800be6c:	4618      	mov	r0, r3
 800be6e:	370c      	adds	r7, #12
 800be70:	46bd      	mov	sp, r7
 800be72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be76:	4770      	bx	lr

0800be78 <STORAGE_IsWriteProtected_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsWriteProtected_FS(uint8_t lun)
{
 800be78:	b480      	push	{r7}
 800be7a:	b083      	sub	sp, #12
 800be7c:	af00      	add	r7, sp, #0
 800be7e:	4603      	mov	r3, r0
 800be80:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 800be82:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800be84:	4618      	mov	r0, r3
 800be86:	370c      	adds	r7, #12
 800be88:	46bd      	mov	sp, r7
 800be8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be8e:	4770      	bx	lr

0800be90 <STORAGE_Read_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Read_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 800be90:	b580      	push	{r7, lr}
 800be92:	b086      	sub	sp, #24
 800be94:	af00      	add	r7, sp, #0
 800be96:	60b9      	str	r1, [r7, #8]
 800be98:	607a      	str	r2, [r7, #4]
 800be9a:	461a      	mov	r2, r3
 800be9c:	4603      	mov	r3, r0
 800be9e:	73fb      	strb	r3, [r7, #15]
 800bea0:	4613      	mov	r3, r2
 800bea2:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 6 */
	if(lun == 0)
 800bea4:	7bfb      	ldrb	r3, [r7, #15]
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d11f      	bne.n	800beea <STORAGE_Read_FS+0x5a>
		{
			uint16_t i = 0;
 800beaa:	2300      	movs	r3, #0
 800beac:	82fb      	strh	r3, [r7, #22]
			for(i = 0; i < blk_len; i ++)
 800beae:	2300      	movs	r3, #0
 800beb0:	82fb      	strh	r3, [r7, #22]
 800beb2:	e015      	b.n	800bee0 <STORAGE_Read_FS+0x50>
			{
				W25Qx_Read(buf, blk_addr*W25Qx_Para.SUBSECTOR_SIZE, W25Qx_Para.SUBSECTOR_SIZE);
 800beb4:	4b20      	ldr	r3, [pc, #128]	; (800bf38 <STORAGE_Read_FS+0xa8>)
 800beb6:	695b      	ldr	r3, [r3, #20]
 800beb8:	687a      	ldr	r2, [r7, #4]
 800beba:	fb02 f303 	mul.w	r3, r2, r3
 800bebe:	4a1e      	ldr	r2, [pc, #120]	; (800bf38 <STORAGE_Read_FS+0xa8>)
 800bec0:	6952      	ldr	r2, [r2, #20]
 800bec2:	4619      	mov	r1, r3
 800bec4:	68b8      	ldr	r0, [r7, #8]
 800bec6:	f7f5 f8e7 	bl	8001098 <W25Qx_Read>
				blk_addr ++;
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	3301      	adds	r3, #1
 800bece:	607b      	str	r3, [r7, #4]
				buf += W25Qx_Para.SUBSECTOR_SIZE;
 800bed0:	4b19      	ldr	r3, [pc, #100]	; (800bf38 <STORAGE_Read_FS+0xa8>)
 800bed2:	695b      	ldr	r3, [r3, #20]
 800bed4:	68ba      	ldr	r2, [r7, #8]
 800bed6:	4413      	add	r3, r2
 800bed8:	60bb      	str	r3, [r7, #8]
			for(i = 0; i < blk_len; i ++)
 800beda:	8afb      	ldrh	r3, [r7, #22]
 800bedc:	3301      	adds	r3, #1
 800bede:	82fb      	strh	r3, [r7, #22]
 800bee0:	8afa      	ldrh	r2, [r7, #22]
 800bee2:	89bb      	ldrh	r3, [r7, #12]
 800bee4:	429a      	cmp	r2, r3
 800bee6:	d3e5      	bcc.n	800beb4 <STORAGE_Read_FS+0x24>
 800bee8:	e021      	b.n	800bf2e <STORAGE_Read_FS+0x9e>
			}
		}
		else if(lun ==1)
 800beea:	7bfb      	ldrb	r3, [r7, #15]
 800beec:	2b01      	cmp	r3, #1
 800beee:	d11e      	bne.n	800bf2e <STORAGE_Read_FS+0x9e>
		{
			uint16_t i = 0;
 800bef0:	2300      	movs	r3, #0
 800bef2:	82bb      	strh	r3, [r7, #20]
			for(i = 0; i < blk_len; i ++)
 800bef4:	2300      	movs	r3, #0
 800bef6:	82bb      	strh	r3, [r7, #20]
 800bef8:	e015      	b.n	800bf26 <STORAGE_Read_FS+0x96>
			{
				W25qxx_Read(buf, blk_addr*W25Qx_Para.SUBSECTOR_SIZE, W25Qx_Para.SUBSECTOR_SIZE);
 800befa:	4b0f      	ldr	r3, [pc, #60]	; (800bf38 <STORAGE_Read_FS+0xa8>)
 800befc:	695b      	ldr	r3, [r3, #20]
 800befe:	687a      	ldr	r2, [r7, #4]
 800bf00:	fb02 f303 	mul.w	r3, r2, r3
 800bf04:	4a0c      	ldr	r2, [pc, #48]	; (800bf38 <STORAGE_Read_FS+0xa8>)
 800bf06:	6952      	ldr	r2, [r2, #20]
 800bf08:	4619      	mov	r1, r3
 800bf0a:	68b8      	ldr	r0, [r7, #8]
 800bf0c:	f7f5 fbda 	bl	80016c4 <W25qxx_Read>
				blk_addr ++;
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	3301      	adds	r3, #1
 800bf14:	607b      	str	r3, [r7, #4]
				buf += W25Qx_Para.SUBSECTOR_SIZE;
 800bf16:	4b08      	ldr	r3, [pc, #32]	; (800bf38 <STORAGE_Read_FS+0xa8>)
 800bf18:	695b      	ldr	r3, [r3, #20]
 800bf1a:	68ba      	ldr	r2, [r7, #8]
 800bf1c:	4413      	add	r3, r2
 800bf1e:	60bb      	str	r3, [r7, #8]
			for(i = 0; i < blk_len; i ++)
 800bf20:	8abb      	ldrh	r3, [r7, #20]
 800bf22:	3301      	adds	r3, #1
 800bf24:	82bb      	strh	r3, [r7, #20]
 800bf26:	8aba      	ldrh	r2, [r7, #20]
 800bf28:	89bb      	ldrh	r3, [r7, #12]
 800bf2a:	429a      	cmp	r2, r3
 800bf2c:	d3e5      	bcc.n	800befa <STORAGE_Read_FS+0x6a>
			}
		}
  return (USBD_OK);
 800bf2e:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800bf30:	4618      	mov	r0, r3
 800bf32:	3718      	adds	r7, #24
 800bf34:	46bd      	mov	sp, r7
 800bf36:	bd80      	pop	{r7, pc}
 800bf38:	240002d0 	.word	0x240002d0

0800bf3c <STORAGE_Write_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Write_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 800bf3c:	b580      	push	{r7, lr}
 800bf3e:	b086      	sub	sp, #24
 800bf40:	af00      	add	r7, sp, #0
 800bf42:	60b9      	str	r1, [r7, #8]
 800bf44:	607a      	str	r2, [r7, #4]
 800bf46:	461a      	mov	r2, r3
 800bf48:	4603      	mov	r3, r0
 800bf4a:	73fb      	strb	r3, [r7, #15]
 800bf4c:	4613      	mov	r3, r2
 800bf4e:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 7 */
	if(lun == 0)
 800bf50:	7bfb      	ldrb	r3, [r7, #15]
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	d127      	bne.n	800bfa6 <STORAGE_Write_FS+0x6a>
		{
			uint16_t i = 0;
 800bf56:	2300      	movs	r3, #0
 800bf58:	82fb      	strh	r3, [r7, #22]
			for(i = 0; i < blk_len; i ++)
 800bf5a:	2300      	movs	r3, #0
 800bf5c:	82fb      	strh	r3, [r7, #22]
 800bf5e:	e01d      	b.n	800bf9c <STORAGE_Write_FS+0x60>
			{
				W25Qx_Erase_Block(blk_addr * W25Qx_Para.SUBSECTOR_SIZE);
 800bf60:	4b28      	ldr	r3, [pc, #160]	; (800c004 <STORAGE_Write_FS+0xc8>)
 800bf62:	695b      	ldr	r3, [r3, #20]
 800bf64:	687a      	ldr	r2, [r7, #4]
 800bf66:	fb02 f303 	mul.w	r3, r2, r3
 800bf6a:	4618      	mov	r0, r3
 800bf6c:	f7f5 f95a 	bl	8001224 <W25Qx_Erase_Block>
				W25Qx_Write((uint8_t*)buf,blk_addr * W25Qx_Para.SUBSECTOR_SIZE,W25Qx_Para.SUBSECTOR_SIZE);
 800bf70:	4b24      	ldr	r3, [pc, #144]	; (800c004 <STORAGE_Write_FS+0xc8>)
 800bf72:	695b      	ldr	r3, [r3, #20]
 800bf74:	687a      	ldr	r2, [r7, #4]
 800bf76:	fb02 f303 	mul.w	r3, r2, r3
 800bf7a:	4a22      	ldr	r2, [pc, #136]	; (800c004 <STORAGE_Write_FS+0xc8>)
 800bf7c:	6952      	ldr	r2, [r2, #20]
 800bf7e:	4619      	mov	r1, r3
 800bf80:	68b8      	ldr	r0, [r7, #8]
 800bf82:	f7f5 f8c5 	bl	8001110 <W25Qx_Write>
				blk_addr ++;
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	3301      	adds	r3, #1
 800bf8a:	607b      	str	r3, [r7, #4]
				buf += W25Qx_Para.SUBSECTOR_SIZE;
 800bf8c:	4b1d      	ldr	r3, [pc, #116]	; (800c004 <STORAGE_Write_FS+0xc8>)
 800bf8e:	695b      	ldr	r3, [r3, #20]
 800bf90:	68ba      	ldr	r2, [r7, #8]
 800bf92:	4413      	add	r3, r2
 800bf94:	60bb      	str	r3, [r7, #8]
			for(i = 0; i < blk_len; i ++)
 800bf96:	8afb      	ldrh	r3, [r7, #22]
 800bf98:	3301      	adds	r3, #1
 800bf9a:	82fb      	strh	r3, [r7, #22]
 800bf9c:	8afa      	ldrh	r2, [r7, #22]
 800bf9e:	89bb      	ldrh	r3, [r7, #12]
 800bfa0:	429a      	cmp	r2, r3
 800bfa2:	d3dd      	bcc.n	800bf60 <STORAGE_Write_FS+0x24>
 800bfa4:	e029      	b.n	800bffa <STORAGE_Write_FS+0xbe>
			}
		}
		else if(lun ==1)
 800bfa6:	7bfb      	ldrb	r3, [r7, #15]
 800bfa8:	2b01      	cmp	r3, #1
 800bfaa:	d126      	bne.n	800bffa <STORAGE_Write_FS+0xbe>
		{
			uint16_t i = 0;
 800bfac:	2300      	movs	r3, #0
 800bfae:	82bb      	strh	r3, [r7, #20]
			for(i = 0; i < blk_len; i ++)
 800bfb0:	2300      	movs	r3, #0
 800bfb2:	82bb      	strh	r3, [r7, #20]
 800bfb4:	e01d      	b.n	800bff2 <STORAGE_Write_FS+0xb6>
			{
				W25qxx_EraseSector(blk_addr * W25Qx_Para.SUBSECTOR_SIZE);
 800bfb6:	4b13      	ldr	r3, [pc, #76]	; (800c004 <STORAGE_Write_FS+0xc8>)
 800bfb8:	695b      	ldr	r3, [r3, #20]
 800bfba:	687a      	ldr	r2, [r7, #4]
 800bfbc:	fb02 f303 	mul.w	r3, r2, r3
 800bfc0:	4618      	mov	r0, r3
 800bfc2:	f7f5 fae7 	bl	8001594 <W25qxx_EraseSector>
				W25qxx_WriteNoCheck((uint8_t*)buf,blk_addr * W25Qx_Para.SUBSECTOR_SIZE,W25Qx_Para.SUBSECTOR_SIZE);
 800bfc6:	4b0f      	ldr	r3, [pc, #60]	; (800c004 <STORAGE_Write_FS+0xc8>)
 800bfc8:	695b      	ldr	r3, [r3, #20]
 800bfca:	687a      	ldr	r2, [r7, #4]
 800bfcc:	fb02 f303 	mul.w	r3, r2, r3
 800bfd0:	4a0c      	ldr	r2, [pc, #48]	; (800c004 <STORAGE_Write_FS+0xc8>)
 800bfd2:	6952      	ldr	r2, [r2, #20]
 800bfd4:	4619      	mov	r1, r3
 800bfd6:	68b8      	ldr	r0, [r7, #8]
 800bfd8:	f7f5 fbca 	bl	8001770 <W25qxx_WriteNoCheck>
				blk_addr ++;
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	3301      	adds	r3, #1
 800bfe0:	607b      	str	r3, [r7, #4]
				buf += W25Qx_Para.SUBSECTOR_SIZE;
 800bfe2:	4b08      	ldr	r3, [pc, #32]	; (800c004 <STORAGE_Write_FS+0xc8>)
 800bfe4:	695b      	ldr	r3, [r3, #20]
 800bfe6:	68ba      	ldr	r2, [r7, #8]
 800bfe8:	4413      	add	r3, r2
 800bfea:	60bb      	str	r3, [r7, #8]
			for(i = 0; i < blk_len; i ++)
 800bfec:	8abb      	ldrh	r3, [r7, #20]
 800bfee:	3301      	adds	r3, #1
 800bff0:	82bb      	strh	r3, [r7, #20]
 800bff2:	8aba      	ldrh	r2, [r7, #20]
 800bff4:	89bb      	ldrh	r3, [r7, #12]
 800bff6:	429a      	cmp	r2, r3
 800bff8:	d3dd      	bcc.n	800bfb6 <STORAGE_Write_FS+0x7a>
			}
		}
  return (USBD_OK);
 800bffa:	2300      	movs	r3, #0
  /* USER CODE END 7 */
}
 800bffc:	4618      	mov	r0, r3
 800bffe:	3718      	adds	r7, #24
 800c000:	46bd      	mov	sp, r7
 800c002:	bd80      	pop	{r7, pc}
 800c004:	240002d0 	.word	0x240002d0

0800c008 <STORAGE_GetMaxLun_FS>:
  * @brief  .
  * @param  None
  * @retval .
  */
int8_t STORAGE_GetMaxLun_FS(void)
{
 800c008:	b480      	push	{r7}
 800c00a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  //return (STORAGE_LUN_NBR - 1);
	return (STORAGE_LUN_NBR_MY - 1);
 800c00c:	2301      	movs	r3, #1
  /* USER CODE END 8 */
}
 800c00e:	4618      	mov	r0, r3
 800c010:	46bd      	mov	sp, r7
 800c012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c016:	4770      	bx	lr

0800c018 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c018:	b580      	push	{r7, lr}
 800c01a:	b0b8      	sub	sp, #224	; 0xe0
 800c01c:	af00      	add	r7, sp, #0
 800c01e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c020:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800c024:	2200      	movs	r2, #0
 800c026:	601a      	str	r2, [r3, #0]
 800c028:	605a      	str	r2, [r3, #4]
 800c02a:	609a      	str	r2, [r3, #8]
 800c02c:	60da      	str	r2, [r3, #12]
 800c02e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800c030:	f107 0310 	add.w	r3, r7, #16
 800c034:	22bc      	movs	r2, #188	; 0xbc
 800c036:	2100      	movs	r1, #0
 800c038:	4618      	mov	r0, r3
 800c03a:	f000 fd0e 	bl	800ca5a <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	681b      	ldr	r3, [r3, #0]
 800c042:	4a32      	ldr	r2, [pc, #200]	; (800c10c <HAL_PCD_MspInit+0xf4>)
 800c044:	4293      	cmp	r3, r2
 800c046:	d15d      	bne.n	800c104 <HAL_PCD_MspInit+0xec>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800c048:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800c04c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL3.PLL3M = 10;
 800c04e:	230a      	movs	r3, #10
 800c050:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLL3.PLL3N = 96;
 800c052:	2360      	movs	r3, #96	; 0x60
 800c054:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.PLL3.PLL3P = 5;
 800c056:	2305      	movs	r3, #5
 800c058:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLL3.PLL3Q = 5;
 800c05a:	2305      	movs	r3, #5
 800c05c:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 800c05e:	2302      	movs	r3, #2
 800c060:	647b      	str	r3, [r7, #68]	; 0x44
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_1;
 800c062:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c066:	64bb      	str	r3, [r7, #72]	; 0x48
    PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 800c068:	2300      	movs	r3, #0
 800c06a:	653b      	str	r3, [r7, #80]	; 0x50
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 800c06c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800c070:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800c074:	f107 0310 	add.w	r3, r7, #16
 800c078:	4618      	mov	r0, r3
 800c07a:	f7f8 ff8f 	bl	8004f9c <HAL_RCCEx_PeriphCLKConfig>
 800c07e:	4603      	mov	r3, r0
 800c080:	2b00      	cmp	r3, #0
 800c082:	d001      	beq.n	800c088 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 800c084:	f7f4 fbda 	bl	800083c <Error_Handler>
    }
  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 800c088:	f7f7 fbc6 	bl	8003818 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c08c:	4b20      	ldr	r3, [pc, #128]	; (800c110 <HAL_PCD_MspInit+0xf8>)
 800c08e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c092:	4a1f      	ldr	r2, [pc, #124]	; (800c110 <HAL_PCD_MspInit+0xf8>)
 800c094:	f043 0301 	orr.w	r3, r3, #1
 800c098:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800c09c:	4b1c      	ldr	r3, [pc, #112]	; (800c110 <HAL_PCD_MspInit+0xf8>)
 800c09e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c0a2:	f003 0301 	and.w	r3, r3, #1
 800c0a6:	60fb      	str	r3, [r7, #12]
 800c0a8:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800c0aa:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800c0ae:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c0b2:	2302      	movs	r3, #2
 800c0b4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c0b8:	2300      	movs	r3, #0
 800c0ba:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c0be:	2300      	movs	r3, #0
 800c0c0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800c0c4:	230a      	movs	r3, #10
 800c0c6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c0ca:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800c0ce:	4619      	mov	r1, r3
 800c0d0:	4810      	ldr	r0, [pc, #64]	; (800c114 <HAL_PCD_MspInit+0xfc>)
 800c0d2:	f7f5 ff71 	bl	8001fb8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c0d6:	4b0e      	ldr	r3, [pc, #56]	; (800c110 <HAL_PCD_MspInit+0xf8>)
 800c0d8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800c0dc:	4a0c      	ldr	r2, [pc, #48]	; (800c110 <HAL_PCD_MspInit+0xf8>)
 800c0de:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800c0e2:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800c0e6:	4b0a      	ldr	r3, [pc, #40]	; (800c110 <HAL_PCD_MspInit+0xf8>)
 800c0e8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800c0ec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c0f0:	60bb      	str	r3, [r7, #8]
 800c0f2:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 1, 0);
 800c0f4:	2200      	movs	r2, #0
 800c0f6:	2101      	movs	r1, #1
 800c0f8:	2065      	movs	r0, #101	; 0x65
 800c0fa:	f7f5 feac 	bl	8001e56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c0fe:	2065      	movs	r0, #101	; 0x65
 800c100:	f7f5 fec3 	bl	8001e8a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c104:	bf00      	nop
 800c106:	37e0      	adds	r7, #224	; 0xe0
 800c108:	46bd      	mov	sp, r7
 800c10a:	bd80      	pop	{r7, pc}
 800c10c:	40080000 	.word	0x40080000
 800c110:	58024400 	.word	0x58024400
 800c114:	58020000 	.word	0x58020000

0800c118 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c118:	b580      	push	{r7, lr}
 800c11a:	b082      	sub	sp, #8
 800c11c:	af00      	add	r7, sp, #0
 800c11e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800c12c:	4619      	mov	r1, r3
 800c12e:	4610      	mov	r0, r2
 800c130:	f7fe fc7e 	bl	800aa30 <USBD_LL_SetupStage>
}
 800c134:	bf00      	nop
 800c136:	3708      	adds	r7, #8
 800c138:	46bd      	mov	sp, r7
 800c13a:	bd80      	pop	{r7, pc}

0800c13c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c13c:	b580      	push	{r7, lr}
 800c13e:	b082      	sub	sp, #8
 800c140:	af00      	add	r7, sp, #0
 800c142:	6078      	str	r0, [r7, #4]
 800c144:	460b      	mov	r3, r1
 800c146:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800c14e:	78fa      	ldrb	r2, [r7, #3]
 800c150:	6879      	ldr	r1, [r7, #4]
 800c152:	4613      	mov	r3, r2
 800c154:	00db      	lsls	r3, r3, #3
 800c156:	1a9b      	subs	r3, r3, r2
 800c158:	009b      	lsls	r3, r3, #2
 800c15a:	440b      	add	r3, r1
 800c15c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800c160:	681a      	ldr	r2, [r3, #0]
 800c162:	78fb      	ldrb	r3, [r7, #3]
 800c164:	4619      	mov	r1, r3
 800c166:	f7fe fcb8 	bl	800aada <USBD_LL_DataOutStage>
}
 800c16a:	bf00      	nop
 800c16c:	3708      	adds	r7, #8
 800c16e:	46bd      	mov	sp, r7
 800c170:	bd80      	pop	{r7, pc}

0800c172 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c172:	b580      	push	{r7, lr}
 800c174:	b082      	sub	sp, #8
 800c176:	af00      	add	r7, sp, #0
 800c178:	6078      	str	r0, [r7, #4]
 800c17a:	460b      	mov	r3, r1
 800c17c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800c184:	78fa      	ldrb	r2, [r7, #3]
 800c186:	6879      	ldr	r1, [r7, #4]
 800c188:	4613      	mov	r3, r2
 800c18a:	00db      	lsls	r3, r3, #3
 800c18c:	1a9b      	subs	r3, r3, r2
 800c18e:	009b      	lsls	r3, r3, #2
 800c190:	440b      	add	r3, r1
 800c192:	3348      	adds	r3, #72	; 0x48
 800c194:	681a      	ldr	r2, [r3, #0]
 800c196:	78fb      	ldrb	r3, [r7, #3]
 800c198:	4619      	mov	r1, r3
 800c19a:	f7fe fd01 	bl	800aba0 <USBD_LL_DataInStage>
}
 800c19e:	bf00      	nop
 800c1a0:	3708      	adds	r7, #8
 800c1a2:	46bd      	mov	sp, r7
 800c1a4:	bd80      	pop	{r7, pc}

0800c1a6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c1a6:	b580      	push	{r7, lr}
 800c1a8:	b082      	sub	sp, #8
 800c1aa:	af00      	add	r7, sp, #0
 800c1ac:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800c1b4:	4618      	mov	r0, r3
 800c1b6:	f7fe fe15 	bl	800ade4 <USBD_LL_SOF>
}
 800c1ba:	bf00      	nop
 800c1bc:	3708      	adds	r7, #8
 800c1be:	46bd      	mov	sp, r7
 800c1c0:	bd80      	pop	{r7, pc}

0800c1c2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c1c2:	b580      	push	{r7, lr}
 800c1c4:	b084      	sub	sp, #16
 800c1c6:	af00      	add	r7, sp, #0
 800c1c8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c1ca:	2301      	movs	r3, #1
 800c1cc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	68db      	ldr	r3, [r3, #12]
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d102      	bne.n	800c1dc <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800c1d6:	2300      	movs	r3, #0
 800c1d8:	73fb      	strb	r3, [r7, #15]
 800c1da:	e008      	b.n	800c1ee <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	68db      	ldr	r3, [r3, #12]
 800c1e0:	2b02      	cmp	r3, #2
 800c1e2:	d102      	bne.n	800c1ea <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800c1e4:	2301      	movs	r3, #1
 800c1e6:	73fb      	strb	r3, [r7, #15]
 800c1e8:	e001      	b.n	800c1ee <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800c1ea:	f7f4 fb27 	bl	800083c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800c1f4:	7bfa      	ldrb	r2, [r7, #15]
 800c1f6:	4611      	mov	r1, r2
 800c1f8:	4618      	mov	r0, r3
 800c1fa:	f7fe fdb5 	bl	800ad68 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800c204:	4618      	mov	r0, r3
 800c206:	f7fe fd61 	bl	800accc <USBD_LL_Reset>
}
 800c20a:	bf00      	nop
 800c20c:	3710      	adds	r7, #16
 800c20e:	46bd      	mov	sp, r7
 800c210:	bd80      	pop	{r7, pc}
	...

0800c214 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c214:	b580      	push	{r7, lr}
 800c216:	b082      	sub	sp, #8
 800c218:	af00      	add	r7, sp, #0
 800c21a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800c222:	4618      	mov	r0, r3
 800c224:	f7fe fdb0 	bl	800ad88 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	687a      	ldr	r2, [r7, #4]
 800c234:	6812      	ldr	r2, [r2, #0]
 800c236:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800c23a:	f043 0301 	orr.w	r3, r3, #1
 800c23e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	6a1b      	ldr	r3, [r3, #32]
 800c244:	2b00      	cmp	r3, #0
 800c246:	d005      	beq.n	800c254 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c248:	4b04      	ldr	r3, [pc, #16]	; (800c25c <HAL_PCD_SuspendCallback+0x48>)
 800c24a:	691b      	ldr	r3, [r3, #16]
 800c24c:	4a03      	ldr	r2, [pc, #12]	; (800c25c <HAL_PCD_SuspendCallback+0x48>)
 800c24e:	f043 0306 	orr.w	r3, r3, #6
 800c252:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800c254:	bf00      	nop
 800c256:	3708      	adds	r7, #8
 800c258:	46bd      	mov	sp, r7
 800c25a:	bd80      	pop	{r7, pc}
 800c25c:	e000ed00 	.word	0xe000ed00

0800c260 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c260:	b580      	push	{r7, lr}
 800c262:	b082      	sub	sp, #8
 800c264:	af00      	add	r7, sp, #0
 800c266:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800c26e:	4618      	mov	r0, r3
 800c270:	f7fe fda0 	bl	800adb4 <USBD_LL_Resume>
}
 800c274:	bf00      	nop
 800c276:	3708      	adds	r7, #8
 800c278:	46bd      	mov	sp, r7
 800c27a:	bd80      	pop	{r7, pc}

0800c27c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c27c:	b580      	push	{r7, lr}
 800c27e:	b082      	sub	sp, #8
 800c280:	af00      	add	r7, sp, #0
 800c282:	6078      	str	r0, [r7, #4]
 800c284:	460b      	mov	r3, r1
 800c286:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800c28e:	78fa      	ldrb	r2, [r7, #3]
 800c290:	4611      	mov	r1, r2
 800c292:	4618      	mov	r0, r3
 800c294:	f7fe fdee 	bl	800ae74 <USBD_LL_IsoOUTIncomplete>
}
 800c298:	bf00      	nop
 800c29a:	3708      	adds	r7, #8
 800c29c:	46bd      	mov	sp, r7
 800c29e:	bd80      	pop	{r7, pc}

0800c2a0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c2a0:	b580      	push	{r7, lr}
 800c2a2:	b082      	sub	sp, #8
 800c2a4:	af00      	add	r7, sp, #0
 800c2a6:	6078      	str	r0, [r7, #4]
 800c2a8:	460b      	mov	r3, r1
 800c2aa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800c2b2:	78fa      	ldrb	r2, [r7, #3]
 800c2b4:	4611      	mov	r1, r2
 800c2b6:	4618      	mov	r0, r3
 800c2b8:	f7fe fdb6 	bl	800ae28 <USBD_LL_IsoINIncomplete>
}
 800c2bc:	bf00      	nop
 800c2be:	3708      	adds	r7, #8
 800c2c0:	46bd      	mov	sp, r7
 800c2c2:	bd80      	pop	{r7, pc}

0800c2c4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c2c4:	b580      	push	{r7, lr}
 800c2c6:	b082      	sub	sp, #8
 800c2c8:	af00      	add	r7, sp, #0
 800c2ca:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800c2d2:	4618      	mov	r0, r3
 800c2d4:	f7fe fdf4 	bl	800aec0 <USBD_LL_DevConnected>
}
 800c2d8:	bf00      	nop
 800c2da:	3708      	adds	r7, #8
 800c2dc:	46bd      	mov	sp, r7
 800c2de:	bd80      	pop	{r7, pc}

0800c2e0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c2e0:	b580      	push	{r7, lr}
 800c2e2:	b082      	sub	sp, #8
 800c2e4:	af00      	add	r7, sp, #0
 800c2e6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800c2ee:	4618      	mov	r0, r3
 800c2f0:	f7fe fdf1 	bl	800aed6 <USBD_LL_DevDisconnected>
}
 800c2f4:	bf00      	nop
 800c2f6:	3708      	adds	r7, #8
 800c2f8:	46bd      	mov	sp, r7
 800c2fa:	bd80      	pop	{r7, pc}

0800c2fc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c2fc:	b580      	push	{r7, lr}
 800c2fe:	b082      	sub	sp, #8
 800c300:	af00      	add	r7, sp, #0
 800c302:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	781b      	ldrb	r3, [r3, #0]
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d13e      	bne.n	800c38a <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800c30c:	4a21      	ldr	r2, [pc, #132]	; (800c394 <USBD_LL_Init+0x98>)
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	4a1f      	ldr	r2, [pc, #124]	; (800c394 <USBD_LL_Init+0x98>)
 800c318:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c31c:	4b1d      	ldr	r3, [pc, #116]	; (800c394 <USBD_LL_Init+0x98>)
 800c31e:	4a1e      	ldr	r2, [pc, #120]	; (800c398 <USBD_LL_Init+0x9c>)
 800c320:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800c322:	4b1c      	ldr	r3, [pc, #112]	; (800c394 <USBD_LL_Init+0x98>)
 800c324:	2209      	movs	r2, #9
 800c326:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800c328:	4b1a      	ldr	r3, [pc, #104]	; (800c394 <USBD_LL_Init+0x98>)
 800c32a:	2202      	movs	r2, #2
 800c32c:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = ENABLE;
 800c32e:	4b19      	ldr	r3, [pc, #100]	; (800c394 <USBD_LL_Init+0x98>)
 800c330:	2201      	movs	r2, #1
 800c332:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c334:	4b17      	ldr	r3, [pc, #92]	; (800c394 <USBD_LL_Init+0x98>)
 800c336:	2202      	movs	r2, #2
 800c338:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c33a:	4b16      	ldr	r3, [pc, #88]	; (800c394 <USBD_LL_Init+0x98>)
 800c33c:	2200      	movs	r2, #0
 800c33e:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800c340:	4b14      	ldr	r3, [pc, #80]	; (800c394 <USBD_LL_Init+0x98>)
 800c342:	2200      	movs	r2, #0
 800c344:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800c346:	4b13      	ldr	r3, [pc, #76]	; (800c394 <USBD_LL_Init+0x98>)
 800c348:	2200      	movs	r2, #0
 800c34a:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800c34c:	4b11      	ldr	r3, [pc, #68]	; (800c394 <USBD_LL_Init+0x98>)
 800c34e:	2200      	movs	r2, #0
 800c350:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800c352:	4b10      	ldr	r3, [pc, #64]	; (800c394 <USBD_LL_Init+0x98>)
 800c354:	2200      	movs	r2, #0
 800c356:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800c358:	4b0e      	ldr	r3, [pc, #56]	; (800c394 <USBD_LL_Init+0x98>)
 800c35a:	2200      	movs	r2, #0
 800c35c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800c35e:	480d      	ldr	r0, [pc, #52]	; (800c394 <USBD_LL_Init+0x98>)
 800c360:	f7f6 f818 	bl	8002394 <HAL_PCD_Init>
 800c364:	4603      	mov	r3, r0
 800c366:	2b00      	cmp	r3, #0
 800c368:	d001      	beq.n	800c36e <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 800c36a:	f7f4 fa67 	bl	800083c <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800c36e:	2180      	movs	r1, #128	; 0x80
 800c370:	4808      	ldr	r0, [pc, #32]	; (800c394 <USBD_LL_Init+0x98>)
 800c372:	f7f7 f9d6 	bl	8003722 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800c376:	2240      	movs	r2, #64	; 0x40
 800c378:	2100      	movs	r1, #0
 800c37a:	4806      	ldr	r0, [pc, #24]	; (800c394 <USBD_LL_Init+0x98>)
 800c37c:	f7f7 f98a 	bl	8003694 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800c380:	2280      	movs	r2, #128	; 0x80
 800c382:	2101      	movs	r1, #1
 800c384:	4803      	ldr	r0, [pc, #12]	; (800c394 <USBD_LL_Init+0x98>)
 800c386:	f7f7 f985 	bl	8003694 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 800c38a:	2300      	movs	r3, #0
}
 800c38c:	4618      	mov	r0, r3
 800c38e:	3708      	adds	r7, #8
 800c390:	46bd      	mov	sp, r7
 800c392:	bd80      	pop	{r7, pc}
 800c394:	240007cc 	.word	0x240007cc
 800c398:	40080000 	.word	0x40080000

0800c39c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c39c:	b580      	push	{r7, lr}
 800c39e:	b084      	sub	sp, #16
 800c3a0:	af00      	add	r7, sp, #0
 800c3a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c3a4:	2300      	movs	r3, #0
 800c3a6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c3a8:	2300      	movs	r3, #0
 800c3aa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800c3b2:	4618      	mov	r0, r3
 800c3b4:	f7f6 f912 	bl	80025dc <HAL_PCD_Start>
 800c3b8:	4603      	mov	r3, r0
 800c3ba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c3bc:	7bfb      	ldrb	r3, [r7, #15]
 800c3be:	4618      	mov	r0, r3
 800c3c0:	f000 f962 	bl	800c688 <USBD_Get_USB_Status>
 800c3c4:	4603      	mov	r3, r0
 800c3c6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c3c8:	7bbb      	ldrb	r3, [r7, #14]
}
 800c3ca:	4618      	mov	r0, r3
 800c3cc:	3710      	adds	r7, #16
 800c3ce:	46bd      	mov	sp, r7
 800c3d0:	bd80      	pop	{r7, pc}

0800c3d2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c3d2:	b580      	push	{r7, lr}
 800c3d4:	b084      	sub	sp, #16
 800c3d6:	af00      	add	r7, sp, #0
 800c3d8:	6078      	str	r0, [r7, #4]
 800c3da:	4608      	mov	r0, r1
 800c3dc:	4611      	mov	r1, r2
 800c3de:	461a      	mov	r2, r3
 800c3e0:	4603      	mov	r3, r0
 800c3e2:	70fb      	strb	r3, [r7, #3]
 800c3e4:	460b      	mov	r3, r1
 800c3e6:	70bb      	strb	r3, [r7, #2]
 800c3e8:	4613      	mov	r3, r2
 800c3ea:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c3ec:	2300      	movs	r3, #0
 800c3ee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c3f0:	2300      	movs	r3, #0
 800c3f2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800c3fa:	78bb      	ldrb	r3, [r7, #2]
 800c3fc:	883a      	ldrh	r2, [r7, #0]
 800c3fe:	78f9      	ldrb	r1, [r7, #3]
 800c400:	f7f6 fd23 	bl	8002e4a <HAL_PCD_EP_Open>
 800c404:	4603      	mov	r3, r0
 800c406:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c408:	7bfb      	ldrb	r3, [r7, #15]
 800c40a:	4618      	mov	r0, r3
 800c40c:	f000 f93c 	bl	800c688 <USBD_Get_USB_Status>
 800c410:	4603      	mov	r3, r0
 800c412:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c414:	7bbb      	ldrb	r3, [r7, #14]
}
 800c416:	4618      	mov	r0, r3
 800c418:	3710      	adds	r7, #16
 800c41a:	46bd      	mov	sp, r7
 800c41c:	bd80      	pop	{r7, pc}

0800c41e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c41e:	b580      	push	{r7, lr}
 800c420:	b084      	sub	sp, #16
 800c422:	af00      	add	r7, sp, #0
 800c424:	6078      	str	r0, [r7, #4]
 800c426:	460b      	mov	r3, r1
 800c428:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c42a:	2300      	movs	r3, #0
 800c42c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c42e:	2300      	movs	r3, #0
 800c430:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800c438:	78fa      	ldrb	r2, [r7, #3]
 800c43a:	4611      	mov	r1, r2
 800c43c:	4618      	mov	r0, r3
 800c43e:	f7f6 fd6c 	bl	8002f1a <HAL_PCD_EP_Close>
 800c442:	4603      	mov	r3, r0
 800c444:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c446:	7bfb      	ldrb	r3, [r7, #15]
 800c448:	4618      	mov	r0, r3
 800c44a:	f000 f91d 	bl	800c688 <USBD_Get_USB_Status>
 800c44e:	4603      	mov	r3, r0
 800c450:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c452:	7bbb      	ldrb	r3, [r7, #14]
}
 800c454:	4618      	mov	r0, r3
 800c456:	3710      	adds	r7, #16
 800c458:	46bd      	mov	sp, r7
 800c45a:	bd80      	pop	{r7, pc}

0800c45c <USBD_LL_FlushEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c45c:	b580      	push	{r7, lr}
 800c45e:	b084      	sub	sp, #16
 800c460:	af00      	add	r7, sp, #0
 800c462:	6078      	str	r0, [r7, #4]
 800c464:	460b      	mov	r3, r1
 800c466:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c468:	2300      	movs	r3, #0
 800c46a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c46c:	2300      	movs	r3, #0
 800c46e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800c476:	78fa      	ldrb	r2, [r7, #3]
 800c478:	4611      	mov	r1, r2
 800c47a:	4618      	mov	r0, r3
 800c47c:	f7f6 fefe 	bl	800327c <HAL_PCD_EP_Flush>
 800c480:	4603      	mov	r3, r0
 800c482:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c484:	7bfb      	ldrb	r3, [r7, #15]
 800c486:	4618      	mov	r0, r3
 800c488:	f000 f8fe 	bl	800c688 <USBD_Get_USB_Status>
 800c48c:	4603      	mov	r3, r0
 800c48e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c490:	7bbb      	ldrb	r3, [r7, #14]
}
 800c492:	4618      	mov	r0, r3
 800c494:	3710      	adds	r7, #16
 800c496:	46bd      	mov	sp, r7
 800c498:	bd80      	pop	{r7, pc}

0800c49a <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c49a:	b580      	push	{r7, lr}
 800c49c:	b084      	sub	sp, #16
 800c49e:	af00      	add	r7, sp, #0
 800c4a0:	6078      	str	r0, [r7, #4]
 800c4a2:	460b      	mov	r3, r1
 800c4a4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c4a6:	2300      	movs	r3, #0
 800c4a8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c4aa:	2300      	movs	r3, #0
 800c4ac:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800c4b4:	78fa      	ldrb	r2, [r7, #3]
 800c4b6:	4611      	mov	r1, r2
 800c4b8:	4618      	mov	r0, r3
 800c4ba:	f7f6 fe25 	bl	8003108 <HAL_PCD_EP_SetStall>
 800c4be:	4603      	mov	r3, r0
 800c4c0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c4c2:	7bfb      	ldrb	r3, [r7, #15]
 800c4c4:	4618      	mov	r0, r3
 800c4c6:	f000 f8df 	bl	800c688 <USBD_Get_USB_Status>
 800c4ca:	4603      	mov	r3, r0
 800c4cc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c4ce:	7bbb      	ldrb	r3, [r7, #14]
}
 800c4d0:	4618      	mov	r0, r3
 800c4d2:	3710      	adds	r7, #16
 800c4d4:	46bd      	mov	sp, r7
 800c4d6:	bd80      	pop	{r7, pc}

0800c4d8 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c4d8:	b580      	push	{r7, lr}
 800c4da:	b084      	sub	sp, #16
 800c4dc:	af00      	add	r7, sp, #0
 800c4de:	6078      	str	r0, [r7, #4]
 800c4e0:	460b      	mov	r3, r1
 800c4e2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c4e4:	2300      	movs	r3, #0
 800c4e6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c4e8:	2300      	movs	r3, #0
 800c4ea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800c4f2:	78fa      	ldrb	r2, [r7, #3]
 800c4f4:	4611      	mov	r1, r2
 800c4f6:	4618      	mov	r0, r3
 800c4f8:	f7f6 fe6a 	bl	80031d0 <HAL_PCD_EP_ClrStall>
 800c4fc:	4603      	mov	r3, r0
 800c4fe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c500:	7bfb      	ldrb	r3, [r7, #15]
 800c502:	4618      	mov	r0, r3
 800c504:	f000 f8c0 	bl	800c688 <USBD_Get_USB_Status>
 800c508:	4603      	mov	r3, r0
 800c50a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c50c:	7bbb      	ldrb	r3, [r7, #14]
}
 800c50e:	4618      	mov	r0, r3
 800c510:	3710      	adds	r7, #16
 800c512:	46bd      	mov	sp, r7
 800c514:	bd80      	pop	{r7, pc}

0800c516 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c516:	b480      	push	{r7}
 800c518:	b085      	sub	sp, #20
 800c51a:	af00      	add	r7, sp, #0
 800c51c:	6078      	str	r0, [r7, #4]
 800c51e:	460b      	mov	r3, r1
 800c520:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800c528:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c52a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c52e:	2b00      	cmp	r3, #0
 800c530:	da0b      	bge.n	800c54a <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c532:	78fb      	ldrb	r3, [r7, #3]
 800c534:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c538:	68f9      	ldr	r1, [r7, #12]
 800c53a:	4613      	mov	r3, r2
 800c53c:	00db      	lsls	r3, r3, #3
 800c53e:	1a9b      	subs	r3, r3, r2
 800c540:	009b      	lsls	r3, r3, #2
 800c542:	440b      	add	r3, r1
 800c544:	333e      	adds	r3, #62	; 0x3e
 800c546:	781b      	ldrb	r3, [r3, #0]
 800c548:	e00b      	b.n	800c562 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c54a:	78fb      	ldrb	r3, [r7, #3]
 800c54c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c550:	68f9      	ldr	r1, [r7, #12]
 800c552:	4613      	mov	r3, r2
 800c554:	00db      	lsls	r3, r3, #3
 800c556:	1a9b      	subs	r3, r3, r2
 800c558:	009b      	lsls	r3, r3, #2
 800c55a:	440b      	add	r3, r1
 800c55c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800c560:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c562:	4618      	mov	r0, r3
 800c564:	3714      	adds	r7, #20
 800c566:	46bd      	mov	sp, r7
 800c568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c56c:	4770      	bx	lr

0800c56e <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c56e:	b580      	push	{r7, lr}
 800c570:	b084      	sub	sp, #16
 800c572:	af00      	add	r7, sp, #0
 800c574:	6078      	str	r0, [r7, #4]
 800c576:	460b      	mov	r3, r1
 800c578:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c57a:	2300      	movs	r3, #0
 800c57c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c57e:	2300      	movs	r3, #0
 800c580:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800c588:	78fa      	ldrb	r2, [r7, #3]
 800c58a:	4611      	mov	r1, r2
 800c58c:	4618      	mov	r0, r3
 800c58e:	f7f6 fc37 	bl	8002e00 <HAL_PCD_SetAddress>
 800c592:	4603      	mov	r3, r0
 800c594:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c596:	7bfb      	ldrb	r3, [r7, #15]
 800c598:	4618      	mov	r0, r3
 800c59a:	f000 f875 	bl	800c688 <USBD_Get_USB_Status>
 800c59e:	4603      	mov	r3, r0
 800c5a0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c5a2:	7bbb      	ldrb	r3, [r7, #14]
}
 800c5a4:	4618      	mov	r0, r3
 800c5a6:	3710      	adds	r7, #16
 800c5a8:	46bd      	mov	sp, r7
 800c5aa:	bd80      	pop	{r7, pc}

0800c5ac <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c5ac:	b580      	push	{r7, lr}
 800c5ae:	b086      	sub	sp, #24
 800c5b0:	af00      	add	r7, sp, #0
 800c5b2:	60f8      	str	r0, [r7, #12]
 800c5b4:	607a      	str	r2, [r7, #4]
 800c5b6:	603b      	str	r3, [r7, #0]
 800c5b8:	460b      	mov	r3, r1
 800c5ba:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c5bc:	2300      	movs	r3, #0
 800c5be:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c5c0:	2300      	movs	r3, #0
 800c5c2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c5c4:	68fb      	ldr	r3, [r7, #12]
 800c5c6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800c5ca:	7af9      	ldrb	r1, [r7, #11]
 800c5cc:	683b      	ldr	r3, [r7, #0]
 800c5ce:	687a      	ldr	r2, [r7, #4]
 800c5d0:	f7f6 fd50 	bl	8003074 <HAL_PCD_EP_Transmit>
 800c5d4:	4603      	mov	r3, r0
 800c5d6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c5d8:	7dfb      	ldrb	r3, [r7, #23]
 800c5da:	4618      	mov	r0, r3
 800c5dc:	f000 f854 	bl	800c688 <USBD_Get_USB_Status>
 800c5e0:	4603      	mov	r3, r0
 800c5e2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c5e4:	7dbb      	ldrb	r3, [r7, #22]
}
 800c5e6:	4618      	mov	r0, r3
 800c5e8:	3718      	adds	r7, #24
 800c5ea:	46bd      	mov	sp, r7
 800c5ec:	bd80      	pop	{r7, pc}

0800c5ee <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c5ee:	b580      	push	{r7, lr}
 800c5f0:	b086      	sub	sp, #24
 800c5f2:	af00      	add	r7, sp, #0
 800c5f4:	60f8      	str	r0, [r7, #12]
 800c5f6:	607a      	str	r2, [r7, #4]
 800c5f8:	603b      	str	r3, [r7, #0]
 800c5fa:	460b      	mov	r3, r1
 800c5fc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c5fe:	2300      	movs	r3, #0
 800c600:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c602:	2300      	movs	r3, #0
 800c604:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c606:	68fb      	ldr	r3, [r7, #12]
 800c608:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800c60c:	7af9      	ldrb	r1, [r7, #11]
 800c60e:	683b      	ldr	r3, [r7, #0]
 800c610:	687a      	ldr	r2, [r7, #4]
 800c612:	f7f6 fccc 	bl	8002fae <HAL_PCD_EP_Receive>
 800c616:	4603      	mov	r3, r0
 800c618:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c61a:	7dfb      	ldrb	r3, [r7, #23]
 800c61c:	4618      	mov	r0, r3
 800c61e:	f000 f833 	bl	800c688 <USBD_Get_USB_Status>
 800c622:	4603      	mov	r3, r0
 800c624:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c626:	7dbb      	ldrb	r3, [r7, #22]
}
 800c628:	4618      	mov	r0, r3
 800c62a:	3718      	adds	r7, #24
 800c62c:	46bd      	mov	sp, r7
 800c62e:	bd80      	pop	{r7, pc}

0800c630 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c630:	b580      	push	{r7, lr}
 800c632:	b082      	sub	sp, #8
 800c634:	af00      	add	r7, sp, #0
 800c636:	6078      	str	r0, [r7, #4]
 800c638:	460b      	mov	r3, r1
 800c63a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800c642:	78fa      	ldrb	r2, [r7, #3]
 800c644:	4611      	mov	r1, r2
 800c646:	4618      	mov	r0, r3
 800c648:	f7f6 fcfc 	bl	8003044 <HAL_PCD_EP_GetRxCount>
 800c64c:	4603      	mov	r3, r0
}
 800c64e:	4618      	mov	r0, r3
 800c650:	3708      	adds	r7, #8
 800c652:	46bd      	mov	sp, r7
 800c654:	bd80      	pop	{r7, pc}
	...

0800c658 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c658:	b480      	push	{r7}
 800c65a:	b083      	sub	sp, #12
 800c65c:	af00      	add	r7, sp, #0
 800c65e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_MSC_BOT_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c660:	4b03      	ldr	r3, [pc, #12]	; (800c670 <USBD_static_malloc+0x18>)
}
 800c662:	4618      	mov	r0, r3
 800c664:	370c      	adds	r7, #12
 800c666:	46bd      	mov	sp, r7
 800c668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c66c:	4770      	bx	lr
 800c66e:	bf00      	nop
 800c670:	24000bd4 	.word	0x24000bd4

0800c674 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c674:	b480      	push	{r7}
 800c676:	b083      	sub	sp, #12
 800c678:	af00      	add	r7, sp, #0
 800c67a:	6078      	str	r0, [r7, #4]

}
 800c67c:	bf00      	nop
 800c67e:	370c      	adds	r7, #12
 800c680:	46bd      	mov	sp, r7
 800c682:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c686:	4770      	bx	lr

0800c688 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c688:	b480      	push	{r7}
 800c68a:	b085      	sub	sp, #20
 800c68c:	af00      	add	r7, sp, #0
 800c68e:	4603      	mov	r3, r0
 800c690:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c692:	2300      	movs	r3, #0
 800c694:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c696:	79fb      	ldrb	r3, [r7, #7]
 800c698:	2b03      	cmp	r3, #3
 800c69a:	d817      	bhi.n	800c6cc <USBD_Get_USB_Status+0x44>
 800c69c:	a201      	add	r2, pc, #4	; (adr r2, 800c6a4 <USBD_Get_USB_Status+0x1c>)
 800c69e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6a2:	bf00      	nop
 800c6a4:	0800c6b5 	.word	0x0800c6b5
 800c6a8:	0800c6bb 	.word	0x0800c6bb
 800c6ac:	0800c6c1 	.word	0x0800c6c1
 800c6b0:	0800c6c7 	.word	0x0800c6c7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c6b4:	2300      	movs	r3, #0
 800c6b6:	73fb      	strb	r3, [r7, #15]
    break;
 800c6b8:	e00b      	b.n	800c6d2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c6ba:	2303      	movs	r3, #3
 800c6bc:	73fb      	strb	r3, [r7, #15]
    break;
 800c6be:	e008      	b.n	800c6d2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c6c0:	2301      	movs	r3, #1
 800c6c2:	73fb      	strb	r3, [r7, #15]
    break;
 800c6c4:	e005      	b.n	800c6d2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c6c6:	2303      	movs	r3, #3
 800c6c8:	73fb      	strb	r3, [r7, #15]
    break;
 800c6ca:	e002      	b.n	800c6d2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800c6cc:	2303      	movs	r3, #3
 800c6ce:	73fb      	strb	r3, [r7, #15]
    break;
 800c6d0:	bf00      	nop
  }
  return usb_status;
 800c6d2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c6d4:	4618      	mov	r0, r3
 800c6d6:	3714      	adds	r7, #20
 800c6d8:	46bd      	mov	sp, r7
 800c6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6de:	4770      	bx	lr

0800c6e0 <checkint>:
 800c6e0:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800c6e4:	2b7e      	cmp	r3, #126	; 0x7e
 800c6e6:	dd10      	ble.n	800c70a <checkint+0x2a>
 800c6e8:	2b96      	cmp	r3, #150	; 0x96
 800c6ea:	dc0c      	bgt.n	800c706 <checkint+0x26>
 800c6ec:	2201      	movs	r2, #1
 800c6ee:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800c6f2:	fa02 f303 	lsl.w	r3, r2, r3
 800c6f6:	1e5a      	subs	r2, r3, #1
 800c6f8:	4202      	tst	r2, r0
 800c6fa:	d106      	bne.n	800c70a <checkint+0x2a>
 800c6fc:	4203      	tst	r3, r0
 800c6fe:	bf0c      	ite	eq
 800c700:	2002      	moveq	r0, #2
 800c702:	2001      	movne	r0, #1
 800c704:	4770      	bx	lr
 800c706:	2002      	movs	r0, #2
 800c708:	4770      	bx	lr
 800c70a:	2000      	movs	r0, #0
 800c70c:	4770      	bx	lr
	...

0800c710 <powf>:
 800c710:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c712:	ee10 1a10 	vmov	r1, s0
 800c716:	ee10 4a90 	vmov	r4, s1
 800c71a:	f5a1 0300 	sub.w	r3, r1, #8388608	; 0x800000
 800c71e:	0062      	lsls	r2, r4, #1
 800c720:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800c724:	eef0 7a40 	vmov.f32	s15, s0
 800c728:	f102 30ff 	add.w	r0, r2, #4294967295
 800c72c:	f06f 7380 	mvn.w	r3, #16777216	; 0x1000000
 800c730:	d252      	bcs.n	800c7d8 <powf+0xc8>
 800c732:	4298      	cmp	r0, r3
 800c734:	d252      	bcs.n	800c7dc <powf+0xcc>
 800c736:	2000      	movs	r0, #0
 800c738:	f101 4340 	add.w	r3, r1, #3221225472	; 0xc0000000
 800c73c:	4a9e      	ldr	r2, [pc, #632]	; (800c9b8 <powf+0x2a8>)
 800c73e:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 800c742:	f503 034d 	add.w	r3, r3, #13434880	; 0xcd0000
 800c746:	f3c3 44c3 	ubfx	r4, r3, #19, #4
 800c74a:	0ddb      	lsrs	r3, r3, #23
 800c74c:	eb02 1404 	add.w	r4, r2, r4, lsl #4
 800c750:	05db      	lsls	r3, r3, #23
 800c752:	ed94 5b00 	vldr	d5, [r4]
 800c756:	1ac9      	subs	r1, r1, r3
 800c758:	ee07 1a90 	vmov	s15, r1
 800c75c:	15db      	asrs	r3, r3, #23
 800c75e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800c762:	eea5 6b07 	vfma.f64	d6, d5, d7
 800c766:	ed94 5b02 	vldr	d5, [r4, #8]
 800c76a:	ee26 2b06 	vmul.f64	d2, d6, d6
 800c76e:	ee22 1b02 	vmul.f64	d1, d2, d2
 800c772:	ee07 3a90 	vmov	s15, r3
 800c776:	ed92 3b42 	vldr	d3, [r2, #264]	; 0x108
 800c77a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800c77e:	ee37 7b05 	vadd.f64	d7, d7, d5
 800c782:	ed92 5b40 	vldr	d5, [r2, #256]	; 0x100
 800c786:	ed92 4b44 	vldr	d4, [r2, #272]	; 0x110
 800c78a:	eea6 3b05 	vfma.f64	d3, d6, d5
 800c78e:	ed92 5b46 	vldr	d5, [r2, #280]	; 0x118
 800c792:	eea6 5b04 	vfma.f64	d5, d6, d4
 800c796:	ed92 4b48 	vldr	d4, [r2, #288]	; 0x120
 800c79a:	eea6 7b04 	vfma.f64	d7, d6, d4
 800c79e:	eeb7 6ae0 	vcvt.f64.f32	d6, s1
 800c7a2:	eea2 7b05 	vfma.f64	d7, d2, d5
 800c7a6:	eea3 7b01 	vfma.f64	d7, d3, d1
 800c7aa:	ee26 6b07 	vmul.f64	d6, d6, d7
 800c7ae:	ee16 3a90 	vmov	r3, s13
 800c7b2:	f3c3 32cf 	ubfx	r2, r3, #15, #16
 800c7b6:	f248 03bf 	movw	r3, #32959	; 0x80bf
 800c7ba:	429a      	cmp	r2, r3
 800c7bc:	f0c0 80b0 	bcc.w	800c920 <powf+0x210>
 800c7c0:	ed9f 7b75 	vldr	d7, [pc, #468]	; 800c998 <powf+0x288>
 800c7c4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c7c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7cc:	dd78      	ble.n	800c8c0 <powf+0x1b0>
 800c7ce:	b003      	add	sp, #12
 800c7d0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c7d4:	f000 b91a 	b.w	800ca0c <__math_oflowf>
 800c7d8:	4298      	cmp	r0, r3
 800c7da:	d32d      	bcc.n	800c838 <powf+0x128>
 800c7dc:	b952      	cbnz	r2, 800c7f4 <powf+0xe4>
 800c7de:	f481 0180 	eor.w	r1, r1, #4194304	; 0x400000
 800c7e2:	0049      	lsls	r1, r1, #1
 800c7e4:	f511 0f00 	cmn.w	r1, #8388608	; 0x800000
 800c7e8:	f240 80c8 	bls.w	800c97c <powf+0x26c>
 800c7ec:	ee37 0aa0 	vadd.f32	s0, s15, s1
 800c7f0:	b003      	add	sp, #12
 800c7f2:	bd30      	pop	{r4, r5, pc}
 800c7f4:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 800c7f8:	d105      	bne.n	800c806 <powf+0xf6>
 800c7fa:	f484 0480 	eor.w	r4, r4, #4194304	; 0x400000
 800c7fe:	0064      	lsls	r4, r4, #1
 800c800:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 800c804:	e7f0      	b.n	800c7e8 <powf+0xd8>
 800c806:	0049      	lsls	r1, r1, #1
 800c808:	f1b1 4f7f 	cmp.w	r1, #4278190080	; 0xff000000
 800c80c:	d8ee      	bhi.n	800c7ec <powf+0xdc>
 800c80e:	f1b2 4f7f 	cmp.w	r2, #4278190080	; 0xff000000
 800c812:	d1eb      	bne.n	800c7ec <powf+0xdc>
 800c814:	f1b1 4ffe 	cmp.w	r1, #2130706432	; 0x7f000000
 800c818:	f000 80b0 	beq.w	800c97c <powf+0x26c>
 800c81c:	f1b1 4ffe 	cmp.w	r1, #2130706432	; 0x7f000000
 800c820:	ea6f 0404 	mvn.w	r4, r4
 800c824:	bf34      	ite	cc
 800c826:	2100      	movcc	r1, #0
 800c828:	2101      	movcs	r1, #1
 800c82a:	0fe4      	lsrs	r4, r4, #31
 800c82c:	42a1      	cmp	r1, r4
 800c82e:	f040 80a8 	bne.w	800c982 <powf+0x272>
 800c832:	ee20 0aa0 	vmul.f32	s0, s1, s1
 800c836:	e7db      	b.n	800c7f0 <powf+0xe0>
 800c838:	004d      	lsls	r5, r1, #1
 800c83a:	1e6a      	subs	r2, r5, #1
 800c83c:	429a      	cmp	r2, r3
 800c83e:	d31c      	bcc.n	800c87a <powf+0x16a>
 800c840:	2900      	cmp	r1, #0
 800c842:	ee20 0a00 	vmul.f32	s0, s0, s0
 800c846:	da0f      	bge.n	800c868 <powf+0x158>
 800c848:	ee10 0a90 	vmov	r0, s1
 800c84c:	f7ff ff48 	bl	800c6e0 <checkint>
 800c850:	2801      	cmp	r0, #1
 800c852:	d109      	bne.n	800c868 <powf+0x158>
 800c854:	eeb1 0a40 	vneg.f32	s0, s0
 800c858:	b945      	cbnz	r5, 800c86c <powf+0x15c>
 800c85a:	2c00      	cmp	r4, #0
 800c85c:	dac8      	bge.n	800c7f0 <powf+0xe0>
 800c85e:	b003      	add	sp, #12
 800c860:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c864:	f000 b8d8 	b.w	800ca18 <__math_divzerof>
 800c868:	2000      	movs	r0, #0
 800c86a:	e7f5      	b.n	800c858 <powf+0x148>
 800c86c:	2c00      	cmp	r4, #0
 800c86e:	dabf      	bge.n	800c7f0 <powf+0xe0>
 800c870:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800c874:	ee87 0a80 	vdiv.f32	s0, s15, s0
 800c878:	e7ba      	b.n	800c7f0 <powf+0xe0>
 800c87a:	2900      	cmp	r1, #0
 800c87c:	da1e      	bge.n	800c8bc <powf+0x1ac>
 800c87e:	ee10 0a90 	vmov	r0, s1
 800c882:	f7ff ff2d 	bl	800c6e0 <checkint>
 800c886:	b920      	cbnz	r0, 800c892 <powf+0x182>
 800c888:	b003      	add	sp, #12
 800c88a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c88e:	f000 b8d5 	b.w	800ca3c <__math_invalidf>
 800c892:	1e43      	subs	r3, r0, #1
 800c894:	4258      	negs	r0, r3
 800c896:	4158      	adcs	r0, r3
 800c898:	0400      	lsls	r0, r0, #16
 800c89a:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800c89e:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800c8a2:	f4bf af49 	bcs.w	800c738 <powf+0x28>
 800c8a6:	ed9f 7a45 	vldr	s14, [pc, #276]	; 800c9bc <powf+0x2ac>
 800c8aa:	ee27 0a87 	vmul.f32	s0, s15, s14
 800c8ae:	ee10 3a10 	vmov	r3, s0
 800c8b2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c8b6:	f1a3 6138 	sub.w	r1, r3, #192937984	; 0xb800000
 800c8ba:	e73d      	b.n	800c738 <powf+0x28>
 800c8bc:	2000      	movs	r0, #0
 800c8be:	e7ee      	b.n	800c89e <powf+0x18e>
 800c8c0:	ed9f 7b37 	vldr	d7, [pc, #220]	; 800c9a0 <powf+0x290>
 800c8c4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c8c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c8cc:	dd10      	ble.n	800c8f0 <powf+0x1e0>
 800c8ce:	f04f 534c 	mov.w	r3, #855638016	; 0x33000000
 800c8d2:	2800      	cmp	r0, #0
 800c8d4:	d158      	bne.n	800c988 <powf+0x278>
 800c8d6:	9300      	str	r3, [sp, #0]
 800c8d8:	eddd 7a00 	vldr	s15, [sp]
 800c8dc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c8e0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c8e4:	eef4 7a47 	vcmp.f32	s15, s14
 800c8e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c8ec:	f47f af6f 	bne.w	800c7ce <powf+0xbe>
 800c8f0:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800c9a8 <powf+0x298>
 800c8f4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c8f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c8fc:	d804      	bhi.n	800c908 <powf+0x1f8>
 800c8fe:	b003      	add	sp, #12
 800c900:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c904:	f000 b876 	b.w	800c9f4 <__math_uflowf>
 800c908:	ed9f 7b29 	vldr	d7, [pc, #164]	; 800c9b0 <powf+0x2a0>
 800c90c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c910:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c914:	d504      	bpl.n	800c920 <powf+0x210>
 800c916:	b003      	add	sp, #12
 800c918:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c91c:	f000 b870 	b.w	800ca00 <__math_may_uflowf>
 800c920:	4b27      	ldr	r3, [pc, #156]	; (800c9c0 <powf+0x2b0>)
 800c922:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800c926:	ed93 5b40 	vldr	d5, [r3, #256]	; 0x100
 800c92a:	ee36 7b05 	vadd.f64	d7, d6, d5
 800c92e:	ee17 2a10 	vmov	r2, s14
 800c932:	ee37 7b45 	vsub.f64	d7, d7, d5
 800c936:	f002 011f 	and.w	r1, r2, #31
 800c93a:	ee36 7b47 	vsub.f64	d7, d6, d7
 800c93e:	ed93 5b42 	vldr	d5, [r3, #264]	; 0x108
 800c942:	ee27 4b07 	vmul.f64	d4, d7, d7
 800c946:	ed93 6b44 	vldr	d6, [r3, #272]	; 0x110
 800c94a:	eb03 05c1 	add.w	r5, r3, r1, lsl #3
 800c94e:	f853 4031 	ldr.w	r4, [r3, r1, lsl #3]
 800c952:	eea7 6b05 	vfma.f64	d6, d7, d5
 800c956:	686d      	ldr	r5, [r5, #4]
 800c958:	ed93 5b46 	vldr	d5, [r3, #280]	; 0x118
 800c95c:	1882      	adds	r2, r0, r2
 800c95e:	2300      	movs	r3, #0
 800c960:	1918      	adds	r0, r3, r4
 800c962:	eb05 31c2 	add.w	r1, r5, r2, lsl #15
 800c966:	eea7 0b05 	vfma.f64	d0, d7, d5
 800c96a:	ec41 0b17 	vmov	d7, r0, r1
 800c96e:	eea6 0b04 	vfma.f64	d0, d6, d4
 800c972:	ee20 0b07 	vmul.f64	d0, d0, d7
 800c976:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800c97a:	e739      	b.n	800c7f0 <powf+0xe0>
 800c97c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800c980:	e736      	b.n	800c7f0 <powf+0xe0>
 800c982:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800c9c4 <powf+0x2b4>
 800c986:	e733      	b.n	800c7f0 <powf+0xe0>
 800c988:	9301      	str	r3, [sp, #4]
 800c98a:	eddd 7a01 	vldr	s15, [sp, #4]
 800c98e:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800c992:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c996:	e7a5      	b.n	800c8e4 <powf+0x1d4>
 800c998:	ffd1d571 	.word	0xffd1d571
 800c99c:	405fffff 	.word	0x405fffff
 800c9a0:	ffa3aae2 	.word	0xffa3aae2
 800c9a4:	405fffff 	.word	0x405fffff
 800c9a8:	00000000 	.word	0x00000000
 800c9ac:	c062c000 	.word	0xc062c000
 800c9b0:	00000000 	.word	0x00000000
 800c9b4:	c062a000 	.word	0xc062a000
 800c9b8:	0800ccc0 	.word	0x0800ccc0
 800c9bc:	4b000000 	.word	0x4b000000
 800c9c0:	0800cb78 	.word	0x0800cb78
 800c9c4:	00000000 	.word	0x00000000

0800c9c8 <with_errnof>:
 800c9c8:	b513      	push	{r0, r1, r4, lr}
 800c9ca:	4604      	mov	r4, r0
 800c9cc:	ed8d 0a01 	vstr	s0, [sp, #4]
 800c9d0:	f000 f84c 	bl	800ca6c <__errno>
 800c9d4:	ed9d 0a01 	vldr	s0, [sp, #4]
 800c9d8:	6004      	str	r4, [r0, #0]
 800c9da:	b002      	add	sp, #8
 800c9dc:	bd10      	pop	{r4, pc}

0800c9de <xflowf>:
 800c9de:	b130      	cbz	r0, 800c9ee <xflowf+0x10>
 800c9e0:	eef1 7a40 	vneg.f32	s15, s0
 800c9e4:	ee27 0a80 	vmul.f32	s0, s15, s0
 800c9e8:	2022      	movs	r0, #34	; 0x22
 800c9ea:	f7ff bfed 	b.w	800c9c8 <with_errnof>
 800c9ee:	eef0 7a40 	vmov.f32	s15, s0
 800c9f2:	e7f7      	b.n	800c9e4 <xflowf+0x6>

0800c9f4 <__math_uflowf>:
 800c9f4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800c9fc <__math_uflowf+0x8>
 800c9f8:	f7ff bff1 	b.w	800c9de <xflowf>
 800c9fc:	10000000 	.word	0x10000000

0800ca00 <__math_may_uflowf>:
 800ca00:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800ca08 <__math_may_uflowf+0x8>
 800ca04:	f7ff bfeb 	b.w	800c9de <xflowf>
 800ca08:	1a200000 	.word	0x1a200000

0800ca0c <__math_oflowf>:
 800ca0c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800ca14 <__math_oflowf+0x8>
 800ca10:	f7ff bfe5 	b.w	800c9de <xflowf>
 800ca14:	70000000 	.word	0x70000000

0800ca18 <__math_divzerof>:
 800ca18:	ed9f 0a07 	vldr	s0, [pc, #28]	; 800ca38 <__math_divzerof+0x20>
 800ca1c:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 800ca20:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ca24:	2800      	cmp	r0, #0
 800ca26:	f04f 0022 	mov.w	r0, #34	; 0x22
 800ca2a:	fe47 7a27 	vseleq.f32	s15, s14, s15
 800ca2e:	ee87 0a80 	vdiv.f32	s0, s15, s0
 800ca32:	f7ff bfc9 	b.w	800c9c8 <with_errnof>
 800ca36:	bf00      	nop
 800ca38:	00000000 	.word	0x00000000

0800ca3c <__math_invalidf>:
 800ca3c:	eef0 7a40 	vmov.f32	s15, s0
 800ca40:	ee30 7a40 	vsub.f32	s14, s0, s0
 800ca44:	eef4 7a67 	vcmp.f32	s15, s15
 800ca48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca4c:	ee87 0a07 	vdiv.f32	s0, s14, s14
 800ca50:	d602      	bvs.n	800ca58 <__math_invalidf+0x1c>
 800ca52:	2021      	movs	r0, #33	; 0x21
 800ca54:	f7ff bfb8 	b.w	800c9c8 <with_errnof>
 800ca58:	4770      	bx	lr

0800ca5a <memset>:
 800ca5a:	4402      	add	r2, r0
 800ca5c:	4603      	mov	r3, r0
 800ca5e:	4293      	cmp	r3, r2
 800ca60:	d100      	bne.n	800ca64 <memset+0xa>
 800ca62:	4770      	bx	lr
 800ca64:	f803 1b01 	strb.w	r1, [r3], #1
 800ca68:	e7f9      	b.n	800ca5e <memset+0x4>
	...

0800ca6c <__errno>:
 800ca6c:	4b01      	ldr	r3, [pc, #4]	; (800ca74 <__errno+0x8>)
 800ca6e:	6818      	ldr	r0, [r3, #0]
 800ca70:	4770      	bx	lr
 800ca72:	bf00      	nop
 800ca74:	240001b8 	.word	0x240001b8

0800ca78 <__libc_init_array>:
 800ca78:	b570      	push	{r4, r5, r6, lr}
 800ca7a:	4d0d      	ldr	r5, [pc, #52]	; (800cab0 <__libc_init_array+0x38>)
 800ca7c:	4c0d      	ldr	r4, [pc, #52]	; (800cab4 <__libc_init_array+0x3c>)
 800ca7e:	1b64      	subs	r4, r4, r5
 800ca80:	10a4      	asrs	r4, r4, #2
 800ca82:	2600      	movs	r6, #0
 800ca84:	42a6      	cmp	r6, r4
 800ca86:	d109      	bne.n	800ca9c <__libc_init_array+0x24>
 800ca88:	4d0b      	ldr	r5, [pc, #44]	; (800cab8 <__libc_init_array+0x40>)
 800ca8a:	4c0c      	ldr	r4, [pc, #48]	; (800cabc <__libc_init_array+0x44>)
 800ca8c:	f000 f818 	bl	800cac0 <_init>
 800ca90:	1b64      	subs	r4, r4, r5
 800ca92:	10a4      	asrs	r4, r4, #2
 800ca94:	2600      	movs	r6, #0
 800ca96:	42a6      	cmp	r6, r4
 800ca98:	d105      	bne.n	800caa6 <__libc_init_array+0x2e>
 800ca9a:	bd70      	pop	{r4, r5, r6, pc}
 800ca9c:	f855 3b04 	ldr.w	r3, [r5], #4
 800caa0:	4798      	blx	r3
 800caa2:	3601      	adds	r6, #1
 800caa4:	e7ee      	b.n	800ca84 <__libc_init_array+0xc>
 800caa6:	f855 3b04 	ldr.w	r3, [r5], #4
 800caaa:	4798      	blx	r3
 800caac:	3601      	adds	r6, #1
 800caae:	e7f2      	b.n	800ca96 <__libc_init_array+0x1e>
 800cab0:	0800cde8 	.word	0x0800cde8
 800cab4:	0800cde8 	.word	0x0800cde8
 800cab8:	0800cde8 	.word	0x0800cde8
 800cabc:	0800cdec 	.word	0x0800cdec

0800cac0 <_init>:
 800cac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cac2:	bf00      	nop
 800cac4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cac6:	bc08      	pop	{r3}
 800cac8:	469e      	mov	lr, r3
 800caca:	4770      	bx	lr

0800cacc <_fini>:
 800cacc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cace:	bf00      	nop
 800cad0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cad2:	bc08      	pop	{r3}
 800cad4:	469e      	mov	lr, r3
 800cad6:	4770      	bx	lr
