--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 469 paths analyzed, 129 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.367ns.
--------------------------------------------------------------------------------
Slack:                  16.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCounter/M_flipflop_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.294ns (Levels of Logic = 1)
  Clock Path Skew:      -0.038ns (0.710 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCounter/M_flipflop_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y38.C6       net (fanout=3)        1.169   M_reset_cond_out
    SLICE_X9Y38.C        Tilo                  0.259   M_state_q_FSM_FFd1
                                                       center_rst_OR_1_o1
    SLICE_X8Y42.SR       net (fanout=9)        0.966   center_rst_OR_1_o
    SLICE_X8Y42.CLK      Tsrck                 0.470   myCounter/M_flipflop_q[19]
                                                       myCounter/M_flipflop_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.294ns (1.159ns logic, 2.135ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  16.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCounter/M_flipflop_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.285ns (Levels of Logic = 1)
  Clock Path Skew:      -0.038ns (0.710 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCounter/M_flipflop_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y38.C6       net (fanout=3)        1.169   M_reset_cond_out
    SLICE_X9Y38.C        Tilo                  0.259   M_state_q_FSM_FFd1
                                                       center_rst_OR_1_o1
    SLICE_X8Y42.SR       net (fanout=9)        0.966   center_rst_OR_1_o
    SLICE_X8Y42.CLK      Tsrck                 0.461   myCounter/M_flipflop_q[19]
                                                       myCounter/M_flipflop_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.285ns (1.150ns logic, 2.135ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  16.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCounter/M_flipflop_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.274ns (Levels of Logic = 1)
  Clock Path Skew:      -0.038ns (0.710 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCounter/M_flipflop_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y38.C6       net (fanout=3)        1.169   M_reset_cond_out
    SLICE_X9Y38.C        Tilo                  0.259   M_state_q_FSM_FFd1
                                                       center_rst_OR_1_o1
    SLICE_X8Y42.SR       net (fanout=9)        0.966   center_rst_OR_1_o
    SLICE_X8Y42.CLK      Tsrck                 0.450   myCounter/M_flipflop_q[19]
                                                       myCounter/M_flipflop_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.274ns (1.139ns logic, 2.135ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  16.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCounter/M_flipflop_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.277ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.716 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCounter/M_flipflop_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y38.C6       net (fanout=3)        1.169   M_reset_cond_out
    SLICE_X9Y38.C        Tilo                  0.259   M_state_q_FSM_FFd1
                                                       center_rst_OR_1_o1
    SLICE_X8Y45.SR       net (fanout=9)        0.991   center_rst_OR_1_o
    SLICE_X8Y45.CLK      Tsrck                 0.428   M_myCounter_out[2]
                                                       myCounter/M_flipflop_q_28
    -------------------------------------------------  ---------------------------
    Total                                      3.277ns (1.117ns logic, 2.160ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  16.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCounter/M_flipflop_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.252ns (Levels of Logic = 1)
  Clock Path Skew:      -0.038ns (0.710 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCounter/M_flipflop_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y38.C6       net (fanout=3)        1.169   M_reset_cond_out
    SLICE_X9Y38.C        Tilo                  0.259   M_state_q_FSM_FFd1
                                                       center_rst_OR_1_o1
    SLICE_X8Y42.SR       net (fanout=9)        0.966   center_rst_OR_1_o
    SLICE_X8Y42.CLK      Tsrck                 0.428   myCounter/M_flipflop_q[19]
                                                       myCounter/M_flipflop_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.252ns (1.117ns logic, 2.135ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  16.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCounter/M_flipflop_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.131ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (0.714 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCounter/M_flipflop_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y38.C6       net (fanout=3)        1.169   M_reset_cond_out
    SLICE_X9Y38.C        Tilo                  0.259   M_state_q_FSM_FFd1
                                                       center_rst_OR_1_o1
    SLICE_X8Y44.SR       net (fanout=9)        0.803   center_rst_OR_1_o
    SLICE_X8Y44.CLK      Tsrck                 0.470   M_myCounter_out[1]
                                                       myCounter/M_flipflop_q_27
    -------------------------------------------------  ---------------------------
    Total                                      3.131ns (1.159ns logic, 1.972ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  16.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCounter/M_flipflop_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.122ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (0.714 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCounter/M_flipflop_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y38.C6       net (fanout=3)        1.169   M_reset_cond_out
    SLICE_X9Y38.C        Tilo                  0.259   M_state_q_FSM_FFd1
                                                       center_rst_OR_1_o1
    SLICE_X8Y44.SR       net (fanout=9)        0.803   center_rst_OR_1_o
    SLICE_X8Y44.CLK      Tsrck                 0.461   M_myCounter_out[1]
                                                       myCounter/M_flipflop_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.122ns (1.150ns logic, 1.972ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  16.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCounter/M_flipflop_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.106ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (0.707 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCounter/M_flipflop_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y38.C6       net (fanout=3)        1.169   M_reset_cond_out
    SLICE_X9Y38.C        Tilo                  0.259   M_state_q_FSM_FFd1
                                                       center_rst_OR_1_o1
    SLICE_X8Y41.SR       net (fanout=9)        0.778   center_rst_OR_1_o
    SLICE_X8Y41.CLK      Tsrck                 0.470   myCounter/M_flipflop_q[15]
                                                       myCounter/M_flipflop_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.106ns (1.159ns logic, 1.947ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  16.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCounter/M_flipflop_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.111ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (0.714 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCounter/M_flipflop_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y38.C6       net (fanout=3)        1.169   M_reset_cond_out
    SLICE_X9Y38.C        Tilo                  0.259   M_state_q_FSM_FFd1
                                                       center_rst_OR_1_o1
    SLICE_X8Y44.SR       net (fanout=9)        0.803   center_rst_OR_1_o
    SLICE_X8Y44.CLK      Tsrck                 0.450   M_myCounter_out[1]
                                                       myCounter/M_flipflop_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.111ns (1.139ns logic, 1.972ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  16.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCounter/M_flipflop_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.097ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (0.707 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCounter/M_flipflop_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y38.C6       net (fanout=3)        1.169   M_reset_cond_out
    SLICE_X9Y38.C        Tilo                  0.259   M_state_q_FSM_FFd1
                                                       center_rst_OR_1_o1
    SLICE_X8Y41.SR       net (fanout=9)        0.778   center_rst_OR_1_o
    SLICE_X8Y41.CLK      Tsrck                 0.461   myCounter/M_flipflop_q[15]
                                                       myCounter/M_flipflop_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.097ns (1.150ns logic, 1.947ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  16.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCounter/M_flipflop_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.086ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (0.707 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCounter/M_flipflop_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y38.C6       net (fanout=3)        1.169   M_reset_cond_out
    SLICE_X9Y38.C        Tilo                  0.259   M_state_q_FSM_FFd1
                                                       center_rst_OR_1_o1
    SLICE_X8Y41.SR       net (fanout=9)        0.778   center_rst_OR_1_o
    SLICE_X8Y41.CLK      Tsrck                 0.450   myCounter/M_flipflop_q[15]
                                                       myCounter/M_flipflop_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.086ns (1.139ns logic, 1.947ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  16.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCounter/M_flipflop_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.089ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (0.714 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCounter/M_flipflop_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y38.C6       net (fanout=3)        1.169   M_reset_cond_out
    SLICE_X9Y38.C        Tilo                  0.259   M_state_q_FSM_FFd1
                                                       center_rst_OR_1_o1
    SLICE_X8Y44.SR       net (fanout=9)        0.803   center_rst_OR_1_o
    SLICE_X8Y44.CLK      Tsrck                 0.428   M_myCounter_out[1]
                                                       myCounter/M_flipflop_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.089ns (1.117ns logic, 1.972ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  16.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCounter/M_flipflop_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.064ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (0.707 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCounter/M_flipflop_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y38.C6       net (fanout=3)        1.169   M_reset_cond_out
    SLICE_X9Y38.C        Tilo                  0.259   M_state_q_FSM_FFd1
                                                       center_rst_OR_1_o1
    SLICE_X8Y41.SR       net (fanout=9)        0.778   center_rst_OR_1_o
    SLICE_X8Y41.CLK      Tsrck                 0.428   myCounter/M_flipflop_q[15]
                                                       myCounter/M_flipflop_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.064ns (1.117ns logic, 1.947ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  16.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCounter/M_flipflop_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.938ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.712 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCounter/M_flipflop_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y38.C6       net (fanout=3)        1.169   M_reset_cond_out
    SLICE_X9Y38.C        Tilo                  0.259   M_state_q_FSM_FFd1
                                                       center_rst_OR_1_o1
    SLICE_X8Y43.SR       net (fanout=9)        0.610   center_rst_OR_1_o
    SLICE_X8Y43.CLK      Tsrck                 0.470   myCounter/M_flipflop_q[23]
                                                       myCounter/M_flipflop_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.938ns (1.159ns logic, 1.779ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  16.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCounter/M_flipflop_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.927ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (0.707 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCounter/M_flipflop_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y38.C6       net (fanout=3)        1.169   M_reset_cond_out
    SLICE_X9Y38.C        Tilo                  0.259   M_state_q_FSM_FFd1
                                                       center_rst_OR_1_o1
    SLICE_X8Y38.SR       net (fanout=9)        0.599   center_rst_OR_1_o
    SLICE_X8Y38.CLK      Tsrck                 0.470   myCounter/M_flipflop_q[3]
                                                       myCounter/M_flipflop_q_3
    -------------------------------------------------  ---------------------------
    Total                                      2.927ns (1.159ns logic, 1.768ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  17.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCounter/M_flipflop_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.929ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.712 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCounter/M_flipflop_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y38.C6       net (fanout=3)        1.169   M_reset_cond_out
    SLICE_X9Y38.C        Tilo                  0.259   M_state_q_FSM_FFd1
                                                       center_rst_OR_1_o1
    SLICE_X8Y43.SR       net (fanout=9)        0.610   center_rst_OR_1_o
    SLICE_X8Y43.CLK      Tsrck                 0.461   myCounter/M_flipflop_q[23]
                                                       myCounter/M_flipflop_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.929ns (1.150ns logic, 1.779ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  17.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCounter/M_flipflop_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.918ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (0.707 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCounter/M_flipflop_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y38.C6       net (fanout=3)        1.169   M_reset_cond_out
    SLICE_X9Y38.C        Tilo                  0.259   M_state_q_FSM_FFd1
                                                       center_rst_OR_1_o1
    SLICE_X8Y38.SR       net (fanout=9)        0.599   center_rst_OR_1_o
    SLICE_X8Y38.CLK      Tsrck                 0.461   myCounter/M_flipflop_q[3]
                                                       myCounter/M_flipflop_q_2
    -------------------------------------------------  ---------------------------
    Total                                      2.918ns (1.150ns logic, 1.768ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  17.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCounter/M_flipflop_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.913ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.705 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCounter/M_flipflop_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y38.C6       net (fanout=3)        1.169   M_reset_cond_out
    SLICE_X9Y38.C        Tilo                  0.259   M_state_q_FSM_FFd1
                                                       center_rst_OR_1_o1
    SLICE_X8Y40.SR       net (fanout=9)        0.585   center_rst_OR_1_o
    SLICE_X8Y40.CLK      Tsrck                 0.470   myCounter/M_flipflop_q[11]
                                                       myCounter/M_flipflop_q_11
    -------------------------------------------------  ---------------------------
    Total                                      2.913ns (1.159ns logic, 1.754ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  17.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCounter/M_flipflop_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.918ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.712 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCounter/M_flipflop_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y38.C6       net (fanout=3)        1.169   M_reset_cond_out
    SLICE_X9Y38.C        Tilo                  0.259   M_state_q_FSM_FFd1
                                                       center_rst_OR_1_o1
    SLICE_X8Y43.SR       net (fanout=9)        0.610   center_rst_OR_1_o
    SLICE_X8Y43.CLK      Tsrck                 0.450   myCounter/M_flipflop_q[23]
                                                       myCounter/M_flipflop_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.918ns (1.139ns logic, 1.779ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  17.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCounter/M_flipflop_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.904ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.705 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCounter/M_flipflop_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y38.C6       net (fanout=3)        1.169   M_reset_cond_out
    SLICE_X9Y38.C        Tilo                  0.259   M_state_q_FSM_FFd1
                                                       center_rst_OR_1_o1
    SLICE_X8Y40.SR       net (fanout=9)        0.585   center_rst_OR_1_o
    SLICE_X8Y40.CLK      Tsrck                 0.461   myCounter/M_flipflop_q[11]
                                                       myCounter/M_flipflop_q_10
    -------------------------------------------------  ---------------------------
    Total                                      2.904ns (1.150ns logic, 1.754ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  17.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCounter/M_flipflop_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.893ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.705 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCounter/M_flipflop_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y38.C6       net (fanout=3)        1.169   M_reset_cond_out
    SLICE_X9Y38.C        Tilo                  0.259   M_state_q_FSM_FFd1
                                                       center_rst_OR_1_o1
    SLICE_X8Y40.SR       net (fanout=9)        0.585   center_rst_OR_1_o
    SLICE_X8Y40.CLK      Tsrck                 0.450   myCounter/M_flipflop_q[11]
                                                       myCounter/M_flipflop_q_9
    -------------------------------------------------  ---------------------------
    Total                                      2.893ns (1.139ns logic, 1.754ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  17.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCounter/M_flipflop_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.896ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.712 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCounter/M_flipflop_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y38.C6       net (fanout=3)        1.169   M_reset_cond_out
    SLICE_X9Y38.C        Tilo                  0.259   M_state_q_FSM_FFd1
                                                       center_rst_OR_1_o1
    SLICE_X8Y43.SR       net (fanout=9)        0.610   center_rst_OR_1_o
    SLICE_X8Y43.CLK      Tsrck                 0.428   myCounter/M_flipflop_q[23]
                                                       myCounter/M_flipflop_q_20
    -------------------------------------------------  ---------------------------
    Total                                      2.896ns (1.117ns logic, 1.779ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  17.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCounter/M_flipflop_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.871ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.705 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCounter/M_flipflop_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y38.C6       net (fanout=3)        1.169   M_reset_cond_out
    SLICE_X9Y38.C        Tilo                  0.259   M_state_q_FSM_FFd1
                                                       center_rst_OR_1_o1
    SLICE_X8Y40.SR       net (fanout=9)        0.585   center_rst_OR_1_o
    SLICE_X8Y40.CLK      Tsrck                 0.428   myCounter/M_flipflop_q[11]
                                                       myCounter/M_flipflop_q_8
    -------------------------------------------------  ---------------------------
    Total                                      2.871ns (1.117ns logic, 1.754ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  17.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCounter/M_flipflop_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.685ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.705 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCounter/M_flipflop_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y38.C6       net (fanout=3)        1.169   M_reset_cond_out
    SLICE_X9Y38.C        Tilo                  0.259   M_state_q_FSM_FFd1
                                                       center_rst_OR_1_o1
    SLICE_X8Y39.SR       net (fanout=9)        0.357   center_rst_OR_1_o
    SLICE_X8Y39.CLK      Tsrck                 0.470   myCounter/M_flipflop_q[7]
                                                       myCounter/M_flipflop_q_7
    -------------------------------------------------  ---------------------------
    Total                                      2.685ns (1.159ns logic, 1.526ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack:                  17.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCounter/M_flipflop_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.676ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.705 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCounter/M_flipflop_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y38.C6       net (fanout=3)        1.169   M_reset_cond_out
    SLICE_X9Y38.C        Tilo                  0.259   M_state_q_FSM_FFd1
                                                       center_rst_OR_1_o1
    SLICE_X8Y39.SR       net (fanout=9)        0.357   center_rst_OR_1_o
    SLICE_X8Y39.CLK      Tsrck                 0.461   myCounter/M_flipflop_q[7]
                                                       myCounter/M_flipflop_q_6
    -------------------------------------------------  ---------------------------
    Total                                      2.676ns (1.150ns logic, 1.526ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack:                  17.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCounter/M_flipflop_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.665ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.705 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCounter/M_flipflop_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y38.C6       net (fanout=3)        1.169   M_reset_cond_out
    SLICE_X9Y38.C        Tilo                  0.259   M_state_q_FSM_FFd1
                                                       center_rst_OR_1_o1
    SLICE_X8Y39.SR       net (fanout=9)        0.357   center_rst_OR_1_o
    SLICE_X8Y39.CLK      Tsrck                 0.450   myCounter/M_flipflop_q[7]
                                                       myCounter/M_flipflop_q_5
    -------------------------------------------------  ---------------------------
    Total                                      2.665ns (1.139ns logic, 1.526ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack:                  17.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCounter/M_flipflop_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.643ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (0.705 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCounter/M_flipflop_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y38.C6       net (fanout=3)        1.169   M_reset_cond_out
    SLICE_X9Y38.C        Tilo                  0.259   M_state_q_FSM_FFd1
                                                       center_rst_OR_1_o1
    SLICE_X8Y39.SR       net (fanout=9)        0.357   center_rst_OR_1_o
    SLICE_X8Y39.CLK      Tsrck                 0.428   myCounter/M_flipflop_q[7]
                                                       myCounter/M_flipflop_q_4
    -------------------------------------------------  ---------------------------
    Total                                      2.643ns (1.117ns logic, 1.526ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  17.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCounter/M_flipflop_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.604ns (Levels of Logic = 2)
  Clock Path Skew:      -0.041ns (0.707 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCounter/M_flipflop_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.DQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y38.C6       net (fanout=3)        1.169   M_reset_cond_out
    SLICE_X9Y38.C        Tilo                  0.259   M_state_q_FSM_FFd1
                                                       center_rst_OR_1_o1
    SLICE_X9Y38.B4       net (fanout=9)        0.373   center_rst_OR_1_o
    SLICE_X9Y38.CLK      Tas                   0.373   M_state_q_FSM_FFd1
                                                       myCounter/M_flipflop_q_1_rstpot
                                                       myCounter/M_flipflop_q_1
    -------------------------------------------------  ---------------------------
    Total                                      2.604ns (1.062ns logic, 1.542ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  17.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCounter/M_flipflop_q_1 (FF)
  Destination:          myCounter/M_flipflop_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.509ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.322 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myCounter/M_flipflop_q_1 to myCounter/M_flipflop_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.BQ       Tcko                  0.430   M_state_q_FSM_FFd1
                                                       myCounter/M_flipflop_q_1
    SLICE_X8Y38.B1       net (fanout=1)        0.721   myCounter/M_flipflop_q[1]
    SLICE_X8Y38.COUT     Topcyb                0.483   myCounter/M_flipflop_q[3]
                                                       myCounter/M_flipflop_q[1]_rt
                                                       myCounter/Mcount_M_flipflop_q_cy<3>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   myCounter/Mcount_M_flipflop_q_cy[3]
    SLICE_X8Y39.COUT     Tbyp                  0.093   myCounter/M_flipflop_q[7]
                                                       myCounter/Mcount_M_flipflop_q_cy<7>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   myCounter/Mcount_M_flipflop_q_cy[7]
    SLICE_X8Y40.COUT     Tbyp                  0.093   myCounter/M_flipflop_q[11]
                                                       myCounter/Mcount_M_flipflop_q_cy<11>
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   myCounter/Mcount_M_flipflop_q_cy[11]
    SLICE_X8Y41.COUT     Tbyp                  0.093   myCounter/M_flipflop_q[15]
                                                       myCounter/Mcount_M_flipflop_q_cy<15>
    SLICE_X8Y42.CIN      net (fanout=1)        0.003   myCounter/Mcount_M_flipflop_q_cy[15]
    SLICE_X8Y42.COUT     Tbyp                  0.093   myCounter/M_flipflop_q[19]
                                                       myCounter/Mcount_M_flipflop_q_cy<19>
    SLICE_X8Y43.CIN      net (fanout=1)        0.003   myCounter/Mcount_M_flipflop_q_cy[19]
    SLICE_X8Y43.COUT     Tbyp                  0.093   myCounter/M_flipflop_q[23]
                                                       myCounter/Mcount_M_flipflop_q_cy<23>
    SLICE_X8Y44.CIN      net (fanout=1)        0.003   myCounter/Mcount_M_flipflop_q_cy[23]
    SLICE_X8Y44.CLK      Tcinck                0.313   M_myCounter_out[1]
                                                       myCounter/Mcount_M_flipflop_q_cy<27>
                                                       myCounter/M_flipflop_q_27
    -------------------------------------------------  ---------------------------
    Total                                      2.509ns (1.691ns logic, 0.818ns route)
                                                       (67.4% logic, 32.6% route)

--------------------------------------------------------------------------------
Slack:                  17.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCounter/M_flipflop_q_1 (FF)
  Destination:          myCounter/M_flipflop_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.505ns (Levels of Logic = 8)
  Clock Path Skew:      -0.008ns (0.324 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myCounter/M_flipflop_q_1 to myCounter/M_flipflop_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.BQ       Tcko                  0.430   M_state_q_FSM_FFd1
                                                       myCounter/M_flipflop_q_1
    SLICE_X8Y38.B1       net (fanout=1)        0.721   myCounter/M_flipflop_q[1]
    SLICE_X8Y38.COUT     Topcyb                0.483   myCounter/M_flipflop_q[3]
                                                       myCounter/M_flipflop_q[1]_rt
                                                       myCounter/Mcount_M_flipflop_q_cy<3>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   myCounter/Mcount_M_flipflop_q_cy[3]
    SLICE_X8Y39.COUT     Tbyp                  0.093   myCounter/M_flipflop_q[7]
                                                       myCounter/Mcount_M_flipflop_q_cy<7>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   myCounter/Mcount_M_flipflop_q_cy[7]
    SLICE_X8Y40.COUT     Tbyp                  0.093   myCounter/M_flipflop_q[11]
                                                       myCounter/Mcount_M_flipflop_q_cy<11>
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   myCounter/Mcount_M_flipflop_q_cy[11]
    SLICE_X8Y41.COUT     Tbyp                  0.093   myCounter/M_flipflop_q[15]
                                                       myCounter/Mcount_M_flipflop_q_cy<15>
    SLICE_X8Y42.CIN      net (fanout=1)        0.003   myCounter/Mcount_M_flipflop_q_cy[15]
    SLICE_X8Y42.COUT     Tbyp                  0.093   myCounter/M_flipflop_q[19]
                                                       myCounter/Mcount_M_flipflop_q_cy<19>
    SLICE_X8Y43.CIN      net (fanout=1)        0.003   myCounter/Mcount_M_flipflop_q_cy[19]
    SLICE_X8Y43.COUT     Tbyp                  0.093   myCounter/M_flipflop_q[23]
                                                       myCounter/Mcount_M_flipflop_q_cy<23>
    SLICE_X8Y44.CIN      net (fanout=1)        0.003   myCounter/Mcount_M_flipflop_q_cy[23]
    SLICE_X8Y44.COUT     Tbyp                  0.093   M_myCounter_out[1]
                                                       myCounter/Mcount_M_flipflop_q_cy<27>
    SLICE_X8Y45.CIN      net (fanout=1)        0.003   myCounter/Mcount_M_flipflop_q_cy[27]
    SLICE_X8Y45.CLK      Tcinck                0.213   M_myCounter_out[2]
                                                       myCounter/Mcount_M_flipflop_q_xor<28>
                                                       myCounter/M_flipflop_q_28
    -------------------------------------------------  ---------------------------
    Total                                      2.505ns (1.684ns logic, 0.821ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/M_flipflop_q[3]/CLK
  Logical resource: myCounter/M_flipflop_q_2/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/M_flipflop_q[3]/CLK
  Logical resource: myCounter/M_flipflop_q_3/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/M_flipflop_q[7]/CLK
  Logical resource: myCounter/M_flipflop_q_4/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/M_flipflop_q[7]/CLK
  Logical resource: myCounter/M_flipflop_q_5/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/M_flipflop_q[7]/CLK
  Logical resource: myCounter/M_flipflop_q_6/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/M_flipflop_q[7]/CLK
  Logical resource: myCounter/M_flipflop_q_7/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/M_flipflop_q[11]/CLK
  Logical resource: myCounter/M_flipflop_q_8/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/M_flipflop_q[11]/CLK
  Logical resource: myCounter/M_flipflop_q_9/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/M_flipflop_q[11]/CLK
  Logical resource: myCounter/M_flipflop_q_10/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/M_flipflop_q[11]/CLK
  Logical resource: myCounter/M_flipflop_q_11/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/M_flipflop_q[15]/CLK
  Logical resource: myCounter/M_flipflop_q_12/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/M_flipflop_q[15]/CLK
  Logical resource: myCounter/M_flipflop_q_13/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/M_flipflop_q[15]/CLK
  Logical resource: myCounter/M_flipflop_q_14/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/M_flipflop_q[15]/CLK
  Logical resource: myCounter/M_flipflop_q_15/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/M_flipflop_q[19]/CLK
  Logical resource: myCounter/M_flipflop_q_16/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/M_flipflop_q[19]/CLK
  Logical resource: myCounter/M_flipflop_q_17/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/M_flipflop_q[19]/CLK
  Logical resource: myCounter/M_flipflop_q_18/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/M_flipflop_q[19]/CLK
  Logical resource: myCounter/M_flipflop_q_19/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/M_flipflop_q[23]/CLK
  Logical resource: myCounter/M_flipflop_q_20/CK
  Location pin: SLICE_X8Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/M_flipflop_q[23]/CLK
  Logical resource: myCounter/M_flipflop_q_21/CK
  Location pin: SLICE_X8Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/M_flipflop_q[23]/CLK
  Logical resource: myCounter/M_flipflop_q_22/CK
  Location pin: SLICE_X8Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/M_flipflop_q[23]/CLK
  Logical resource: myCounter/M_flipflop_q_23/CK
  Location pin: SLICE_X8Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myCounter_out[1]/CLK
  Logical resource: myCounter/M_flipflop_q_24/CK
  Location pin: SLICE_X8Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myCounter_out[1]/CLK
  Logical resource: myCounter/M_flipflop_q_25/CK
  Location pin: SLICE_X8Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myCounter_out[1]/CLK
  Logical resource: myCounter/M_flipflop_q_26/CK
  Location pin: SLICE_X8Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myCounter_out[1]/CLK
  Logical resource: myCounter/M_flipflop_q_27/CK
  Location pin: SLICE_X8Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myCounter_out[2]/CLK
  Logical resource: myCounter/M_flipflop_q_28/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X6Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X6Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.367|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 469 paths, 0 nets, and 66 connections

Design statistics:
   Minimum period:   3.367ns{1}   (Maximum frequency: 297.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct  9 21:19:34 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



