INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/zichen/CO/Lab1/testbench/tb_reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_reg_file
