#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Nov  8 17:47:48 2018
# Process ID: 2840
# Current directory: D:/verilog/hardware_exp/lab4/fpga/lab4_fpga/lab4_fpga.runs/synth_1
# Command line: vivado.exe -log fpga.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga.tcl
# Log file: D:/verilog/hardware_exp/lab4/fpga/lab4_fpga/lab4_fpga.runs/synth_1/fpga.vds
# Journal file: D:/verilog/hardware_exp/lab4/fpga/lab4_fpga/lab4_fpga.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source fpga.tcl -notrace
Command: synth_design -top fpga -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6004 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 355.141 ; gain = 98.781
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpga' [D:/verilog/hardware_exp/lab4/Lab4_TeamX_Stopwatch_fpga.v:3]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [D:/verilog/hardware_exp/lab4/Lab4_TeamX_Stopwatch_fpga.v:236]
	Parameter N bound to: 10000000 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element counter_n_reg was removed.  [D:/verilog/hardware_exp/lab4/Lab4_TeamX_Stopwatch_fpga.v:269]
WARNING: [Synth 8-6014] Unused sequential element clk_n_reg was removed.  [D:/verilog/hardware_exp/lab4/Lab4_TeamX_Stopwatch_fpga.v:279]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [D:/verilog/hardware_exp/lab4/Lab4_TeamX_Stopwatch_fpga.v:236]
INFO: [Synth 8-6157] synthesizing module 'clock_divider__parameterized0' [D:/verilog/hardware_exp/lab4/Lab4_TeamX_Stopwatch_fpga.v:236]
	Parameter N bound to: 32768 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element counter_n_reg was removed.  [D:/verilog/hardware_exp/lab4/Lab4_TeamX_Stopwatch_fpga.v:269]
WARNING: [Synth 8-6014] Unused sequential element clk_n_reg was removed.  [D:/verilog/hardware_exp/lab4/Lab4_TeamX_Stopwatch_fpga.v:279]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider__parameterized0' (1#1) [D:/verilog/hardware_exp/lab4/Lab4_TeamX_Stopwatch_fpga.v:236]
INFO: [Synth 8-6157] synthesizing module 'debounce' [D:/verilog/hardware_exp/lab4/Lab4_TeamX_Stopwatch_fpga.v:207]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (2#1) [D:/verilog/hardware_exp/lab4/Lab4_TeamX_Stopwatch_fpga.v:207]
INFO: [Synth 8-6157] synthesizing module 'onepulse' [D:/verilog/hardware_exp/lab4/Lab4_TeamX_Stopwatch_fpga.v:222]
INFO: [Synth 8-6155] done synthesizing module 'onepulse' (3#1) [D:/verilog/hardware_exp/lab4/Lab4_TeamX_Stopwatch_fpga.v:222]
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/verilog/hardware_exp/lab4/Lab4_TeamX_Stopwatch_fpga.v:288]
	Parameter wait_state bound to: 2'b00 
	Parameter reset_state bound to: 2'b01 
	Parameter counting_state bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [D:/verilog/hardware_exp/lab4/Lab4_TeamX_Stopwatch_fpga.v:319]
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [D:/verilog/hardware_exp/lab4/Lab4_TeamX_Stopwatch_fpga.v:288]
INFO: [Synth 8-6155] done synthesizing module 'fpga' (5#1) [D:/verilog/hardware_exp/lab4/Lab4_TeamX_Stopwatch_fpga.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 410.188 ; gain = 153.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 410.188 ; gain = 153.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 410.188 ; gain = 153.828
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/verilog/hardware_exp/lab4/fpga/lab4_fpga/lab4_fpga.srcs/constrs_1/new/LAB4_FPGA.xdc]
Finished Parsing XDC File [D:/verilog/hardware_exp/lab4/fpga/lab4_fpga/lab4_fpga.srcs/constrs_1/new/LAB4_FPGA.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/verilog/hardware_exp/lab4/fpga/lab4_fpga/lab4_fpga.srcs/constrs_1/new/LAB4_FPGA.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 706.660 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 706.660 ; gain = 450.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 706.660 ; gain = 450.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 706.660 ; gain = 450.301
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "pb_debounced" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'counter'
INFO: [Synth 8-5544] ROM "next_minute" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_minute" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_minute" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_minute" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'sel_reg' in module 'fpga'
WARNING: [Synth 8-327] inferring latch for variable 'next_minute_reg' [D:/verilog/hardware_exp/lab4/Lab4_TeamX_Stopwatch_fpga.v:324]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [D:/verilog/hardware_exp/lab4/Lab4_TeamX_Stopwatch_fpga.v:327]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/verilog/hardware_exp/lab4/Lab4_TeamX_Stopwatch_fpga.v:327]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_state |                               00 |                               01
              wait_state |                               01 |                               00
          counting_state |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'counter'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [D:/verilog/hardware_exp/lab4/Lab4_TeamX_Stopwatch_fpga.v:327]
WARNING: [Synth 8-327] inferring latch for variable 'next_second_reg' [D:/verilog/hardware_exp/lab4/Lab4_TeamX_Stopwatch_fpga.v:326]
WARNING: [Synth 8-327] inferring latch for variable 'next_float_second_reg' [D:/verilog/hardware_exp/lab4/Lab4_TeamX_Stopwatch_fpga.v:325]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE2 |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sel_reg' using encoding 'sequential' in module 'fpga'
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [D:/verilog/hardware_exp/lab4/Lab4_TeamX_Stopwatch_fpga.v:79]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 706.660 ; gain = 450.301
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance '_clk_counter' (clock_divider) to '_clk_onepulse'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               31 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	  10 Input      7 Bit        Muxes := 3     
	   6 Input      7 Bit        Muxes := 2     
	  11 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fpga 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      7 Bit        Muxes := 3     
	   6 Input      7 Bit        Muxes := 2     
	  11 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module clock_divider__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module onepulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "dot0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "O20" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 706.660 ; gain = 450.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 735.719 ; gain = 479.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 736.016 ; gain = 479.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 752.359 ; gain = 496.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 752.359 ; gain = 496.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 752.359 ; gain = 496.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 752.359 ; gain = 496.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 752.359 ; gain = 496.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 752.359 ; gain = 496.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 752.359 ; gain = 496.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     3|
|4     |LUT2   |    13|
|5     |LUT3   |     5|
|6     |LUT4   |    29|
|7     |LUT5   |    19|
|8     |LUT6   |    46|
|9     |MUXF7  |     3|
|10    |FDRE   |    94|
|11    |LD     |    16|
|12    |LDC    |     6|
|13    |LDP    |     1|
|14    |IBUF   |     3|
|15    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------------+------------------------------+------+
|      |Instance       |Module                        |Cells |
+------+---------------+------------------------------+------+
|1     |top            |                              |   267|
|2     |  _clk_counter |clock_divider                 |    56|
|3     |  _clk_display |clock_divider__parameterized0 |    51|
|4     |  c            |counter                       |   113|
|5     |  deb_reset    |debounce                      |     6|
|6     |  deb_start    |debounce_0                    |     6|
|7     |  one_reset    |onepulse                      |     2|
|8     |  one_start    |onepulse_1                    |     2|
+------+---------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 752.359 ; gain = 496.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 752.359 ; gain = 199.527
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 752.359 ; gain = 496.000
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  LD => LDCE: 16 instances
  LDC => LDCE: 6 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 753.977 ; gain = 510.719
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/verilog/hardware_exp/lab4/fpga/lab4_fpga/lab4_fpga.runs/synth_1/fpga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fpga_utilization_synth.rpt -pb fpga_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 753.977 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov  8 17:48:20 2018...
