# Put all sizes in bytes and times in cycles

Cache Line Size:
L1: 64
L2: 64
L3: 64

Total Size:
L1: 32KB
L2: 256KB
L3: 8MB

Number of Ways:
L1: 8
L2: 8
L3: 16

Number of Sets:
L1: 64
L2: 512
L3: 8192

Latency:
L1: 4 cycles
L2: 12 cycles
L3: 30 cycles(avg, depends on the slice accessed)

Latency sources: 
https://uops.info/cache.html
https://www.7-cpu.com/cpu/IvyBridge.html
