

================================================================
== Synthesis Summary Report of 'zadoff_chu_generator_hls'
================================================================
+ General Information: 
    * Date:           Sat Jul  1 12:56:00 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        project_39
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----------+------------+-----------+-----+
    |                        Modules                       | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |          |            |           |     |
    |                        & Loops                       | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |    LUT    | URAM|
    +------------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----------+------------+-----------+-----+
    |+ zadoff_chu_generator_hls                            |     -|  0.26|        -|        -|         -|        -|     -|        no|     -|   57 (3%)|   4732 (1%)|  6133 (2%)|    -|
    | + zadoff_chu_generator_hls_Pipeline_VITIS_LOOP_12_1  |     -|  0.26|        -|        -|         -|        -|     -|        no|     -|   57 (3%)|  4596 (~0%)|  6079 (2%)|    -|
    |  o VITIS_LOOP_12_1                                   |     -|  7.30|        -|        -|        53|        1|     -|       yes|     -|         -|           -|          -|    -|
    |   + sin_or_cos_float_s                               |     -|  0.63|       10|  100.000|         -|        1|     -|       yes|     -|  12 (~0%)|  1541 (~0%)|  2649 (1%)|    -|
    |   + sin_or_cos_float_s                               |     -|  0.63|       10|  100.000|         -|        1|     -|       yes|     -|  12 (~0%)|  1541 (~0%)|  2649 (1%)|    -|
    +------------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----------+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+------------+---------------+-------+--------+--------+
| Interface  | Register Mode | TDATA | TREADY | TVALID |
+------------+---------------+-------+--------+--------+
| out_stream | off           | 64    | 1      | 1      |
| tlast      | off           | 8     | 1      | 1      |
+------------+---------------+-------+--------+--------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| length_r  | ap_none | 32       |
| u         | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+---------------------------------+
| Argument   | Direction | Datatype                        |
+------------+-----------+---------------------------------+
| out_stream | out       | stream<std::complex<float>, 0>& |
| length     | in        | int                             |
| u          | in        | int                             |
| tlast      | out       | stream<bool, 0>&                |
+------------+-----------+---------------------------------+

* SW-to-HW Mapping
+------------+--------------+-----------+
| Argument   | HW Interface | HW Type   |
+------------+--------------+-----------+
| out_stream | out_stream   | interface |
| length     | length_r     | port      |
| u          | u            | port      |
| tlast      | tlast        | interface |
+------------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------+-----+--------+-------------+------+--------+---------+
| Name                                                   | DSP | Pragma | Variable    | Op   | Impl   | Latency |
+--------------------------------------------------------+-----+--------+-------------+------+--------+---------+
| + zadoff_chu_generator_hls                             | 57  |        |             |      |        |         |
|  + zadoff_chu_generator_hls_Pipeline_VITIS_LOOP_12_1   | 57  |        |             |      |        |         |
|    m_2_fu_162_p2                                       | -   |        | m_2         | add  | fabric | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U24                   | 11  |        | mul         | dmul | maxdsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U25                   | 11  |        | mul2        | dmul | maxdsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U26                   | 11  |        | mul4        | dmul | maxdsp | 4       |
|    ddiv_64ns_64ns_64_22_no_dsp_1_U27                   | -   |        | div         | ddiv | fabric | 21      |
|   + sin_or_cos_float_s (grp_sin_or_cos_float_s_fu_85)  | 12  |        |             |      |        |         |
|     Ex_V_fu_455_p2                                     | -   |        | Ex_V        | add  | fabric | 0       |
|     add_ln214_fu_276_p2                                | -   |        | add_ln214   | add  | fabric | 0       |
|     mul_80s_24ns_80_1_1_U1                             | 5   |        | ret_V       | mul  | auto   | 0       |
|     Mx_bits_V_1_fu_389_p2                              | -   |        | Mx_bits_V_1 | sub  | fabric | 0       |
|     Ex_V_3_fu_494_p2                                   | -   |        | Ex_V_3      | sub  | fabric | 0       |
|     sub_ln1512_fu_512_p2                               | -   |        | sub_ln1512  | sub  | fabric | 0       |
|     mul_mul_15ns_15ns_30_4_1_U7                        | 1   |        | r_V         | mul  | dsp48  | 3       |
|     mul_23s_22ns_45_1_1_U5                             | 2   |        | r_V_2       | mul  | auto   | 0       |
|     mul_mul_15ns_15s_30_4_1_U8                         | 1   |        | r_V_4       | mul  | dsp48  | 3       |
|     mul_30s_29ns_58_1_1_U6                             | 3   |        | r_V_6       | mul  | auto   | 0       |
|     add_ln319_fu_980_p2                                | -   |        | add_ln319   | add  | fabric | 0       |
|     add_ln329_fu_1004_p2                               | -   |        | add_ln329   | add  | fabric | 0       |
|     newexp_fu_1014_p2                                  | -   |        | newexp      | sub  | fabric | 0       |
|   + sin_or_cos_float_s (grp_sin_or_cos_float_s_fu_100) | 12  |        |             |      |        |         |
|     Ex_V_fu_455_p2                                     | -   |        | Ex_V        | add  | fabric | 0       |
|     add_ln214_fu_276_p2                                | -   |        | add_ln214   | add  | fabric | 0       |
|     mul_80s_24ns_80_1_1_U1                             | 5   |        | ret_V       | mul  | auto   | 0       |
|     Mx_bits_V_1_fu_389_p2                              | -   |        | Mx_bits_V_1 | sub  | fabric | 0       |
|     Ex_V_3_fu_494_p2                                   | -   |        | Ex_V_3      | sub  | fabric | 0       |
|     sub_ln1512_fu_512_p2                               | -   |        | sub_ln1512  | sub  | fabric | 0       |
|     mul_mul_15ns_15ns_30_4_1_U7                        | 1   |        | r_V         | mul  | dsp48  | 3       |
|     mul_23s_22ns_45_1_1_U5                             | 2   |        | r_V_2       | mul  | auto   | 0       |
|     mul_mul_15ns_15s_30_4_1_U8                         | 1   |        | r_V_4       | mul  | dsp48  | 3       |
|     mul_30s_29ns_58_1_1_U6                             | 3   |        | r_V_6       | mul  | auto   | 0       |
|     add_ln319_fu_980_p2                                | -   |        | add_ln319   | add  | fabric | 0       |
|     add_ln329_fu_1004_p2                               | -   |        | add_ln329   | add  | fabric | 0       |
|     newexp_fu_1014_p2                                  | -   |        | newexp      | sub  | fabric | 0       |
+--------------------------------------------------------+-----+--------+-------------+------+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------------------------------------------------+------+------+--------+---------------------------------+---------+--------+---------+
| Name                                                   | BRAM | URAM | Pragma | Variable                        | Storage | Impl   | Latency |
+--------------------------------------------------------+------+------+--------+---------------------------------+---------+--------+---------+
| + zadoff_chu_generator_hls                             | 0    | 0    |        |                                 |         |        |         |
|  + zadoff_chu_generator_hls_Pipeline_VITIS_LOOP_12_1   | 0    | 0    |        |                                 |         |        |         |
|   + sin_or_cos_float_s (grp_sin_or_cos_float_s_fu_85)  | 0    | 0    |        |                                 |         |        |         |
|     ref_4oPi_table_100_V_U                             | -    | -    | pragma | ref_4oPi_table_100_V            | rom_1p  | lutram | 1       |
|     second_order_float_sin_cos_K0_V_U                  | -    | -    | pragma | second_order_float_sin_cos_K0_V | rom_1p  | lutram | 1       |
|     second_order_float_sin_cos_K1_V_U                  | -    | -    | pragma | second_order_float_sin_cos_K1_V | rom_1p  | lutram | 1       |
|     second_order_float_sin_cos_K2_V_U                  | -    | -    | pragma | second_order_float_sin_cos_K2_V | rom_1p  | lutram | 1       |
|   + sin_or_cos_float_s (grp_sin_or_cos_float_s_fu_100) | 0    | 0    |        |                                 |         |        |         |
|     ref_4oPi_table_100_V_U                             | -    | -    | pragma | ref_4oPi_table_100_V            | rom_1p  | lutram | 1       |
|     second_order_float_sin_cos_K0_V_U                  | -    | -    | pragma | second_order_float_sin_cos_K0_V | rom_1p  | lutram | 1       |
|     second_order_float_sin_cos_K1_V_U                  | -    | -    | pragma | second_order_float_sin_cos_K1_V | rom_1p  | lutram | 1       |
|     second_order_float_sin_cos_K2_V_U                  | -    | -    | pragma | second_order_float_sin_cos_K2_V | rom_1p  | lutram | 1       |
+--------------------------------------------------------+------+------+--------+---------------------------------+---------+--------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------------------------------------+--------------------------------------------------------------------------+
| Type      | Options                                     | Location                                                                 |
+-----------+---------------------------------------------+--------------------------------------------------------------------------+
| interface | mode=axis register_mode=off port=tlast      | project_39/Sources/zff_chu.cpp:8 in zadoff_chu_generator_hls, tlast      |
| interface | mode=axis register_mode=off port=out_stream | project_39/Sources/zff_chu.cpp:9 in zadoff_chu_generator_hls, out_stream |
| pipeline  | II=1                                        | project_39/Sources/zff_chu.cpp:13 in zadoff_chu_generator_hls            |
+-----------+---------------------------------------------+--------------------------------------------------------------------------+


