1)
Alec Foster		sirslush
Antonio Cervantes 	antonioc1
Colter Ogden		jcogden

2)
All in ECE474

3)
Program takes in 4 arguments from command line (hlsyn cFile latency verilogFile)
it then takes the cFile input and sorts/schedules the given equations using the List-R algorithm to create a high level state machine enacted in the Verilog programming language. 

4)