Source Block: hdl/library/common/up_gt.v@727:768@HdlStmProcess
    end
  end

  // drp mux

  always @(negedge up_rstn or posedge up_clk) begin
    if (up_rstn == 1'b0) begin
      up_drp_sel <= 'd0;
      up_drp_wr <= 'd0;
      up_drp_addr <= 'd0;
      up_drp_wdata <= 'd0;
      up_es_drp_rdata <= 'd0;
      up_es_drp_ready <= 'd0;
      up_drp_rdata_int <= 'd0;
      up_drp_ready_int <= 'd0;
    end else begin
      if (up_es_status == 1'b1) begin
        up_drp_sel <= up_es_drp_sel;
        up_drp_wr <= up_es_drp_wr;
        up_drp_addr <= up_es_drp_addr;
        up_drp_wdata <= up_es_drp_wdata;
        up_es_drp_rdata <= up_drp_rdata;
        up_es_drp_ready <= up_drp_ready;
        up_drp_rdata_int <= 16'd0;
        up_drp_ready_int <= 1'd0;
      end else begin
        up_drp_sel <= up_drp_sel_int;
        up_drp_wr <= up_drp_wr_int;
        up_drp_addr <= up_drp_addr_int;
        up_drp_wdata <= up_drp_wdata_int;
        up_es_drp_rdata <= 16'd0;
        up_es_drp_ready <= 1'd0;
        up_drp_rdata_int <= up_drp_rdata;
        up_drp_ready_int <= up_drp_ready;
      end
    end
  end

endmodule

// ***************************************************************************
// ***************************************************************************

Diff Content:
- 732   always @(negedge up_rstn or posedge up_clk) begin
- 733     if (up_rstn == 1'b0) begin
- 734       up_drp_sel <= 'd0;
- 735       up_drp_wr <= 'd0;
- 736       up_drp_addr <= 'd0;
- 737       up_drp_wdata <= 'd0;
- 738       up_es_drp_rdata <= 'd0;
- 739       up_es_drp_ready <= 'd0;
- 740       up_drp_rdata_int <= 'd0;
- 741       up_drp_ready_int <= 'd0;
- 742     end else begin
- 743       if (up_es_status == 1'b1) begin
- 744         up_drp_sel <= up_es_drp_sel;
- 745         up_drp_wr <= up_es_drp_wr;
- 746         up_drp_addr <= up_es_drp_addr;
- 747         up_drp_wdata <= up_es_drp_wdata;
- 748         up_es_drp_rdata <= up_drp_rdata;
- 749         up_es_drp_ready <= up_drp_ready;
- 750         up_drp_rdata_int <= 16'd0;
- 751         up_drp_ready_int <= 1'd0;
- 752       end else begin
- 753         up_drp_sel <= up_drp_sel_int;
- 754         up_drp_wr <= up_drp_wr_int;
- 755         up_drp_addr <= up_drp_addr_int;
- 756         up_drp_wdata <= up_drp_wdata_int;
- 757         up_es_drp_rdata <= 16'd0;
- 758         up_es_drp_ready <= 1'd0;
- 759         up_drp_rdata_int <= up_drp_rdata;
- 760         up_drp_ready_int <= up_drp_ready;
- 761       end
- 762     end
- 763   end

Clone Blocks:
