-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                oh1015@EEWS104A-005                                 
-- Generated date:              Thu Apr 28 18:38:39 +0100 2016                      

Solution Settings: cdt.v7
  Current state: extract
  Project: CDTNEW
  
  Design Input Files Specified
    $PROJECT_HOME/cdt.cpp
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /cdt/core                          40       1          1            0  1          
    Design Total:                      40       1          1            0  1          
    
  Bill Of Materials (Datapath)
    Component Name                          Area Score Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------------- ---------- ---------- ----- ---------- -----------
    [Lib: mgc_Altera-Cyclone-III-6_beh_psr]                                                    
    mgc_add(10,0,8,1,11)                        11.000     11.000 1.143          1           1 
    mgc_add(11,0,10,1,11)                       12.000     12.000 1.370          2           2 
    mgc_add(9,0,9,1,10)                         10.000     10.000 1.071          8           8 
    mgc_and(1,2)                                 0.730      0.730 0.263          0           4 
    mgc_mux(1,1,2)                               0.919      0.919 0.369          0           3 
    mgc_nand(1,2)                                0.730      0.730 0.268          0           1 
    mgc_nor(1,2)                                 0.730      0.730 0.263          0           5 
    mgc_nor(1,3)                                 1.054      1.054 0.416          0           1 
    mgc_not(1)                                   0.000      0.000 0.000          0           2 
    mgc_not(10)                                  0.000      0.000 0.000          0           2 
    mgc_not(8)                                   0.000      0.000 0.000          0           1 
    mgc_or(1,2)                                  0.730      0.730 0.268          0           5 
    mgc_reg_pos(1,1,0,0,0,0,0)                   0.000      0.000 0.000          0           5 
    [Lib: mgc_ioport]                                                                          
    mgc_in_wire(1,10)                            0.000      0.000 0.000          1           1 
    mgc_in_wire(2,10)                            0.000      0.000 0.000          1           1 
    mgc_in_wire(3,10)                            0.000      0.000 0.000          1           1 
    mgc_out_stdreg(4,10)                         0.000      0.000 0.000          1           1 
    mgc_out_stdreg(5,10)                         0.000      0.000 0.000          1           1 
    mgc_out_stdreg(6,10)                         0.000      0.000 0.000          1           1 
                                                                                               
    TOTAL AREA (After Assignment):             129.760    130.000                              
    
  Area Scores
                      Post-Scheduling  Post-DP & FSM Post-Assignment 
    ----------------- --------------- -------------- ---------------
    Total Area Score:    115.0          129.8           129.8        
    Total Reg:             0.0            0.0             0.0        
                                                                     
    DataPath:            115.0 (100%)   129.8 (100%)    129.8 (100%) 
      MUX:                 0.0            2.8   (2%)      2.8   (2%) 
      FUNC:              115.0 (100%)   115.0  (89%)    115.0  (89%) 
      LOGIC:               0.0           12.0   (9%)     12.0   (9%) 
      BUFFER:              0.0            0.0             0.0        
      MEM:                 0.0            0.0             0.0        
      ROM:                 0.0            0.0             0.0        
      REG:                 0.0            0.0             0.0        
                                                                     
    
    FSM:                   0.0            0.0             0.0        
      FSM-REG:             0.0            0.0             0.0        
      FSM-COMB:            0.0            0.0             0.0        
                                                                     
    
  Register-to-Variable Mappings
    Register                            Size(bits) Gated Register CG Opt Done Variables                                             
    ----------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    if#1:slc.svs                                 1                            if#1:slc.svs                                          
    if:slc.svs                                   1                            if:slc.svs                                            
    oelse:slc.svs                                1                            oelse:slc.svs                                         
    reg(B_OUT:rsc:mgc_out_stdreg.d).reg          1                            reg(B_OUT:rsc:mgc_out_stdreg.d).reg                   
    reg(R_OUT:rsc:mgc_out_stdreg.d).reg          1                            reg(R_OUT:rsc:mgc_out_stdreg.d).reg                   
                                                                                                                                    
    Total:                                       5              0           0 (Total Gating Ratio: 0.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  2.685545
      Slack:      17.314455
      
      Path                                         Startpoint                      Endpoint                                 Delay  Slack   
      -------------------------------------------- ------------------------------- ---------------------------------------- ------ -------
      1                                            cdt:core/V_IN:rsc:mgc_in_wire.d cdt:core/reg(B_OUT:rsc:mgc_out_stdreg.d) 2.6855 17.3145 
                                                                                                                                           
        Instance                                   Component                                                                Delta  Delay   
        --------                                   ---------                                                                -----  -----   
        cdt:core/V_IN:rsc:mgc_in_wire.d                                                                                     0.0000 0.0000  
        cdt:core/aif#5:not                         mgc_not_10                                                               0.0000 0.0000  
        cdt:core/aif#5:not.itm                                                                                              0.0000 0.0000  
        cdt:core/conc#9                                                                                                     0.0000 0.0000  
        cdt:core/conc#9.itm                                                                                                 0.0000 0.0000  
        cdt:core/aif#5:acc                         mgc_add_11_0_10_1_11                                                     1.3701 1.3701  
        cdt:core/aif#5:acc.itm                                                                                              0.0000 1.3701  
        cdt:core/aif#5:slc#1                                                                                                0.0000 1.3701  
        cdt:core/aif#5:slc#1.itm                                                                                            0.0000 1.3701  
        cdt:core/not#2                             mgc_not_1                                                                0.0000 1.3701  
        cdt:core/not#2.itm                                                                                                  0.0000 1.3701  
        cdt:core/or#2                              mgc_or_1_2                                                               0.2679 1.6380  
        cdt:core/or#2.itm                                                                                                   0.0000 1.6380  
        cdt:core/and#4                             mgc_and_1_2                                                              0.2625 1.9005  
        cdt:core/and#4.itm                                                                                                  0.0000 1.9005  
        cdt:core/mux#2                             mgc_mux_1_1_2                                                            0.3690 2.2695  
        cdt:core/if#1:slc.svs:mx0                                                                                           0.0000 2.2695  
        cdt:core/nor#1                             mgc_nor_1_3                                                              0.4161 2.6855  
        cdt:core/nor#1.itm                                                                                                  0.0000 2.6855  
        cdt:core/reg(B_OUT:rsc:mgc_out_stdreg.d)   mgc_reg_pos_1_1_0_0_0_0_0                                                0.0000 2.6855  
                                                                                                                                           
      2                                            cdt:core/S_IN:rsc:mgc_in_wire.d cdt:core/reg(R_OUT:rsc:mgc_out_stdreg.d) 2.5723 17.4277 
                                                                                                                                           
        Instance                                   Component                                                                Delta  Delay   
        --------                                   ---------                                                                -----  -----   
        cdt:core/S_IN:rsc:mgc_in_wire.d                                                                                     0.0000 0.0000  
        cdt:core/oelse:acc                         mgc_add_10_0_8_1_11                                                      1.1425 1.1425  
        cdt:core/oelse:acc.itm                                                                                              0.0000 1.1425  
        cdt:core/oelse:slc#1                                                                                                0.0000 1.1425  
        cdt:core/oelse:slc#1.itm                                                                                            0.0000 1.1425  
        cdt:core/or                                mgc_or_1_2                                                               0.2679 1.4104  
        cdt:core/or.itm                                                                                                     0.0000 1.4104  
        cdt:core/and#2                             mgc_and_1_2                                                              0.2625 1.6729  
        cdt:core/and#2.itm                                                                                                  0.0000 1.6729  
        cdt:core/mux                               mgc_mux_1_1_2                                                            0.3690 2.0419  
        cdt:core/if:slc.svs:mx0                                                                                             0.0000 2.0419  
        cdt:core/if:if:nand                        mgc_nand_1_2                                                             0.2679 2.3098  
        cdt:core/if:if:nand.itm                                                                                             0.0000 2.3098  
        cdt:core/and                               mgc_and_1_2                                                              0.2625 2.5723  
        cdt:core/and.itm                                                                                                    0.0000 2.5723  
        cdt:core/reg(R_OUT:rsc:mgc_out_stdreg.d)   mgc_reg_pos_1_1_0_0_0_0_0                                                0.0000 2.5723  
                                                                                                                                           
      3                                            cdt:core/V_IN:rsc:mgc_in_wire.d cdt:core/reg(R_OUT:rsc:mgc_out_stdreg.d) 2.5004 17.4996 
                                                                                                                                           
        Instance                                   Component                                                                Delta  Delay   
        --------                                   ---------                                                                -----  -----   
        cdt:core/V_IN:rsc:mgc_in_wire.d                                                                                     0.0000 0.0000  
        cdt:core/slc(V_IN:rsc:mgc_in_wire.d)                                                                                0.0000 0.0000  
        cdt:core/slc(V_IN:rsc:mgc_in_wire.d).itm                                                                            0.0000 0.0000  
        cdt:core/if:acc#1                          mgc_add_9_0_9_1_10                                                       1.0706 1.0706  
        cdt:core/if:acc#1.itm                                                                                               0.0000 1.0706  
        cdt:core/if:slc#2                                                                                                   0.0000 1.0706  
        cdt:core/if:slc#2.itm                                                                                               0.0000 1.0706  
        cdt:core/or#1                              mgc_or_1_2                                                               0.2679 1.3385  
        cdt:core/or#1.itm                                                                                                   0.0000 1.3385  
        cdt:core/and#2                             mgc_and_1_2                                                              0.2625 1.6010  
        cdt:core/and#2.itm                                                                                                  0.0000 1.6010  
        cdt:core/mux                               mgc_mux_1_1_2                                                            0.3690 1.9700  
        cdt:core/if:slc.svs:mx0                                                                                             0.0000 1.9700  
        cdt:core/if:if:nand                        mgc_nand_1_2                                                             0.2679 2.2379  
        cdt:core/if:if:nand.itm                                                                                             0.0000 2.2379  
        cdt:core/and                               mgc_and_1_2                                                              0.2625 2.5004  
        cdt:core/and.itm                                                                                                    0.0000 2.5004  
        cdt:core/reg(R_OUT:rsc:mgc_out_stdreg.d)   mgc_reg_pos_1_1_0_0_0_0_0                                                0.0000 2.5004  
                                                                                                                                           
      4                                            cdt:core/V_IN:rsc:mgc_in_wire.d cdt:core/reg(R_OUT:rsc:mgc_out_stdreg.d) 2.5004 17.4996 
                                                                                                                                           
        Instance                                   Component                                                                Delta  Delay   
        --------                                   ---------                                                                -----  -----   
        cdt:core/V_IN:rsc:mgc_in_wire.d                                                                                     0.0000 0.0000  
        cdt:core/slc(V_IN:rsc:mgc_in_wire.d)#1                                                                              0.0000 0.0000  
        cdt:core/slc(V_IN:rsc:mgc_in_wire.d)#1.itm                                                                          0.0000 0.0000  
        cdt:core/oelse:acc#1                       mgc_add_9_0_9_1_10                                                       1.0706 1.0706  
        cdt:core/oelse:acc#1.itm                                                                                            0.0000 1.0706  
        cdt:core/oelse:aif:slc#1                                                                                            0.0000 1.0706  
        cdt:core/oelse:aif:slc#1.itm                                                                                        0.0000 1.0706  
        cdt:core/or                                mgc_or_1_2                                                               0.2679 1.3385  
        cdt:core/or.itm                                                                                                     0.0000 1.3385  
        cdt:core/and#2                             mgc_and_1_2                                                              0.2625 1.6010  
        cdt:core/and#2.itm                                                                                                  0.0000 1.6010  
        cdt:core/mux                               mgc_mux_1_1_2                                                            0.3690 1.9700  
        cdt:core/if:slc.svs:mx0                                                                                             0.0000 1.9700  
        cdt:core/if:if:nand                        mgc_nand_1_2                                                             0.2679 2.2379  
        cdt:core/if:if:nand.itm                                                                                             0.0000 2.2379  
        cdt:core/and                               mgc_and_1_2                                                              0.2625 2.5004  
        cdt:core/and.itm                                                                                                    0.0000 2.5004  
        cdt:core/reg(R_OUT:rsc:mgc_out_stdreg.d)   mgc_reg_pos_1_1_0_0_0_0_0                                                0.0000 2.5004  
                                                                                                                                           
      5                                            cdt:core/S_IN:rsc:mgc_in_wire.d cdt:core/reg(R_OUT:rsc:mgc_out_stdreg.d) 2.5004 17.4996 
                                                                                                                                           
        Instance                                   Component                                                                Delta  Delay   
        --------                                   ---------                                                                -----  -----   
        cdt:core/S_IN:rsc:mgc_in_wire.d                                                                                     0.0000 0.0000  
        cdt:core/slc(S_IN:rsc:mgc_in_wire.d)#1                                                                              0.0000 0.0000  
        cdt:core/slc(S_IN:rsc:mgc_in_wire.d)#1.itm                                                                          0.0000 0.0000  
        cdt:core/if:acc#2                          mgc_add_9_0_9_1_10                                                       1.0706 1.0706  
        cdt:core/if:acc#2.itm                                                                                               0.0000 1.0706  
        cdt:core/aif:slc#1                                                                                                  0.0000 1.0706  
        cdt:core/aif:slc#1.itm                                                                                              0.0000 1.0706  
        cdt:core/or#1                              mgc_or_1_2                                                               0.2679 1.3385  
        cdt:core/or#1.itm                                                                                                   0.0000 1.3385  
        cdt:core/and#2                             mgc_and_1_2                                                              0.2625 1.6010  
        cdt:core/and#2.itm                                                                                                  0.0000 1.6010  
        cdt:core/mux                               mgc_mux_1_1_2                                                            0.3690 1.9700  
        cdt:core/if:slc.svs:mx0                                                                                             0.0000 1.9700  
        cdt:core/if:if:nand                        mgc_nand_1_2                                                             0.2679 2.2379  
        cdt:core/if:if:nand.itm                                                                                             0.0000 2.2379  
        cdt:core/and                               mgc_and_1_2                                                              0.2625 2.5004  
        cdt:core/and.itm                                                                                                    0.0000 2.5004  
        cdt:core/reg(R_OUT:rsc:mgc_out_stdreg.d)   mgc_reg_pos_1_1_0_0_0_0_0                                                0.0000 2.5004  
                                                                                                                                           
      6                                            cdt:core/V_IN:rsc:mgc_in_wire.d cdt:core/reg(R_OUT:rsc:mgc_out_stdreg.d) 2.4950 17.5050 
                                                                                                                                           
        Instance                                   Component                                                                Delta  Delay   
        --------                                   ---------                                                                -----  -----   
        cdt:core/V_IN:rsc:mgc_in_wire.d                                                                                     0.0000 0.0000  
        cdt:core/slc(V_IN:rsc:mgc_in_wire.d)                                                                                0.0000 0.0000  
        cdt:core/slc(V_IN:rsc:mgc_in_wire.d).itm                                                                            0.0000 0.0000  
        cdt:core/if:acc#1                          mgc_add_9_0_9_1_10                                                       1.0706 1.0706  
        cdt:core/if:acc#1.itm                                                                                               0.0000 1.0706  
        cdt:core/if:slc#4                                                                                                   0.0000 1.0706  
        cdt:core/if:slc#4.itm                                                                                               0.0000 1.0706  
        cdt:core/nor                               mgc_nor_1_2                                                              0.2625 1.3331  
        cdt:core/nor.itm                                                                                                    0.0000 1.3331  
        cdt:core/mux#1                             mgc_mux_1_1_2                                                            0.3690 1.7021  
        cdt:core/oelse:slc.svs:mx0                                                                                          0.0000 1.7021  
        cdt:core/oelse:nor                         mgc_nor_1_2                                                              0.2625 1.9646  
        cdt:core/oelse:nor.itm                                                                                              0.0000 1.9646  
        cdt:core/if:or                             mgc_or_1_2                                                               0.2679 2.2325  
        cdt:core/if:or.itm                                                                                                  0.0000 2.2325  
        cdt:core/and                               mgc_and_1_2                                                              0.2625 2.4950  
        cdt:core/and.itm                                                                                                    0.0000 2.4950  
        cdt:core/reg(R_OUT:rsc:mgc_out_stdreg.d)   mgc_reg_pos_1_1_0_0_0_0_0                                                0.0000 2.4950  
                                                                                                                                           
      7                                            cdt:core/S_IN:rsc:mgc_in_wire.d cdt:core/reg(R_OUT:rsc:mgc_out_stdreg.d) 2.4950 17.5050 
                                                                                                                                           
        Instance                                   Component                                                                Delta  Delay   
        --------                                   ---------                                                                -----  -----   
        cdt:core/S_IN:rsc:mgc_in_wire.d                                                                                     0.0000 0.0000  
        cdt:core/slc(S_IN:rsc:mgc_in_wire.d)#1                                                                              0.0000 0.0000  
        cdt:core/slc(S_IN:rsc:mgc_in_wire.d)#1.itm                                                                          0.0000 0.0000  
        cdt:core/if:acc#2                          mgc_add_9_0_9_1_10                                                       1.0706 1.0706  
        cdt:core/if:acc#2.itm                                                                                               0.0000 1.0706  
        cdt:core/aif:slc#2                                                                                                  0.0000 1.0706  
        cdt:core/aif:slc#2.itm                                                                                              0.0000 1.0706  
        cdt:core/nor                               mgc_nor_1_2                                                              0.2625 1.3331  
        cdt:core/nor.itm                                                                                                    0.0000 1.3331  
        cdt:core/mux#1                             mgc_mux_1_1_2                                                            0.3690 1.7021  
        cdt:core/oelse:slc.svs:mx0                                                                                          0.0000 1.7021  
        cdt:core/oelse:nor                         mgc_nor_1_2                                                              0.2625 1.9646  
        cdt:core/oelse:nor.itm                                                                                              0.0000 1.9646  
        cdt:core/if:or                             mgc_or_1_2                                                               0.2679 2.2325  
        cdt:core/if:or.itm                                                                                                  0.0000 2.2325  
        cdt:core/and                               mgc_and_1_2                                                              0.2625 2.4950  
        cdt:core/and.itm                                                                                                    0.0000 2.4950  
        cdt:core/reg(R_OUT:rsc:mgc_out_stdreg.d)   mgc_reg_pos_1_1_0_0_0_0_0                                                0.0000 2.4950  
                                                                                                                                           
      8                                            cdt:core/V_IN:rsc:mgc_in_wire.d cdt:core/reg(B_OUT:rsc:mgc_out_stdreg.d) 2.3860 17.6140 
                                                                                                                                           
        Instance                                   Component                                                                Delta  Delay   
        --------                                   ---------                                                                -----  -----   
        cdt:core/V_IN:rsc:mgc_in_wire.d                                                                                     0.0000 0.0000  
        cdt:core/slc(V_IN:rsc:mgc_in_wire.d)                                                                                0.0000 0.0000  
        cdt:core/slc(V_IN:rsc:mgc_in_wire.d).itm                                                                            0.0000 0.0000  
        cdt:core/if:acc#1                          mgc_add_9_0_9_1_10                                                       1.0706 1.0706  
        cdt:core/if:acc#1.itm                                                                                               0.0000 1.0706  
        cdt:core/if:slc#3                                                                                                   0.0000 1.0706  
        cdt:core/if:slc#3.itm                                                                                               0.0000 1.0706  
        cdt:core/or#3                              mgc_or_1_2                                                               0.2679 1.3385  
        cdt:core/or#3.itm                                                                                                   0.0000 1.3385  
        cdt:core/and#4                             mgc_and_1_2                                                              0.2625 1.6010  
        cdt:core/and#4.itm                                                                                                  0.0000 1.6010  
        cdt:core/mux#2                             mgc_mux_1_1_2                                                            0.3690 1.9700  
        cdt:core/if#1:slc.svs:mx0                                                                                           0.0000 1.9700  
        cdt:core/nor#1                             mgc_nor_1_3                                                              0.4161 2.3860  
        cdt:core/nor#1.itm                                                                                                  0.0000 2.3860  
        cdt:core/reg(B_OUT:rsc:mgc_out_stdreg.d)   mgc_reg_pos_1_1_0_0_0_0_0                                                0.0000 2.3860  
                                                                                                                                           
      9                                            cdt:core/S_IN:rsc:mgc_in_wire.d cdt:core/reg(B_OUT:rsc:mgc_out_stdreg.d) 2.3860 17.6140 
                                                                                                                                           
        Instance                                   Component                                                                Delta  Delay   
        --------                                   ---------                                                                -----  -----   
        cdt:core/S_IN:rsc:mgc_in_wire.d                                                                                     0.0000 0.0000  
        cdt:core/slc(S_IN:rsc:mgc_in_wire.d)                                                                                0.0000 0.0000  
        cdt:core/slc(S_IN:rsc:mgc_in_wire.d).itm                                                                            0.0000 0.0000  
        cdt:core/if#1:acc#1                        mgc_add_9_0_9_1_10                                                       1.0706 1.0706  
        cdt:core/if#1:acc#1.itm                                                                                             0.0000 1.0706  
        cdt:core/slc#2                                                                                                      0.0000 1.0706  
        cdt:core/slc#2.itm                                                                                                  0.0000 1.0706  
        cdt:core/or#2                              mgc_or_1_2                                                               0.2679 1.3385  
        cdt:core/or#2.itm                                                                                                   0.0000 1.3385  
        cdt:core/and#4                             mgc_and_1_2                                                              0.2625 1.6010  
        cdt:core/and#4.itm                                                                                                  0.0000 1.6010  
        cdt:core/mux#2                             mgc_mux_1_1_2                                                            0.3690 1.9700  
        cdt:core/if#1:slc.svs:mx0                                                                                           0.0000 1.9700  
        cdt:core/nor#1                             mgc_nor_1_3                                                              0.4161 2.3860  
        cdt:core/nor#1.itm                                                                                                  0.0000 2.3860  
        cdt:core/reg(B_OUT:rsc:mgc_out_stdreg.d)   mgc_reg_pos_1_1_0_0_0_0_0                                                0.0000 2.3860  
                                                                                                                                           
      10                                           cdt:core/S_IN:rsc:mgc_in_wire.d cdt:core/reg(B_OUT:rsc:mgc_out_stdreg.d) 2.3860 17.6140 
                                                                                                                                           
        Instance                                   Component                                                                Delta  Delay   
        --------                                   ---------                                                                -----  -----   
        cdt:core/S_IN:rsc:mgc_in_wire.d                                                                                     0.0000 0.0000  
        cdt:core/slc(S_IN:rsc:mgc_in_wire.d)#2                                                                              0.0000 0.0000  
        cdt:core/slc(S_IN:rsc:mgc_in_wire.d)#2.itm                                                                          0.0000 0.0000  
        cdt:core/oelse#1:acc                       mgc_add_9_0_9_1_10                                                       1.0706 1.0706  
        cdt:core/oelse#1:acc.itm                                                                                            0.0000 1.0706  
        cdt:core/oelse#1:aif:slc#1                                                                                          0.0000 1.0706  
        cdt:core/oelse#1:aif:slc#1.itm                                                                                      0.0000 1.0706  
        cdt:core/or#3                              mgc_or_1_2                                                               0.2679 1.3385  
        cdt:core/or#3.itm                                                                                                   0.0000 1.3385  
        cdt:core/and#4                             mgc_and_1_2                                                              0.2625 1.6010  
        cdt:core/and#4.itm                                                                                                  0.0000 1.6010  
        cdt:core/mux#2                             mgc_mux_1_1_2                                                            0.3690 1.9700  
        cdt:core/if#1:slc.svs:mx0                                                                                           0.0000 1.9700  
        cdt:core/nor#1                             mgc_nor_1_3                                                              0.4161 2.3860  
        cdt:core/nor#1.itm                                                                                                  0.0000 2.3860  
        cdt:core/reg(B_OUT:rsc:mgc_out_stdreg.d)   mgc_reg_pos_1_1_0_0_0_0_0                                                0.0000 2.3860  
                                                                                                                                           
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                 Port                Slack (Delay) Messages 
      ---------------------------------------- ----------------- ------- ------- --------
      cdt:core/reg(if:slc.svs)                 if:slc.svs:mx0    17.4277  2.5723          
      cdt:core/reg(oelse:slc.svs)              oelse:slc.svs:mx0 17.5050  2.4950          
      cdt:core/reg(if#1:slc.svs)               if#1:slc.svs:mx0  17.3145  2.6855          
      cdt:core/reg(B_OUT:rsc:mgc_out_stdreg.d) nor#1.itm         17.3145  2.6855          
      cdt:core/reg(R_OUT:rsc:mgc_out_stdreg.d) and.itm           17.4277  2.5723          
      cdt                                      R_OUT:rsc.z       20.0000  0.0000          
      cdt                                      G_OUT:rsc.z       20.0000  0.0000          
      cdt                                      B_OUT:rsc.z       20.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   11     3 
    -                   10     8 
    and                          
    -                    2     4 
    mux                          
    -                    1     3 
    nand                         
    -                    2     1 
    nor                          
    -                    3     1 
    -                    2     5 
    not                          
    -                   10     2 
    -                    8     1 
    -                    1     2 
    or                           
    -                    2     5 
    read_port                    
    -                   10     3 
    reg                          
    -                    1     5 
    write_port                   
    -                   10     3 
    
  End of Report
