Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Jan 31 17:43:00 2025
| Host         : scope running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   773 |
|    Minimum number of control sets                        |   773 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2572 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   773 |
| >= 0 to < 4        |    66 |
| >= 4 to < 6        |   123 |
| >= 6 to < 8        |    47 |
| >= 8 to < 10       |   139 |
| >= 10 to < 12      |    57 |
| >= 12 to < 14      |    65 |
| >= 14 to < 16      |    18 |
| >= 16              |   258 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3026 |          893 |
| No           | No                    | Yes                    |             277 |           82 |
| No           | Yes                   | No                     |            1618 |          607 |
| Yes          | No                    | No                     |            3957 |         1058 |
| Yes          | No                    | Yes                    |             360 |           84 |
| Yes          | Yes                   | No                     |            4558 |         1392 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                           Clock Signal                                                           |                                                                                                                                       Enable Signal                                                                                                                                       |                                                                                                                            Set/Reset Signal                                                                                                                           | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2_n_0                                                    |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/baud_count[31]_i_2_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/baud_count[31]_i_2_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/baud_count[31]_i_2_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/baud_count[31]_i_2_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/baud_count[31]_i_2_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/baud_count[31]_i_2_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2_n_0                                                    |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2_n_0                                                           |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                              | design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2_n_0                                                    |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2_n_0                                                    |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2_n_0                                                    |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2_n_0                                                    |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2_n_0                                                    |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2_n_0                                                    |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                              | design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                              | design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2_n_0                                                           |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                              | design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/wr_en_reg[0]_i_2_n_0                                                           |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/rd_en_reg[0]_i_2_n_0                                                           |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                                    | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                                | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                                | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                                                       |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                    |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                    |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                           |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                           |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                    |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/filter_1/inst/p_0_in                                                                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/filter_4/inst/p_0_in                                                                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                    |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                    |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/filter_2/inst/p_0_in                                                                                                                                                                                                                                       |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/filter_3/inst/p_0_in                                                                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/filter_0/inst/p_0_in                                                                                                                                                                                                                                       |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/filter_5/inst/p_0_in                                                                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                           |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                           |                3 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                           |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                           |                3 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                    |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                    |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                    |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                    |                3 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                    |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                    |                3 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                    |                3 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                           |                                                                                                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                                               |                                                                                                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/CMN_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                          | design_1_i/CMN_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/LED_EN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                          | design_1_i/LED_EN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/LVDS_EN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                           | design_1_i/LVDS_EN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/RS_232_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                          | design_1_i/RS_232_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/RS_232_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                          | design_1_i/RS_232_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                          |                                                                                                                                                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/RS_232_2/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SPARE_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.mux_resp_single_thread/gen_single_thread.accept_cnt_reg[2][0]                                                                                 | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/LVDS_EN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                         | design_1_i/LVDS_EN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                              |                                                                                                                                                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/EXTRA_UART/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                        | design_1_i/EXTRA_UART/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/LED_EN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                            | design_1_i/LED_EN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                                      | design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/EXTRA_UART/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                                               | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SLOT_EN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                         | design_1_i/SLOT_EN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out                                                   | design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/LVDS_EN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                                                             | design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SLOT_EN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                           | design_1_i/SLOT_EN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ADC_BUSY/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/RST_STR/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out                                                   | design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT                                                                                                                                               |                                                                                                                                                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/LED_EN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                                             | design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/RS_485_EN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                       | design_1_i/RS_485_EN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                      |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                                                      | design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                    |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/CMN_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPARE_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                      | design_1_i/SPARE_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                         | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/RS_485_EN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPARE_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                        | design_1_i/SPARE_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/RS_485_EN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                         | design_1_i/RS_485_EN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SLOT_EN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                                             | design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                                                             | design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/CMN_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                        | design_1_i/CMN_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                   |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                       |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                               |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                   |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                          |                                                                                                                                                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_master_slots[0].w_issuing_cnt_reg[3][0]                                                                                                                             | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_master_slots[1].w_issuing_cnt_reg[11][0]                                                                                                                            | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                               |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[3].w_issuing_cnt_reg[27][0]                                                                                                                                                     | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[19][0]                                                                                                                                                     | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[11][0]                                                                                                                                                     | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                        |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[3][0]                                                                                                                                                      | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_master_slots[2].w_issuing_cnt_reg[19][0]                                                                                                                            | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                   | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                   | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                   | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                   |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.mux_resp_single_thread/gen_no_arbiter.s_ready_i_reg[0][0]                                                                                      | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                   | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                                 | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                               |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                   |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                                      | design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                                                      | design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                    |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                               |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                   |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/RS_232_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/RST_STR/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                           | design_1_i/RST_STR/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/RST_STR/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                         | design_1_i/RST_STR/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                               |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                                                      | design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                    |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ADC_BUSY/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                          | design_1_i/ADC_BUSY/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                                      | design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ADC_BUSY/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                        | design_1_i/ADC_BUSY/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                                                      | design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                    |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                              |                                                                                                                                                                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                        |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                               |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                                      | design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                  |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                      |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                                        | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                               | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                               | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                        |                2 |              5 |
|  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out                                                   | design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR[4]_i_1_n_0                                                                                                                                      | design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                                    | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                              |                                                                                                                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg_n_0                                                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                 | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                             | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.mux_resp_single_thread/E[0]                                                                                                                    |                                                                                                                                                                                                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                                    | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.mux_resp_single_thread/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out                                                   |                                                                                                                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in                                                                                                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                        | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                       |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                    |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                    |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                               | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                    |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                    |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                    |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/RS_232_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/RS_232_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/RS_232_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/EXTRA_UART/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                      |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                        |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/RS_232_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                    | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/EXTRA_UART/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                      |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                              | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                  |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                    | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/data_out[6]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                       |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                               | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                        |                5 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/RS_232_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                             | design_1_i/RS_232_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/data_out[6]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/EXTRA_UART/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                           | design_1_i/EXTRA_UART/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                      |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_1[0]                                                                                                               | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0[0]                                                                                            |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/data_out[6]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_6[0]                                                                                                               | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0[0]                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SLOT_EN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                   | design_1_i/SLOT_EN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/data_out[6]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_2[0]                                                                                                               | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0[0]                                                                                            |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SLOT_EN/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                            | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                        |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/data_out[6]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i_reg[0]_0                                                                                                                                                                | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                        |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d_reg[0]_0[0]                                                                                                                                             | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/RS_232_2/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                             | design_1_i/RS_232_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |                5 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/data_out[6]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_5[0]                                                                                                               | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0[0]                                                                                            |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                               | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                      |                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                       | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                               | design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                   | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                        |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                               | design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/EXTRA_UART/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                                    | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/RS_232_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SLOT_EN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                    | design_1_i/SLOT_EN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                               | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/EXTRA_UART/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/RS_232_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                                   | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                      |                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                       | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                          |                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/RS_232_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                           | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                               | design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                               | design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/RS_232_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                |                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/wr_data                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/wr_data                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/data_in[7]_i_1_n_0                                                                                                                                                                                                  | design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                 | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out20_out                                                                                                                                           | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/data_in[7]_i_1_n_0                                                                                                                                                                                           | design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/wr_data                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_17_out                                                                                                                                                 | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                                |                                                                                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/data_in[7]_i_1_n_0                                                                                                                                                                                           | design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/wr_data                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                                | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                |                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/data_in[7]_i_1_n_0                                                                                                                                                                                           | design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/wr_data                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/wr_data                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                 | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/data_in[7]_i_1_n_0                                                                                                                                                                                           | design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                   | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/data_in[7]_i_1_n_0                                                                                                                                                                                                  | design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out20_out                                                                                                                                               | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_17_out                                                                                                                                                 | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_17_out                                                                                                                                                     | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_master_slots[3].reg_slice_mi/p_0_in                                                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                                    |                                                                                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out20_out                                                                                                                                           | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                     | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                      |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                    |                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                                |                                                                                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_master_slots[2].reg_slice_mi/p_1_in                                                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                                | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/data_bit_count[8]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/data_bit_count[8]_i_1__0_n_0                                                                                                                                                                                 | design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                    |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                              | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_7[0]                                                                                                               | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0[0]                                                                                            |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/data_bit_count[8]_i_1__0_n_0                                                                                                                                                                                 | design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                    |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/data_bit_count[8]_i_1__0_n_0                                                                                                                                                                                 | design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                    |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                              | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/data_bit_count[8]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                      | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                  | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                          |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                      | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/data_bit_count[8]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/data_bit_count[8]_i_1__0_n_0                                                                                                                                                                                 | design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                    |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d_reg[0]_0[0]                                                                                                                                                     | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i_reg[0]_0                                                                                                                                                                        | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                          | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                            |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/EXTRA_UART/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                 | design_1_i/EXTRA_UART/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/RS_232_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                   | design_1_i/RS_232_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                         |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/cmn_clk_0/inst/r_count[31]                                                                                                                                                                                                                                 |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/data_bit_count[8]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/RS_232_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                   | design_1_i/RS_232_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                         |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                                               | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0[0]                                                                                            |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_4[0]                                                                                                               | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0[0]                                                                                            |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_3[0]                                                                                                               | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0[0]                                                                                            |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/data_bit_count[8]_i_1__0_n_0                                                                                                                                                                                        | design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                           |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/LVDS_EN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                   | design_1_i/LVDS_EN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                    | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                      |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/data_bit_count[8]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/data_bit_count[8]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/LVDS_EN/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/data_bit_count[8]_i_1__0_n_0                                                                                                                                                                                        | design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                           |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                              |                                                                                                                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_out                                                                                                                   |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/LVDS_EN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                    | design_1_i/LVDS_EN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/EXTRA_UART/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                       |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/RS_232_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                         |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                             |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/RS_232_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                         |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                             |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |                6 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                       |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                7 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                   |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_master_slots[6].reg_slice_mi/p_0_in                                                                                                                                                                             |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                             |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |                7 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                       |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                   | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                       |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                               | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                5 |             12 |
|  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out                                                   | design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0                                                                                                                                   | design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0                                                                                                               |                3 |             12 |
|  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out                                                   | design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1                                                                                                                                                          | design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                                                 |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                5 |             12 |
|  design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_0 |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                       |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                       |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                       |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                       |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                       |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                               | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                     |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                         | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                        |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/CMN_GPIO/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                                    |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/M_READY_I                                                                                                                         | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                        |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                            |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                2 |             13 |
|  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out                                                   |                                                                                                                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                                                 |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/CMN_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                  | design_1_i/CMN_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SPARE_GPIO/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                                  |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |                8 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPARE_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                | design_1_i/SPARE_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |                9 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/CMN_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                   | design_1_i/CMN_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                       |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPARE_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                 | design_1_i/SPARE_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                5 |             15 |
|  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out                                                   |                                                                                                                                                                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                    |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                           |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                           |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                    |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                    |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                    |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                    |                4 |             15 |
|  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out                                                   |                                                                                                                                                                                                                                                                                           | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_out                                                                                                                                                                      |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                     |                                                                                                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                           |                                                                                                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                       |                                                                                                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                       |                                                                                                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                        |               10 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                 |                                                                                                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                            |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                 |                                                                                                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                           | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                  |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                       | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                 | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                     | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                            |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                       | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                 | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                    |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                    |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                       |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                7 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                3 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                4 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_reg[0]_0[0]                                                                                                                  |                                                                                                                                                                                                                                                                       |                4 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                       |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                       |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ADC_BUSY/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                       |                6 |             20 |
|  design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkin_out                                                   |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                   |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |               10 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                   | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                    |                7 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                7 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                        |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                       |                9 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                       |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                   | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                    |                9 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                       |               10 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                        |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                       |                9 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/RST_STR/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                7 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/RS_485_EN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                      |                8 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/LED_EN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                         |                7 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SLOT_EN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                7 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                       |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                       |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                       |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                       |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                       |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                       |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                       |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/LVDS_EN/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |               10 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                       |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                       |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                       |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/valid_Write                                                                                                                       |                                                                                                                                                                                                                                                                       |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                       |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/valid_Write                                                                                                                         |                                                                                                                                                                                                                                                                       |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                       |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                       |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                       |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_reg[2]_0[0]                                                                                                                  |                                                                                                                                                                                                                                                                       |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                       | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                        |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                       |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                       |               12 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                       |               12 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                       |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                       |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                       |               12 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                       |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                       |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                       |               12 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                       |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                       |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                       |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                       |               12 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                       |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                       |               11 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                       |               13 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                       |                6 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I_0                                                                                                                       | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                        |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                       |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                       |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/EXTRA_UART/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                                |                8 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/RS_232_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                                  |                8 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/RS_232_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                                  |                8 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/EXTRA_UART/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                           | design_1_i/EXTRA_UART/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                                |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/RS_232_2/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                             | design_1_i/RS_232_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                                  |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/RS_232_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                             | design_1_i/RS_232_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                                  |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/CMN_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                       |               10 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SPARE_GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                9 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |               11 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |               10 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/baud_count[31]_i_2_n_0                                                                                                                                                                                       | design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/baud_count[31]_i_1_n_0                                                                                                                                                                   |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |               12 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/baud_count[31]_i_2_n_0                                                                                                                                                                                       | design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/baud_count[31]_i_1_n_0                                                                                                                                                                   |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/baud_count[31]_i_2_n_0                                                                                                                                                                                              | design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/baud_count[31]_i_1_n_0                                                                                                                                                                          |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/baud_count[31]_i_2_n_0                                                                                                                                                                                       | design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/baud_count[31]_i_1_n_0                                                                                                                                                                   |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/baud_count[31]_i_2_n_0                                                                                                                                                                                       | design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/baud_count[31]_i_1_n_0                                                                                                                                                                   |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/baud_count[31]_i_2_n_0                                                                                                                                                                                              | design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/baud_count[31]_i_1_n_0                                                                                                                                                                          |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |               11 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                       |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                             |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                      | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                             |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                             |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/baud_count[31]_i_1_n_0                                                                                                                                                                                       | design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                    |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/baud_count[31]_i_1_n_0                                                                                                                                                                                       | design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                    |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/baud_count[31]_i_1_n_0                                                                                                                                                                                       | design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                    |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                             |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/p_8_in[0]                                                                                                                                                                                                                         | design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                    |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                             |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                             |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                             |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/p_8_in[0]                                                                                                                                                                                                                         | design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                    |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/baud_count[31]_i_1_n_0                                                                                                                                                                                              | design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                           |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/p_8_in[0]                                                                                                                                                                                                                         | design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                    |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/baud_count[31]_i_1_n_0                                                                                                                                                                                       | design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                    |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/p_8_in[0]                                                                                                                                                                                                                         | design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                    |               22 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/baud_count[31]_i_1_n_0                                                                                                                                                                                              | design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                           |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                          | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                         |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                      | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/p_8_in[0]                                                                                                                                                                                                                                | design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                           |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/p_8_in[0]                                                                                                                                                                                                                                | design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/SR[0]                                                                                                                                                                                           |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                             |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                7 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                7 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                       |                8 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                7 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                6 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                       |                7 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                6 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                6 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/p_8_out                                                                                                                          | design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                           |               11 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                             | design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                           |                8 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                             | design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                           |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/p_8_out                                                                                                                   | design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                    |               11 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/p_8_out                                                                                                                          | design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                           |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                      | design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                    |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/p_8_out                                                                                                                          | design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                           |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/p_8_out                                                                                                                   | design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                    |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                      | design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                    |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/p_8_out                                                                                                                   | design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                    |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                      | design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                    |                8 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/p_8_out                                                                                                                   | design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                    |               10 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  | design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                      | design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                    |                7 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/p_8_out                                                                                                                          | design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                           |               10 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/p_8_out                                                                                                                   | design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                    |               10 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                      | design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                    |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/p_8_out                                                                                                                   | design_1_i/axi_lvds_v2_0_0/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                    |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                      | design_1_i/axi_lvds_v2_0_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                    |                7 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/p_8_out                                                                                                                   | design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                    |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                             | design_1_i/RS_485_1/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                           |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                             | design_1_i/RS_485_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                           |                7 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                      | design_1_i/axi_lvds_v2_0_2/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                    |                8 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/p_8_out                                                                                                                   | design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_rx[0].inst_sipo/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                    |                8 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                      | design_1_i/axi_lvds_v2_0_3/inst/lvds1_v1_0_S00_AXI_inst/lvds_tx[0].inst_piso/intst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                    |                7 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |               10 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |               12 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |               12 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |               11 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                       |               13 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                7 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                       |               13 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                       |                5 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                       |                5 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                              |                                                                                                                                                                                                                                                                       |                9 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                       |                5 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                       |                5 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                       |                5 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m16_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                       |                5 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                       |                9 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                       |               10 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                9 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                       |                5 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                       |                5 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                       |                5 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m18_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                       |                5 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                       |                5 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                       |                5 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                       |               18 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                       |               11 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                        |               20 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                       |               12 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                       |               14 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                   | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                |               13 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                   | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                |               11 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |               15 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |               14 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | design_1_i/ps7_0_axi_periph_GP0/m17_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |               12 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | design_1_i/ps7_0_axi_periph_GP0/m19_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |               13 |             43 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                              |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |               13 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                      |                                                                                                                                                                                                                                                                       |               12 |             53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                                                       |                9 |             53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |               15 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |               22 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/ps7_0_axi_periph_GP0/i01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |               19 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | design_1_i/ps7_0_axi_periph_GP0/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                        |               18 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SPARE_SPI_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |               16 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SPARE_SPI_2/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |               16 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           | design_1_i/SPI_ADC/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                          |               16 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_7_in                                                                                                                             | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                        |               15 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                                       |               13 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                       |               18 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                       |               20 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_reg[1]_0[0]                                                                                                                  |                                                                                                                                                                                                                                                                       |               25 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_reg[3]_0[0]                                                                                                                  |                                                                                                                                                                                                                                                                       |               20 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_reg[1]_0[0]                                                                                                                          |                                                                                                                                                                                                                                                                       |               18 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                   |                                                                                                                                                                                                                                                                       |               18 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                                       |               17 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                                       |               13 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_reg[2]_0[0]                                                                                                                          |                                                                                                                                                                                                                                                                       |               12 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_reg[0]_0[0]                                                                                                                          |                                                                                                                                                                                                                                                                       |               13 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  | design_1_i/ps7_0_axi_periph_GP0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                                                 |                                                                                                                                                                                                                                                                       |               22 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK3                                                                                  |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |               82 |            314 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                  |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |              251 |            888 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                  |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |              524 |           1757 |
+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


