<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>EFM32 Pearl Gecko Software Documentation: C:/work/s025_sw/Device/SiliconLabs/EFM32PG1B/Include Directory Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">EFM32 Pearl Gecko Software Documentation
   &#160;<span id="projectnumber">efm32pg1-doc-4.3.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="../../index.html"><span>Documentation&#160;Home</span></a></li>
      <li><a href="http://www.silabs.com"><span>silabs.com</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('dir_cefbdd20bd161e250cb82d2586b611de.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">Include Directory Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:efm32pg1b200f256gm48_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b200f256gm48_8h.html">efm32pg1b200f256gm48.h</a> <a href="efm32pg1b200f256gm48_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b200f256gm48_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMSIS Cortex-M Peripheral Access Layer Header File for EFM32PG1B200F256GM48. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:efm32pg1b__acmp_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b__acmp_8h.html">efm32pg1b_acmp.h</a> <a href="efm32pg1b__acmp_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b__acmp_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32PG1B_ACMP register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:efm32pg1b__adc_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b__adc_8h.html">efm32pg1b_adc.h</a> <a href="efm32pg1b__adc_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b__adc_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32PG1B_ADC register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:efm32pg1b__af__pins_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b__af__pins_8h.html">efm32pg1b_af_pins.h</a> <a href="efm32pg1b__af__pins_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b__af__pins_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32PG1B_AF_PINS register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:efm32pg1b__af__ports_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b__af__ports_8h.html">efm32pg1b_af_ports.h</a> <a href="efm32pg1b__af__ports_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b__af__ports_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32PG1B_AF_PORTS register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:efm32pg1b__cmu_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b__cmu_8h.html">efm32pg1b_cmu.h</a> <a href="efm32pg1b__cmu_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b__cmu_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32PG1B_CMU register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:efm32pg1b__cryotimer_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b__cryotimer_8h.html">efm32pg1b_cryotimer.h</a> <a href="efm32pg1b__cryotimer_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b__cryotimer_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32PG1B_CRYOTIMER register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:efm32pg1b__crypto_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b__crypto_8h.html">efm32pg1b_crypto.h</a> <a href="efm32pg1b__crypto_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b__crypto_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32PG1B_CRYPTO register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:efm32pg1b__devinfo_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b__devinfo_8h.html">efm32pg1b_devinfo.h</a> <a href="efm32pg1b__devinfo_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b__devinfo_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32PG1B_DEVINFO register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:efm32pg1b__dma__descriptor_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b__dma__descriptor_8h.html">efm32pg1b_dma_descriptor.h</a> <a href="efm32pg1b__dma__descriptor_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b__dma__descriptor_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32PG1B_DMA_DESCRIPTOR register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:efm32pg1b__dmareq_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b__dmareq_8h.html">efm32pg1b_dmareq.h</a> <a href="efm32pg1b__dmareq_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b__dmareq_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32PG1B_DMAREQ register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:efm32pg1b__emu_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b__emu_8h.html">efm32pg1b_emu.h</a> <a href="efm32pg1b__emu_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b__emu_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32PG1B_EMU register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:efm32pg1b__fpueh_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b__fpueh_8h.html">efm32pg1b_fpueh.h</a> <a href="efm32pg1b__fpueh_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b__fpueh_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32PG1B_FPUEH register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:efm32pg1b__gpcrc_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b__gpcrc_8h.html">efm32pg1b_gpcrc.h</a> <a href="efm32pg1b__gpcrc_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b__gpcrc_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32PG1B_GPCRC register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:efm32pg1b__gpio_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b__gpio_8h.html">efm32pg1b_gpio.h</a> <a href="efm32pg1b__gpio_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b__gpio_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32PG1B_GPIO register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:efm32pg1b__gpio__p_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b__gpio__p_8h.html">efm32pg1b_gpio_p.h</a> <a href="efm32pg1b__gpio__p_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b__gpio__p_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32PG1B_GPIO_P register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:efm32pg1b__i2c_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b__i2c_8h.html">efm32pg1b_i2c.h</a> <a href="efm32pg1b__i2c_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b__i2c_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32PG1B_I2C register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:efm32pg1b__idac_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b__idac_8h.html">efm32pg1b_idac.h</a> <a href="efm32pg1b__idac_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b__idac_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32PG1B_IDAC register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:efm32pg1b__ldma_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b__ldma_8h.html">efm32pg1b_ldma.h</a> <a href="efm32pg1b__ldma_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b__ldma_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32PG1B_LDMA register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:efm32pg1b__ldma__ch_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b__ldma__ch_8h.html">efm32pg1b_ldma_ch.h</a> <a href="efm32pg1b__ldma__ch_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b__ldma__ch_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32PG1B_LDMA_CH register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:efm32pg1b__letimer_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b__letimer_8h.html">efm32pg1b_letimer.h</a> <a href="efm32pg1b__letimer_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b__letimer_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32PG1B_LETIMER register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:efm32pg1b__leuart_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b__leuart_8h.html">efm32pg1b_leuart.h</a> <a href="efm32pg1b__leuart_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b__leuart_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32PG1B_LEUART register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:efm32pg1b__msc_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b__msc_8h.html">efm32pg1b_msc.h</a> <a href="efm32pg1b__msc_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b__msc_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32PG1B_MSC register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:efm32pg1b__pcnt_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b__pcnt_8h.html">efm32pg1b_pcnt.h</a> <a href="efm32pg1b__pcnt_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b__pcnt_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32PG1B_PCNT register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:efm32pg1b__prs_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b__prs_8h.html">efm32pg1b_prs.h</a> <a href="efm32pg1b__prs_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b__prs_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32PG1B_PRS register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:efm32pg1b__prs__ch_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b__prs__ch_8h.html">efm32pg1b_prs_ch.h</a> <a href="efm32pg1b__prs__ch_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b__prs__ch_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32PG1B_PRS_CH register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:efm32pg1b__prs__signals_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b__prs__signals_8h.html">efm32pg1b_prs_signals.h</a> <a href="efm32pg1b__prs__signals_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b__prs__signals_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32PG1B_PRS_SIGNALS register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:efm32pg1b__rmu_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b__rmu_8h.html">efm32pg1b_rmu.h</a> <a href="efm32pg1b__rmu_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b__rmu_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32PG1B_RMU register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:efm32pg1b__romtable_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b__romtable_8h.html">efm32pg1b_romtable.h</a> <a href="efm32pg1b__romtable_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b__romtable_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32PG1B_ROMTABLE register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:efm32pg1b__rtcc_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b__rtcc_8h.html">efm32pg1b_rtcc.h</a> <a href="efm32pg1b__rtcc_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b__rtcc_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32PG1B_RTCC register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:efm32pg1b__rtcc__cc_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b__rtcc__cc_8h.html">efm32pg1b_rtcc_cc.h</a> <a href="efm32pg1b__rtcc__cc_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b__rtcc__cc_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32PG1B_RTCC_CC register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:efm32pg1b__rtcc__ret_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b__rtcc__ret_8h.html">efm32pg1b_rtcc_ret.h</a> <a href="efm32pg1b__rtcc__ret_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b__rtcc__ret_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32PG1B_RTCC_RET register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:efm32pg1b__timer_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b__timer_8h.html">efm32pg1b_timer.h</a> <a href="efm32pg1b__timer_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b__timer_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32PG1B_TIMER register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:efm32pg1b__timer__cc_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b__timer__cc_8h.html">efm32pg1b_timer_cc.h</a> <a href="efm32pg1b__timer__cc_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b__timer__cc_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32PG1B_TIMER_CC register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:efm32pg1b__usart_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b__usart_8h.html">efm32pg1b_usart.h</a> <a href="efm32pg1b__usart_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b__usart_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32PG1B_USART register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:efm32pg1b__wdog_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b__wdog_8h.html">efm32pg1b_wdog.h</a> <a href="efm32pg1b__wdog_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b__wdog_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32PG1B_WDOG register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:efm32pg1b__wdog__pch_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="efm32pg1b__wdog__pch_8h.html">efm32pg1b_wdog_pch.h</a> <a href="efm32pg1b__wdog__pch_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:efm32pg1b__wdog__pch_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">EFM32PG1B_WDOG_PCH register and bit field definitions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:em__device_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="em__device_8h.html">em_device.h</a> <a href="em__device_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:em__device_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMSIS Cortex-M Peripheral Access Layer for Silicon Laboratories microcontroller devices. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:system__efm32pg1b_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="system__efm32pg1b_8h.html">system_efm32pg1b.h</a> <a href="system__efm32pg1b_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:system__efm32pg1b_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMSIS Cortex-M3/M4 System Layer for EFM32 devices. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4c76ddfc10a27668d6c42d3412320ee0.html">Device</a></li><li class="navelem"><a class="el" href="dir_eca9ef8613423b074c58e28a7f7d2781.html">SiliconLabs</a></li><li class="navelem"><a class="el" href="dir_356d3dfbb2eb2bf52828e576ff51eb54.html">EFM32PG1B</a></li><li class="navelem"><a class="el" href="dir_cefbdd20bd161e250cb82d2586b611de.html">Include</a></li>
    <li class="footer">Generated on Thu Mar 10 2016 14:39:00 for EFM32 Pearl Gecko Software Documentation by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.10 </li>
  </ul>
</div>
</body>
</html>
