============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Jul 29 2019  12:09:08 am
  Module:                 register
  Technology libraries:   tcbn65lpbc_ecsm 200
                          physical_cells 
  Operating conditions:   BCCOM 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

      Pin           Type     Fanout Load Slew Delay Arrival   
                                    (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------
outreg_reg[0]/CP                            0             0 R 
outreg_reg[0]/Q    DFCNQD1        1  1.8   17   +94      94 F 
Q[0]               out port                      +0      94 F 
--------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : outreg_reg[0]/CP
End-point    : Q[0]
