// Seed: 1062352219
module module_0 (
    output tri  id_0,
    output wor  id_1,
    output wand id_2,
    input  tri0 id_3,
    output tri  id_4
);
  always @(posedge id_3) id_0 = id_3 < 1 / {id_1++, id_3};
endmodule
module module_0 (
    input tri id_0,
    input tri1 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input supply0 id_5,
    input wor id_6,
    output wor id_7,
    input tri0 id_8,
    inout supply1 id_9,
    output uwire id_10,
    output tri1 id_11,
    input supply1 id_12,
    input tri1 id_13,
    input wor id_14,
    output tri id_15,
    input tri1 module_1,
    output supply0 id_17,
    input supply0 id_18,
    output supply0 id_19,
    output wor id_20,
    output wor id_21,
    input wire id_22,
    input tri0 id_23
);
  wire id_25;
  module_0(
      id_20, id_19, id_20, id_13, id_17
  );
endmodule
