{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529084861524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529084861524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 15 10:47:41 2018 " "Processing started: Fri Jun 15 10:47:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529084861524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1529084861524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pwm -c pulse_width_modulator " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pwm -c pulse_width_modulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1529084861524 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1529084862608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529084862608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 15 10:47:42 2018 " "Processing started: Fri Jun 15 10:47:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529084862608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1529084862608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda -t c:/intelfpga/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl pwm pulse_width_modulator --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (VHDL)\" --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Command: quartus_eda -t c:/intelfpga/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl pwm pulse_width_modulator --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (VHDL)\" --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1529084862608 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "pwm pulse_width_modulator --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (VHDL)\} --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Quartus(args): pwm pulse_width_modulator --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (VHDL)\} --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1529084862608 ""}
{ "Info" "0" "" "Info: Quartus Prime has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: Quartus Prime has detected VHDL design -- VHDL simulation models will be used" 0 0 "EDA Netlist Writer" 0 0 1529084862835 ""}
{ "Warning" "0" "" "Warning: File pulse_width_modulator_run_msim_rtl_vhdl.do already exists - backing up current file as pulse_width_modulator_run_msim_rtl_vhdl.do.bak3" {  } {  } 0 0 "Warning: File pulse_width_modulator_run_msim_rtl_vhdl.do already exists - backing up current file as pulse_width_modulator_run_msim_rtl_vhdl.do.bak3" 0 0 "EDA Netlist Writer" 0 0 1529084862835 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/tyler/Documents/ee125/lab4/pwm/simulation/modelsim/pulse_width_modulator_run_msim_rtl_vhdl.do" {  } { { "C:/Users/tyler/Documents/ee125/lab4/pwm/simulation/modelsim/pulse_width_modulator_run_msim_rtl_vhdl.do" "0" { Text "C:/Users/tyler/Documents/ee125/lab4/pwm/simulation/modelsim/pulse_width_modulator_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/tyler/Documents/ee125/lab4/pwm/simulation/modelsim/pulse_width_modulator_run_msim_rtl_vhdl.do" 0 0 "EDA Netlist Writer" 0 0 1529084862855 ""}
{ "Info" "0" "" "Info: tool command file generation was successful" {  } {  } 0 0 "Info: tool command file generation was successful" 0 0 "EDA Netlist Writer" 0 0 1529084862855 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "EDA Netlist Writer" 0 -1 1529084862855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529084862855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 15 10:47:42 2018 " "Processing ended: Fri Jun 15 10:47:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529084862855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529084862855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529084862855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1529084862855 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pulse_width_modulator_7_1200mv_125c_slow.vho C:/Users/tyler/Documents/ee125/lab4/pwm/simulation/modelsim/ simulation " "Generated file pulse_width_modulator_7_1200mv_125c_slow.vho in folder \"C:/Users/tyler/Documents/ee125/lab4/pwm/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529084863465 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pulse_width_modulator_7_1200mv_-40c_slow.vho C:/Users/tyler/Documents/ee125/lab4/pwm/simulation/modelsim/ simulation " "Generated file pulse_width_modulator_7_1200mv_-40c_slow.vho in folder \"C:/Users/tyler/Documents/ee125/lab4/pwm/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529084863489 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pulse_width_modulator_min_1200mv_-40c_fast.vho C:/Users/tyler/Documents/ee125/lab4/pwm/simulation/modelsim/ simulation " "Generated file pulse_width_modulator_min_1200mv_-40c_fast.vho in folder \"C:/Users/tyler/Documents/ee125/lab4/pwm/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529084863505 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pulse_width_modulator.vho C:/Users/tyler/Documents/ee125/lab4/pwm/simulation/modelsim/ simulation " "Generated file pulse_width_modulator.vho in folder \"C:/Users/tyler/Documents/ee125/lab4/pwm/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529084863534 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pulse_width_modulator_7_1200mv_125c_vhd_slow.sdo C:/Users/tyler/Documents/ee125/lab4/pwm/simulation/modelsim/ simulation " "Generated file pulse_width_modulator_7_1200mv_125c_vhd_slow.sdo in folder \"C:/Users/tyler/Documents/ee125/lab4/pwm/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529084863554 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pulse_width_modulator_7_1200mv_-40c_vhd_slow.sdo C:/Users/tyler/Documents/ee125/lab4/pwm/simulation/modelsim/ simulation " "Generated file pulse_width_modulator_7_1200mv_-40c_vhd_slow.sdo in folder \"C:/Users/tyler/Documents/ee125/lab4/pwm/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529084863574 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pulse_width_modulator_min_1200mv_-40c_vhd_fast.sdo C:/Users/tyler/Documents/ee125/lab4/pwm/simulation/modelsim/ simulation " "Generated file pulse_width_modulator_min_1200mv_-40c_vhd_fast.sdo in folder \"C:/Users/tyler/Documents/ee125/lab4/pwm/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529084863595 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pulse_width_modulator_vhd.sdo C:/Users/tyler/Documents/ee125/lab4/pwm/simulation/modelsim/ simulation " "Generated file pulse_width_modulator_vhd.sdo in folder \"C:/Users/tyler/Documents/ee125/lab4/pwm/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529084863615 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1529084864065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529084864075 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 15 10:47:43 2018 " "Processing started: Fri Jun 15 10:47:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529084864075 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1529084864075 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda -t c:/intelfpga/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl pwm pulse_width_modulator --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (VHDL)\" -gate_netlist pulse_width_modulator.vho -gate_timing_file pulse_width_modulator_vhd.sdo --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Command: quartus_eda -t c:/intelfpga/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl pwm pulse_width_modulator --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (VHDL)\" -gate_netlist pulse_width_modulator.vho -gate_timing_file pulse_width_modulator_vhd.sdo --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1529084864075 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "pwm pulse_width_modulator --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (VHDL)\} -gate_netlist pulse_width_modulator.vho -gate_timing_file pulse_width_modulator_vhd.sdo --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Quartus(args): pwm pulse_width_modulator --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (VHDL)\} -gate_netlist pulse_width_modulator.vho -gate_timing_file pulse_width_modulator_vhd.sdo --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1529084864075 ""}
{ "Warning" "0" "" "Warning: File pulse_width_modulator_run_msim_gate_vhdl.do already exists - backing up current file as pulse_width_modulator_run_msim_gate_vhdl.do.bak3" {  } {  } 0 0 "Warning: File pulse_width_modulator_run_msim_gate_vhdl.do already exists - backing up current file as pulse_width_modulator_run_msim_gate_vhdl.do.bak3" 0 0 "EDA Netlist Writer" 0 0 1529084864285 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/tyler/Documents/ee125/lab4/pwm/simulation/modelsim/pulse_width_modulator_run_msim_gate_vhdl.do" {  } { { "C:/Users/tyler/Documents/ee125/lab4/pwm/simulation/modelsim/pulse_width_modulator_run_msim_gate_vhdl.do" "0" { Text "C:/Users/tyler/Documents/ee125/lab4/pwm/simulation/modelsim/pulse_width_modulator_run_msim_gate_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/tyler/Documents/ee125/lab4/pwm/simulation/modelsim/pulse_width_modulator_run_msim_gate_vhdl.do" 0 0 "EDA Netlist Writer" 0 0 1529084864294 ""}
{ "Info" "0" "" "Info: tool command file generation was successful" {  } {  } 0 0 "Info: tool command file generation was successful" 0 0 "EDA Netlist Writer" 0 0 1529084864294 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "EDA Netlist Writer" 0 -1 1529084864294 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4599 " "Peak virtual memory: 4599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529084864294 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 15 10:47:44 2018 " "Processing ended: Fri Jun 15 10:47:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529084864294 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529084864294 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529084864294 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1529084864294 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529084864925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 15 10:47:44 2018 " "Processing ended: Fri Jun 15 10:47:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529084864925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529084864925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529084864925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1529084864925 ""}
