============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Dec 01 2024  05:24:16 pm
  Module:                 uart_can_bridge
  Operating conditions:   PVT_1P8V_25C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (46 ps) Setup Check with Pin can_rx_inst_bit_count_reg[6]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_bit_count_reg[6]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     215                  
     Required Time:=    1785                  
      Launch Clock:-       0                  
         Data Path:-    1739                  
             Slack:=      46                  

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK   -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q     -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                        -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                  -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                  -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                  -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                        -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3315__8428/Z                  -       A->Z   R     NAND2X1        1   6.8   199   203    1658    (-,-) 
  g3279__2883/Z                  -       B->Z   F     NAND2X1        1   6.4    98    81    1739    (-,-) 
  can_rx_inst_bit_count_reg[6]/D -       -      F     DFFQSRX1       1     -     -     0    1739    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 2: MET (46 ps) Setup Check with Pin can_rx_inst_bit_count_reg[3]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_bit_count_reg[3]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     215                  
     Required Time:=    1785                  
      Launch Clock:-       0                  
         Data Path:-    1739                  
             Slack:=      46                  

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK   -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q     -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                        -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                  -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                  -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                  -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                        -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3370__6417/Z                  -       A->Z   R     NAND2X1        1   6.8   199   203    1658    (-,-) 
  g3312__5107/Z                  -       B->Z   F     NAND2X1        1   6.4    98    81    1739    (-,-) 
  can_rx_inst_bit_count_reg[3]/D -       -      F     DFFQSRX1       1     -     -     0    1739    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 3: MET (46 ps) Setup Check with Pin can_rx_inst_bit_count_reg[1]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_bit_count_reg[1]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     215                  
     Required Time:=    1785                  
      Launch Clock:-       0                  
         Data Path:-    1739                  
             Slack:=      46                  

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK   -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q     -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                        -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                  -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                  -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                  -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                        -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3364__2883/Z                  -       A->Z   R     NAND2X1        1   6.8   199   203    1658    (-,-) 
  g3310__5477/Z                  -       B->Z   F     NAND2X1        1   6.4    98    81    1739    (-,-) 
  can_rx_inst_bit_count_reg[1]/D -       -      F     DFFQSRX1       1     -     -     0    1739    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 4: MET (79 ps) Setup Check with Pin can_rx_inst_bit_count_reg[0]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_bit_count_reg[0]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     208                  
     Required Time:=    1792                  
      Launch Clock:-       0                  
         Data Path:-    1712                  
             Slack:=      79                  

#---------------------------------------------------------------------------------------------------------
#         Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK   -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q     -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                        -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                  -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                  -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                  -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                        -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3363__9945/Z                  -       A->Z   F     MUX2X1         1   6.4    77   258    1712    (-,-) 
  can_rx_inst_bit_count_reg[0]/D -       -      F     DFFQSRX1       1     -     -     0    1712    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 5: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[106]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[106]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#-----------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK     -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q       -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                          -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                    -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                    -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                    -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                          -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3359__7482/Z                    -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[106]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 6: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[105]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[105]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#-----------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK     -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q       -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                          -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                    -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                    -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                    -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                          -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3358__5115/Z                    -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[105]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 7: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[104]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[104]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#-----------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK     -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q       -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                          -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                    -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                    -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                    -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                          -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3357__1881/Z                    -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[104]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 8: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[103]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[103]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#-----------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK     -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q       -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                          -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                    -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                    -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                    -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                          -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3356__6131/Z                    -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[103]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 9: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[102]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[102]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#-----------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK     -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q       -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                          -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                    -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                    -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                    -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                          -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3355__7098/Z                    -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[102]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 10: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[101]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[101]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#-----------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK     -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q       -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                          -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                    -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                    -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                    -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                          -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3354__8246/Z                    -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[101]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 11: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[100]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[100]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#-----------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK     -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q       -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                          -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                    -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                    -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                    -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                          -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3353__5122/Z                    -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[100]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 12: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[99]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[99]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3352__1705/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[99]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 13: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[98]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[98]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3351__2802/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[98]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 14: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[97]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[97]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3350__1617/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[97]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 15: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[96]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[96]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3335__9945/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[96]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 16: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[95]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[95]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3348__6783/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[95]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 17: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[94]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[94]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3347__5526/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[94]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 18: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[93]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[93]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3346__8428/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[93]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 19: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[92]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[92]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3345__4319/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[92]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 20: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[91]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[91]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3344__6260/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[91]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 21: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[90]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[90]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3343__5107/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[90]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 22: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[89]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[89]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3342__2398/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[89]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 23: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[88]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[88]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3341__5477/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[88]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 24: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[87]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[87]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3340__6417/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[87]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 25: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[86]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[86]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3339__7410/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[86]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 26: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[85]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[85]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3338__1666/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[85]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 27: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[84]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[84]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3337__2346/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[84]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 28: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[83]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[83]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3336__2883/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[83]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 29: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[82]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[82]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3349__3680/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[82]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 30: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[81]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[81]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3307__1666/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[81]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 31: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[80]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[80]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3308__7410/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[80]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 32: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[79]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[79]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3309__6417/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[79]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 33: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[78]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[78]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3320__2802/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[78]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 34: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[77]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[77]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3330__6161/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[77]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 35: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[76]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[76]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3329__4733/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[76]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 36: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[75]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[75]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3328__7482/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[75]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 37: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[74]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[74]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3327__5115/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[74]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 38: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[73]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[73]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3326__1881/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[73]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 39: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[72]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[72]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3325__6131/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[72]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 40: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[71]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[71]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3324__7098/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[71]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 41: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[70]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[70]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3323__8246/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[70]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 42: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[69]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[69]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3322__5122/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[69]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 43: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[68]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[68]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3321__1705/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[68]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 44: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[67]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[67]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3306__2346/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[67]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 45: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[66]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[66]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3319__1617/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[66]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 46: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[65]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[65]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3318__3680/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[65]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 47: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[64]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[64]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3317__6783/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[64]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 48: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[63]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[63]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3316__5526/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[63]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 49: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[62]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[62]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3362__9315/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[62]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 50: MET (79 ps) Setup Check with Pin can_rx_inst_shift_reg_reg[61]/CLK->D
          Group: C2C
     Startpoint: (R) can_rx_inst_state_reg[2]/CLK
          Clock: (R) clock
       Endpoint: (F) can_rx_inst_shift_reg_reg[61]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     210                  
     Required Time:=    1790                  
      Launch Clock:-       0                  
         Data Path:-    1711                  
             Slack:=      79                  

#----------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  can_rx_inst_state_reg[2]/CLK    -       -      R     (arrival)    149     -     0     0       0    (-,-) 
  can_rx_inst_state_reg[2]/Q      -       CLK->Q F     DFFQSRX1       4  21.2   212   238     238    (-,-) 
  g2112/Z                         -       A->Z   R     INVX2          2  11.4   128   118     356    (-,-) 
  g2115__3590/Z                   -       A->Z   F     NAND2X1        3  16.6   170   132     489    (-,-) 
  g2090__2398/Z                   -       B->Z   F     OR2X1          4  20.5   208   216     704    (-,-) 
  g3470__5115/Z                   -       A->Z   R     NAND3X1        4  29.0   508   335    1039    (-,-) 
  g3427/Z                         -       A->Z   F     INVX8         51 294.2   494   416    1455    (-,-) 
  g3361__6161/Z                   -       S->Z   F     MUX2X1         1   6.4    80   256    1711    (-,-) 
  can_rx_inst_shift_reg_reg[61]/D -       -      F     DFFQSRX1       1     -     -     0    1711    (-,-) 
#----------------------------------------------------------------------------------------------------------

