set SynModuleInfo {
  {SRCNAME {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} MODELNAME dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s RTLNAME myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
    SUBMODULES {
      {MODELNAME myproject_mul_16s_9ns_24_1_0 RTLNAME myproject_mul_16s_9ns_24_1_0 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_16s_8ns_24_1_0 RTLNAME myproject_mul_16s_8ns_24_1_0 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_16s_9s_24_1_0 RTLNAME myproject_mul_16s_9s_24_1_0 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_16s_10s_24_1_0 RTLNAME myproject_mul_16s_10s_24_1_0 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_16s_10ns_24_1_0 RTLNAME myproject_mul_16s_10ns_24_1_0 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_16s_7ns_23_1_0 RTLNAME myproject_mul_16s_7ns_23_1_0 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_16s_8s_24_1_0 RTLNAME myproject_mul_16s_8s_24_1_0 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_16s_6s_22_1_0 RTLNAME myproject_mul_16s_6s_22_1_0 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_16s_7s_23_1_0 RTLNAME myproject_mul_16s_7s_23_1_0 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_16s_6ns_22_1_0 RTLNAME myproject_mul_16s_6ns_22_1_0 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_16s_5s_21_1_0 RTLNAME myproject_mul_16s_5s_21_1_0 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_16s_5ns_21_1_0 RTLNAME myproject_mul_16s_5ns_21_1_0 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
    }
  }
  {SRCNAME {normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<15, 5, 5, 3, 0>, config9>} MODELNAME normalize_ap_fixed_16_6_5_3_0_ap_fixed_15_5_5_3_0_config9_s RTLNAME myproject_normalize_ap_fixed_16_6_5_3_0_ap_fixed_15_5_5_3_0_config9_s}
  {SRCNAME {linear<ap_fixed<15, 5, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, linear_config3>} MODELNAME linear_ap_fixed_15_5_5_3_0_ap_fixed_16_6_5_3_0_linear_config3_s RTLNAME myproject_linear_ap_fixed_15_5_5_3_0_ap_fixed_16_6_5_3_0_linear_config3_s}
  {SRCNAME {relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<15, 0, 4, 0, 0>, relu_config4>} MODELNAME relu_ap_fixed_16_6_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s RTLNAME myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_15_0_4_0_0_relu_config4_s}
  {SRCNAME {normalize<ap_ufixed<15, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5>} MODELNAME normalize_ap_ufixed_15_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s RTLNAME myproject_normalize_ap_ufixed_15_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s
    SUBMODULES {
      {MODELNAME myproject_mul_15ns_16ns_30_1_1 RTLNAME myproject_mul_15ns_16ns_30_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_15ns_13ns_27_1_1 RTLNAME myproject_mul_15ns_13ns_27_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_15ns_14ns_28_1_1 RTLNAME myproject_mul_15ns_14ns_28_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_15ns_15ns_29_1_1 RTLNAME myproject_mul_15ns_15ns_29_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_15ns_12ns_26_1_1 RTLNAME myproject_mul_15ns_12ns_26_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_15ns_15s_30_1_1 RTLNAME myproject_mul_15ns_15s_30_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_15ns_10ns_24_1_1 RTLNAME myproject_mul_15ns_10ns_24_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_mul_15ns_9ns_23_1_1 RTLNAME myproject_mul_15ns_9ns_23_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
    }
  }
  {SRCNAME {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>} MODELNAME dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s RTLNAME myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s}
  {SRCNAME {normalize<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<15, 5, 5, 3, 0>, config10>} MODELNAME normalize_ap_fixed_16_6_5_3_0_ap_fixed_15_5_5_3_0_config10_s RTLNAME myproject_normalize_ap_fixed_16_6_5_3_0_ap_fixed_15_5_5_3_0_config10_s}
  {SRCNAME {linear<ap_fixed<15, 5, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, linear_config7>} MODELNAME linear_ap_fixed_15_5_5_3_0_ap_fixed_16_6_5_3_0_linear_config7_s RTLNAME myproject_linear_ap_fixed_15_5_5_3_0_ap_fixed_16_6_5_3_0_linear_config7_s}
  {SRCNAME softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config8> MODELNAME softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s RTLNAME myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s
    SUBMODULES {
      {MODELNAME myproject_mul_18s_17ns_26_1_1 RTLNAME myproject_mul_18s_17ns_26_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_exp_table_ROM_Abkb RTLNAME myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_exp_table_ROM_Abkb BINDTYPE storage TYPE rom IMPL auto LATENCY 2 ALLOW_PRAGMA 1}
      {MODELNAME myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_invert_table_ROcud RTLNAME myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config8_s_invert_table_ROcud BINDTYPE storage TYPE rom IMPL auto LATENCY 2 ALLOW_PRAGMA 1}
    }
  }
  {SRCNAME myproject MODELNAME myproject RTLNAME myproject IS_TOP 1}
}
