////////////////////////////////////////////////////////////
// tb_top.sv
// Top-level testbench
////////////////////////////////////////////////////////////

`timescale 1ns/1ps

`include "intf.sv"
`include "transaction.sv"
`include "generator.sv"
`include "driver.sv"
`include "monitor_in.sv"
`include "monitor_out.sv"
`include "scoreboard.sv"
`include "coverage.sv"
`include "environment.sv"

module tb_top;

  bit clk;
  bit rst_n;

  // clock generation
  initial clk = 0;
  always #5 clk = ~clk;

  // reset
  initial begin
    rst_n = 0;
    #20;
    rst_n = 1;
  end

  // interface instance
  intf vif(clk);

  // connect reset
  assign vif.reset_n = rst_n;
  
  environment env;

  initial begin
    env = new(vif);
    env.gen.tx_count = 20;   // required 15â€“20 transactions
    env.run();
    #100;
    $finish;
  end

endmodule
