TimeQuest Timing Analyzer report for USB2_SDRAM_Project
Sun Jun 03 15:45:02 2018
Quartus II 64-Bit Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'LED_Check:U9|Low_Clk_Counter[19]'
 12. Slow 1200mV 85C Model Setup: 'CPU_Set'
 13. Slow 1200mV 85C Model Setup: 'CPU_WR'
 14. Slow 1200mV 85C Model Setup: 'CLK48M'
 15. Slow 1200mV 85C Model Setup: 'CPU_RD'
 16. Slow 1200mV 85C Model Setup: 'U0|U0|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Setup: 'U0|U0|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'CPU_Set'
 19. Slow 1200mV 85C Model Hold: 'CLK48M'
 20. Slow 1200mV 85C Model Hold: 'CPU_RD'
 21. Slow 1200mV 85C Model Hold: 'LED_Check:U9|Low_Clk_Counter[19]'
 22. Slow 1200mV 85C Model Hold: 'U0|U0|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Hold: 'U0|U0|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Hold: 'CPU_WR'
 25. Slow 1200mV 85C Model Recovery: 'CPU_RD'
 26. Slow 1200mV 85C Model Removal: 'CPU_RD'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'CPU_WR'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'CPU_RD'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'CPU_Set'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'LED_Check:U9|Low_Clk_Counter[19]'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'U0|U0|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK48M'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'U0|U0|altpll_component|auto_generated|pll1|clk[1]'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Output Enable Times
 39. Minimum Output Enable Times
 40. Output Disable Times
 41. Minimum Output Disable Times
 42. Slow 1200mV 85C Model Metastability Report
 43. Slow 1200mV 0C Model Fmax Summary
 44. Slow 1200mV 0C Model Setup Summary
 45. Slow 1200mV 0C Model Hold Summary
 46. Slow 1200mV 0C Model Recovery Summary
 47. Slow 1200mV 0C Model Removal Summary
 48. Slow 1200mV 0C Model Minimum Pulse Width Summary
 49. Slow 1200mV 0C Model Setup: 'LED_Check:U9|Low_Clk_Counter[19]'
 50. Slow 1200mV 0C Model Setup: 'CPU_Set'
 51. Slow 1200mV 0C Model Setup: 'CPU_WR'
 52. Slow 1200mV 0C Model Setup: 'CLK48M'
 53. Slow 1200mV 0C Model Setup: 'CPU_RD'
 54. Slow 1200mV 0C Model Setup: 'U0|U0|altpll_component|auto_generated|pll1|clk[0]'
 55. Slow 1200mV 0C Model Setup: 'U0|U0|altpll_component|auto_generated|pll1|clk[1]'
 56. Slow 1200mV 0C Model Hold: 'CPU_Set'
 57. Slow 1200mV 0C Model Hold: 'CLK48M'
 58. Slow 1200mV 0C Model Hold: 'CPU_RD'
 59. Slow 1200mV 0C Model Hold: 'LED_Check:U9|Low_Clk_Counter[19]'
 60. Slow 1200mV 0C Model Hold: 'U0|U0|altpll_component|auto_generated|pll1|clk[0]'
 61. Slow 1200mV 0C Model Hold: 'U0|U0|altpll_component|auto_generated|pll1|clk[1]'
 62. Slow 1200mV 0C Model Hold: 'CPU_WR'
 63. Slow 1200mV 0C Model Recovery: 'CPU_RD'
 64. Slow 1200mV 0C Model Removal: 'CPU_RD'
 65. Slow 1200mV 0C Model Minimum Pulse Width: 'CPU_WR'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'CPU_RD'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'CPU_Set'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'LED_Check:U9|Low_Clk_Counter[19]'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'U0|U0|altpll_component|auto_generated|pll1|clk[0]'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK48M'
 71. Slow 1200mV 0C Model Minimum Pulse Width: 'U0|U0|altpll_component|auto_generated|pll1|clk[1]'
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. Output Enable Times
 77. Minimum Output Enable Times
 78. Output Disable Times
 79. Minimum Output Disable Times
 80. Slow 1200mV 0C Model Metastability Report
 81. Fast 1200mV 0C Model Setup Summary
 82. Fast 1200mV 0C Model Hold Summary
 83. Fast 1200mV 0C Model Recovery Summary
 84. Fast 1200mV 0C Model Removal Summary
 85. Fast 1200mV 0C Model Minimum Pulse Width Summary
 86. Fast 1200mV 0C Model Setup: 'LED_Check:U9|Low_Clk_Counter[19]'
 87. Fast 1200mV 0C Model Setup: 'CPU_Set'
 88. Fast 1200mV 0C Model Setup: 'CLK48M'
 89. Fast 1200mV 0C Model Setup: 'CPU_WR'
 90. Fast 1200mV 0C Model Setup: 'CPU_RD'
 91. Fast 1200mV 0C Model Setup: 'U0|U0|altpll_component|auto_generated|pll1|clk[0]'
 92. Fast 1200mV 0C Model Setup: 'U0|U0|altpll_component|auto_generated|pll1|clk[1]'
 93. Fast 1200mV 0C Model Hold: 'CPU_Set'
 94. Fast 1200mV 0C Model Hold: 'CLK48M'
 95. Fast 1200mV 0C Model Hold: 'CPU_RD'
 96. Fast 1200mV 0C Model Hold: 'U0|U0|altpll_component|auto_generated|pll1|clk[0]'
 97. Fast 1200mV 0C Model Hold: 'U0|U0|altpll_component|auto_generated|pll1|clk[1]'
 98. Fast 1200mV 0C Model Hold: 'LED_Check:U9|Low_Clk_Counter[19]'
 99. Fast 1200mV 0C Model Hold: 'CPU_WR'
100. Fast 1200mV 0C Model Recovery: 'CPU_RD'
101. Fast 1200mV 0C Model Removal: 'CPU_RD'
102. Fast 1200mV 0C Model Minimum Pulse Width: 'CPU_WR'
103. Fast 1200mV 0C Model Minimum Pulse Width: 'CPU_Set'
104. Fast 1200mV 0C Model Minimum Pulse Width: 'CPU_RD'
105. Fast 1200mV 0C Model Minimum Pulse Width: 'LED_Check:U9|Low_Clk_Counter[19]'
106. Fast 1200mV 0C Model Minimum Pulse Width: 'U0|U0|altpll_component|auto_generated|pll1|clk[0]'
107. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK48M'
108. Fast 1200mV 0C Model Minimum Pulse Width: 'U0|U0|altpll_component|auto_generated|pll1|clk[1]'
109. Setup Times
110. Hold Times
111. Clock to Output Times
112. Minimum Clock to Output Times
113. Output Enable Times
114. Minimum Output Enable Times
115. Output Disable Times
116. Minimum Output Disable Times
117. Fast 1200mV 0C Model Metastability Report
118. Multicorner Timing Analysis Summary
119. Setup Times
120. Hold Times
121. Clock to Output Times
122. Minimum Clock to Output Times
123. Board Trace Model Assignments
124. Input Transition Times
125. Signal Integrity Metrics (Slow 1200mv 0c Model)
126. Signal Integrity Metrics (Slow 1200mv 85c Model)
127. Signal Integrity Metrics (Fast 1200mv 0c Model)
128. Setup Transfers
129. Hold Transfers
130. Recovery Transfers
131. Removal Transfers
132. Report TCCS
133. Report RSKM
134. Unconstrained Paths
135. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version ;
; Revision Name      ; USB2_SDRAM_Project                                               ;
; Device Family      ; Cyclone IV E                                                     ;
; Device Name        ; EP4CE10F17C8                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Enabled                                                          ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; CLK48M                                            ; Base      ; 20.833 ; 48.0 MHz   ; 0.000 ; 10.416 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { CLK48M }                                            ;
; CPU_RD                                            ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { CPU_RD }                                            ;
; CPU_Set                                           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { CPU_Set }                                           ;
; CPU_WR                                            ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { CPU_WR }                                            ;
; LED_Check:U9|Low_Clk_Counter[19]                  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { LED_Check:U9|Low_Clk_Counter[19] }                  ;
; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 9.259  ; 108.0 MHz  ; 0.000 ; 4.629  ; 50.00      ; 4         ; 9           ;       ;        ;           ;            ; false    ; CLK48M ; U0|U0|altpll_component|auto_generated|pll1|inclk[0] ; { U0|U0|altpll_component|auto_generated|pll1|clk[0] } ;
; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 55.554 ; 18.0 MHz   ; 0.000 ; 27.777 ; 50.00      ; 8         ; 3           ;       ;        ;           ;            ; false    ; CLK48M ; U0|U0|altpll_component|auto_generated|pll1|inclk[0] ; { U0|U0|altpll_component|auto_generated|pll1|clk[1] } ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                               ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                                          ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------------------+
; 98.43 MHz  ; 98.43 MHz       ; CPU_Set                                           ;                                                               ;
; 139.28 MHz ; 139.28 MHz      ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 155.18 MHz ; 155.18 MHz      ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;                                                               ;
; 227.38 MHz ; 227.38 MHz      ; CLK48M                                            ;                                                               ;
; 293.0 MHz  ; 293.0 MHz       ; LED_Check:U9|Low_Clk_Counter[19]                  ;                                                               ;
; 766.87 MHz ; 250.0 MHz       ; CPU_WR                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; LED_Check:U9|Low_Clk_Counter[19]                  ; -6.402 ; -43.761       ;
; CPU_Set                                           ; -4.580 ; -45.606       ;
; CPU_WR                                            ; -0.304 ; -1.165        ;
; CLK48M                                            ; -0.101 ; -0.101        ;
; CPU_RD                                            ; -0.095 ; -0.540        ;
; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 1.040  ; 0.000         ;
; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 5.443  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CPU_Set                                           ; -0.915 ; -5.482        ;
; CLK48M                                            ; -0.658 ; -0.658        ;
; CPU_RD                                            ; 0.247  ; 0.000         ;
; LED_Check:U9|Low_Clk_Counter[19]                  ; 0.432  ; 0.000         ;
; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.435  ; 0.000         ;
; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.452  ; 0.000         ;
; CPU_WR                                            ; 0.551  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; CPU_RD ; -0.436 ; -2.532               ;
+--------+--------+----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+--------+-------+----------------------+
; Clock  ; Slack ; End Point TNS        ;
+--------+-------+----------------------+
; CPU_RD ; 0.089 ; 0.000                ;
+--------+-------+----------------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CPU_WR                                            ; -3.000 ; -26.792       ;
; CPU_RD                                            ; -3.000 ; -14.896       ;
; CPU_Set                                           ; -3.000 ; -3.000        ;
; LED_Check:U9|Low_Clk_Counter[19]                  ; -1.487 ; -17.844       ;
; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.346  ; 0.000         ;
; CLK48M                                            ; 10.162 ; 0.000         ;
; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 27.535 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'LED_Check:U9|Low_Clk_Counter[19]'                                                                                                                       ;
+--------+-------------------------------+-------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -6.402 ; Check_Led[4]                  ; LED_Check:U9|Check_Counter[2] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.812     ; 3.081      ;
; -6.170 ; Check_Led[5]                  ; LED_Check:U9|Check_Counter[2] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.664     ; 2.997      ;
; -6.096 ; Check_Led[4]                  ; LED_Check:U9|Check_Counter[1] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.382     ; 3.205      ;
; -6.094 ; Check_Led[4]                  ; LED_Check:U9|Check_Counter[4] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.382     ; 3.203      ;
; -6.004 ; Check_Led[1]                  ; LED_Check:U9|Check_Counter[2] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.665     ; 2.830      ;
; -5.973 ; Check_Led[4]                  ; LED_Check:U9|Check_Counter[0] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.382     ; 3.082      ;
; -5.908 ; Check_Led[0]                  ; LED_Check:U9|Check_Counter[2] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.663     ; 2.736      ;
; -5.864 ; Check_Led[5]                  ; LED_Check:U9|Check_Counter[1] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.234     ; 3.121      ;
; -5.862 ; Check_Led[5]                  ; LED_Check:U9|Check_Counter[4] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.234     ; 3.119      ;
; -5.849 ; Check_Led[4]                  ; LED_Check:U9|Check_Counter[5] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.382     ; 2.958      ;
; -5.790 ; Check_Led[2]                  ; LED_Check:U9|Check_Counter[2] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.619     ; 2.662      ;
; -5.757 ; Check_Led[6]                  ; LED_Check:U9|Check_Counter[2] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.620     ; 2.628      ;
; -5.741 ; Check_Led[5]                  ; LED_Check:U9|Check_Counter[0] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.234     ; 2.998      ;
; -5.714 ; Check_Led[7]                  ; LED_Check:U9|Check_Counter[2] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.664     ; 2.541      ;
; -5.690 ; Check_Led[1]                  ; LED_Check:U9|Check_Counter[1] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.235     ; 2.946      ;
; -5.688 ; Check_Led[1]                  ; LED_Check:U9|Check_Counter[4] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.235     ; 2.944      ;
; -5.659 ; Check_Led[3]                  ; LED_Check:U9|Check_Counter[2] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.619     ; 2.531      ;
; -5.617 ; Check_Led[5]                  ; LED_Check:U9|Check_Counter[5] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.234     ; 2.874      ;
; -5.594 ; Check_Led[0]                  ; LED_Check:U9|Check_Counter[1] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.233     ; 2.852      ;
; -5.592 ; Check_Led[0]                  ; LED_Check:U9|Check_Counter[4] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.233     ; 2.850      ;
; -5.575 ; Check_Led[1]                  ; LED_Check:U9|Check_Counter[0] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.235     ; 2.831      ;
; -5.479 ; Check_Led[0]                  ; LED_Check:U9|Check_Counter[0] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.233     ; 2.737      ;
; -5.476 ; Check_Led[2]                  ; LED_Check:U9|Check_Counter[1] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.189     ; 2.778      ;
; -5.474 ; Check_Led[2]                  ; LED_Check:U9|Check_Counter[4] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.189     ; 2.776      ;
; -5.451 ; Check_Led[6]                  ; LED_Check:U9|Check_Counter[1] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.190     ; 2.752      ;
; -5.449 ; Check_Led[6]                  ; LED_Check:U9|Check_Counter[4] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.190     ; 2.750      ;
; -5.443 ; Check_Led[1]                  ; LED_Check:U9|Check_Counter[5] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.235     ; 2.699      ;
; -5.424 ; Check_Led[7]                  ; LED_Check:U9|Check_Counter[1] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.234     ; 2.681      ;
; -5.421 ; Check_Led[7]                  ; LED_Check:U9|Check_Counter[4] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.234     ; 2.678      ;
; -5.361 ; Check_Led[2]                  ; LED_Check:U9|Check_Counter[0] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.189     ; 2.663      ;
; -5.347 ; Check_Led[0]                  ; LED_Check:U9|Check_Counter[5] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.233     ; 2.605      ;
; -5.345 ; Check_Led[3]                  ; LED_Check:U9|Check_Counter[1] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.189     ; 2.647      ;
; -5.343 ; Check_Led[3]                  ; LED_Check:U9|Check_Counter[4] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.189     ; 2.645      ;
; -5.328 ; Check_Led[6]                  ; LED_Check:U9|Check_Counter[0] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.190     ; 2.629      ;
; -5.285 ; Check_Led[7]                  ; LED_Check:U9|Check_Counter[0] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.234     ; 2.542      ;
; -5.230 ; Check_Led[3]                  ; LED_Check:U9|Check_Counter[0] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.189     ; 2.532      ;
; -5.229 ; Check_Led[2]                  ; LED_Check:U9|Check_Counter[5] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.189     ; 2.531      ;
; -5.204 ; Check_Led[6]                  ; LED_Check:U9|Check_Counter[5] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.190     ; 2.505      ;
; -5.157 ; Check_Led[7]                  ; LED_Check:U9|Check_Counter[5] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.234     ; 2.414      ;
; -5.098 ; Check_Led[3]                  ; LED_Check:U9|Check_Counter[5] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.189     ; 2.400      ;
; -2.413 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.081     ; 3.333      ;
; -2.292 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.529     ; 2.764      ;
; -2.292 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.529     ; 2.764      ;
; -2.292 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.529     ; 2.764      ;
; -2.214 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.529     ; 2.686      ;
; -2.214 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.529     ; 2.686      ;
; -2.214 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.529     ; 2.686      ;
; -2.187 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.081     ; 3.107      ;
; -2.180 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.529     ; 2.652      ;
; -2.180 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.529     ; 2.652      ;
; -2.180 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.529     ; 2.652      ;
; -2.159 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.529     ; 2.631      ;
; -2.159 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.529     ; 2.631      ;
; -2.159 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.529     ; 2.631      ;
; -2.099 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; 0.349      ; 3.449      ;
; -2.097 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; 0.349      ; 3.447      ;
; -2.055 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.081     ; 2.975      ;
; -2.055 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.081     ; 2.975      ;
; -2.055 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.081     ; 2.975      ;
; -2.046 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.081     ; 2.966      ;
; -2.046 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.081     ; 2.966      ;
; -2.046 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.081     ; 2.966      ;
; -1.984 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; 0.349      ; 3.334      ;
; -1.895 ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.180     ; 2.716      ;
; -1.881 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; 0.349      ; 3.231      ;
; -1.879 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.529     ; 2.351      ;
; -1.879 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.529     ; 2.351      ;
; -1.879 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.529     ; 2.351      ;
; -1.879 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; 0.349      ; 3.229      ;
; -1.862 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.099     ; 2.764      ;
; -1.862 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.099     ; 2.764      ;
; -1.862 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.099     ; 2.764      ;
; -1.862 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.099     ; 2.764      ;
; -1.862 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.099     ; 2.764      ;
; -1.852 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; 0.349      ; 3.202      ;
; -1.852 ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.610     ; 2.243      ;
; -1.830 ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.180     ; 2.651      ;
; -1.821 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.529     ; 2.293      ;
; -1.787 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.529     ; 2.259      ;
; -1.784 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.099     ; 2.686      ;
; -1.784 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.099     ; 2.686      ;
; -1.784 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.099     ; 2.686      ;
; -1.784 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.099     ; 2.686      ;
; -1.784 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.099     ; 2.686      ;
; -1.775 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.081     ; 2.695      ;
; -1.775 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.081     ; 2.695      ;
; -1.775 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.081     ; 2.695      ;
; -1.767 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.529     ; 2.239      ;
; -1.758 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; 0.349      ; 3.108      ;
; -1.750 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.099     ; 2.652      ;
; -1.750 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.099     ; 2.652      ;
; -1.750 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.099     ; 2.652      ;
; -1.750 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.099     ; 2.652      ;
; -1.750 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.099     ; 2.652      ;
; -1.733 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.529     ; 2.205      ;
; -1.729 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.099     ; 2.631      ;
; -1.729 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.099     ; 2.631      ;
; -1.729 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.099     ; 2.631      ;
; -1.729 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.099     ; 2.631      ;
; -1.729 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.099     ; 2.631      ;
+--------+-------------------------------+-------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CPU_Set'                                                                                ;
+--------+------------------+---------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+---------------------+--------------+-------------+--------------+------------+------------+
; -4.580 ; CPU_Read_1_t[6]  ; CPU_Read_1[6]~latch ; CPU_Set      ; CPU_Set     ; 0.500        ; -3.342     ; 0.449      ;
; -4.579 ; CPU_Read_1_t[0]  ; CPU_Read_1[0]~latch ; CPU_Set      ; CPU_Set     ; 0.500        ; -3.346     ; 0.430      ;
; -4.457 ; CPU_Read_1_t[1]  ; CPU_Read_1[1]~latch ; CPU_Set      ; CPU_Set     ; 0.500        ; -3.417     ; 0.450      ;
; -4.293 ; CPU_Read_1_t[4]  ; CPU_Read_1[4]~latch ; CPU_Set      ; CPU_Set     ; 0.500        ; -3.256     ; 0.448      ;
; -4.288 ; CPU_Read_1_t[2]  ; CPU_Read_1[2]~latch ; CPU_Set      ; CPU_Set     ; 0.500        ; -3.258     ; 0.442      ;
; -4.284 ; CPU_Read_1_t[3]  ; CPU_Read_1[3]~latch ; CPU_Set      ; CPU_Set     ; 0.500        ; -3.258     ; 0.440      ;
; -4.267 ; CPU_Read_1_t[7]  ; CPU_Read_1[7]~latch ; CPU_Set      ; CPU_Set     ; 0.500        ; -3.231     ; 0.449      ;
; -4.260 ; CPU_Read_1_t[5]  ; CPU_Read_1[5]~latch ; CPU_Set      ; CPU_Set     ; 0.500        ; -3.234     ; 0.439      ;
; -2.016 ; Check_Led[0]     ; CPU_Read_1_t[0]     ; CPU_Set      ; CPU_Set     ; 1.000        ; -0.225     ; 1.797      ;
; -1.701 ; Check_Led[6]     ; CPU_Read_1_t[6]     ; CPU_Set      ; CPU_Set     ; 1.000        ; -0.181     ; 1.504      ;
; -1.421 ; Check_Led[7]     ; CPU_Read_1_t[7]     ; CPU_Set      ; CPU_Set     ; 1.000        ; -0.224     ; 1.189      ;
; -1.412 ; Check_Led[5]     ; CPU_Read_1_t[5]     ; CPU_Set      ; CPU_Set     ; 1.000        ; -0.221     ; 1.185      ;
; -1.181 ; Check_Led[4]     ; CPU_Read_1_t[4]     ; CPU_Set      ; CPU_Set     ; 1.000        ; -0.330     ; 0.843      ;
; -1.106 ; Check_Led[1]     ; CPU_Read_1_t[1]     ; CPU_Set      ; CPU_Set     ; 1.000        ; -0.028     ; 1.264      ;
; -0.884 ; Check_Led[2]     ; CPU_Read_1_t[2]     ; CPU_Set      ; CPU_Set     ; 1.000        ; -0.135     ; 0.744      ;
; -0.877 ; Check_Led[3]     ; CPU_Read_1_t[3]     ; CPU_Set      ; CPU_Set     ; 1.000        ; -0.136     ; 0.737      ;
; 0.045  ; CPU_Command_2[2] ; Check_Led[2]        ; CPU_WR       ; CPU_Set     ; 0.500        ; 3.211      ; 2.637      ;
; 0.058  ; CPU_Command_2[3] ; Check_Led[3]        ; CPU_WR       ; CPU_Set     ; 0.500        ; 3.211      ; 2.632      ;
; 0.142  ; CPU_Command_2[5] ; Check_Led[5]        ; CPU_WR       ; CPU_Set     ; 0.500        ; 3.255      ; 2.777      ;
; 0.198  ; CPU_Command_2[6] ; Check_Led[6]        ; CPU_WR       ; CPU_Set     ; 0.500        ; 2.855      ; 2.337      ;
; 0.199  ; CPU_Command_2[7] ; Check_Led[7]        ; CPU_WR       ; CPU_Set     ; 0.500        ; 3.255      ; 2.723      ;
; 0.290  ; CPU_Command_2[1] ; Check_Led[1]        ; CPU_WR       ; CPU_Set     ; 0.500        ; 3.256      ; 2.630      ;
; 0.293  ; CPU_Command_2[0] ; Check_Led[0]        ; CPU_WR       ; CPU_Set     ; 0.500        ; 3.254      ; 2.629      ;
; 0.385  ; CPU_Command_2[4] ; Check_Led[4]        ; CPU_WR       ; CPU_Set     ; 0.500        ; 3.397      ; 2.682      ;
+--------+------------------+---------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CPU_WR'                                                                              ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; -0.304 ; CPU_Command_1[4] ; CPU_Command_2[4] ; CPU_WR       ; CPU_WR      ; 1.000        ; -0.052     ; 1.273      ;
; -0.166 ; CPU_Command_1[1] ; CPU_Command_2[1] ; CPU_WR       ; CPU_WR      ; 1.000        ; -0.052     ; 1.135      ;
; -0.148 ; CPU_Command_1[3] ; CPU_Command_2[3] ; CPU_WR       ; CPU_WR      ; 1.000        ; -0.052     ; 1.117      ;
; -0.148 ; CPU_Command_1[5] ; CPU_Command_2[5] ; CPU_WR       ; CPU_WR      ; 1.000        ; -0.052     ; 1.117      ;
; -0.139 ; CPU_Command_1[2] ; CPU_Command_2[2] ; CPU_WR       ; CPU_WR      ; 1.000        ; -0.052     ; 1.108      ;
; -0.137 ; CPU_Command_1[0] ; CPU_Command_2[0] ; CPU_WR       ; CPU_WR      ; 1.000        ; -0.052     ; 1.106      ;
; -0.123 ; CPU_Command_1[7] ; CPU_Command_2[7] ; CPU_WR       ; CPU_WR      ; 1.000        ; -0.052     ; 1.092      ;
; 0.058  ; CPU_Command_1[6] ; CPU_Command_2[6] ; CPU_WR       ; CPU_WR      ; 1.000        ; -0.056     ; 0.907      ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK48M'                                                                                                                                  ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -0.101 ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M      ; 0.001        ; 2.490      ; 2.844      ;
; -0.090 ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M      ; 0.001        ; 2.490      ; 2.833      ;
; 16.435 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 4.318      ;
; 16.526 ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 4.227      ;
; 16.534 ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 4.219      ;
; 16.582 ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 4.171      ;
; 16.680 ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 4.073      ;
; 16.728 ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 4.025      ;
; 16.818 ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 3.935      ;
; 16.875 ; LED_Check:U9|Low_Clk_Counter[8]  ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 3.878      ;
; 16.965 ; LED_Check:U9|Low_Clk_Counter[7]  ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 3.788      ;
; 17.021 ; LED_Check:U9|Low_Clk_Counter[10] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 3.732      ;
; 17.111 ; LED_Check:U9|Low_Clk_Counter[9]  ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 3.642      ;
; 17.167 ; LED_Check:U9|Low_Clk_Counter[12] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 3.586      ;
; 17.265 ; LED_Check:U9|Low_Clk_Counter[11] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 3.488      ;
; 17.312 ; LED_Check:U9|Low_Clk_Counter[14] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 3.441      ;
; 17.402 ; LED_Check:U9|Low_Clk_Counter[13] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 3.351      ;
; 17.460 ; LED_Check:U9|Low_Clk_Counter[16] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 3.293      ;
; 17.548 ; LED_Check:U9|Low_Clk_Counter[15] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 3.205      ;
; 17.603 ; LED_Check:U9|Low_Clk_Counter[18] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 3.150      ;
; 17.701 ; LED_Check:U9|Low_Clk_Counter[17] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 3.052      ;
; 17.758 ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.995      ;
; 17.762 ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.991      ;
; 17.790 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.963      ;
; 17.820 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.933      ;
; 17.881 ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.872      ;
; 17.889 ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.864      ;
; 17.904 ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.849      ;
; 17.905 ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.848      ;
; 17.908 ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.845      ;
; 17.936 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.817      ;
; 17.937 ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.816      ;
; 17.966 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.787      ;
; 17.967 ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.786      ;
; 18.027 ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.726      ;
; 18.035 ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.718      ;
; 18.035 ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.718      ;
; 18.050 ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.703      ;
; 18.051 ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.702      ;
; 18.054 ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.699      ;
; 18.054 ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.699      ;
; 18.082 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.671      ;
; 18.083 ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.670      ;
; 18.083 ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.670      ;
; 18.112 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.641      ;
; 18.113 ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.640      ;
; 18.113 ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.640      ;
; 18.173 ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.580      ;
; 18.173 ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.580      ;
; 18.181 ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.572      ;
; 18.181 ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.572      ;
; 18.196 ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[12] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.557      ;
; 18.197 ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.556      ;
; 18.200 ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.553      ;
; 18.200 ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[12] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.553      ;
; 18.201 ; LED_Check:U9|Low_Clk_Counter[7]  ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.552      ;
; 18.228 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[11] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.525      ;
; 18.229 ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.524      ;
; 18.229 ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.524      ;
; 18.230 ; LED_Check:U9|Low_Clk_Counter[8]  ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.523      ;
; 18.258 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[12] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.495      ;
; 18.259 ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.494      ;
; 18.259 ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.494      ;
; 18.260 ; LED_Check:U9|Low_Clk_Counter[8]  ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.493      ;
; 18.319 ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.434      ;
; 18.319 ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[11] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.434      ;
; 18.320 ; LED_Check:U9|Low_Clk_Counter[7]  ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.433      ;
; 18.327 ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.426      ;
; 18.327 ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[11] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.426      ;
; 18.342 ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[10] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.411      ;
; 18.343 ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[12] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.410      ;
; 18.346 ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.407      ;
; 18.346 ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[10] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.407      ;
; 18.347 ; LED_Check:U9|Low_Clk_Counter[9]  ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.406      ;
; 18.347 ; LED_Check:U9|Low_Clk_Counter[7]  ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.406      ;
; 18.374 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[9]  ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.379      ;
; 18.375 ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.378      ;
; 18.375 ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[11] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.378      ;
; 18.376 ; LED_Check:U9|Low_Clk_Counter[10] ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.377      ;
; 18.376 ; LED_Check:U9|Low_Clk_Counter[8]  ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.377      ;
; 18.404 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[10] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.349      ;
; 18.405 ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.348      ;
; 18.405 ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[12] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.348      ;
; 18.406 ; LED_Check:U9|Low_Clk_Counter[10] ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.347      ;
; 18.406 ; LED_Check:U9|Low_Clk_Counter[8]  ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.347      ;
; 18.465 ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.288      ;
; 18.465 ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[9]  ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.288      ;
; 18.466 ; LED_Check:U9|Low_Clk_Counter[9]  ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.287      ;
; 18.466 ; LED_Check:U9|Low_Clk_Counter[7]  ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.287      ;
; 18.473 ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[11] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.280      ;
; 18.473 ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[9]  ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.280      ;
; 18.488 ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[8]  ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.265      ;
; 18.489 ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[10] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.264      ;
; 18.490 ; LED_Check:U9|Low_Clk_Counter[11] ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.263      ;
; 18.492 ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[12] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.261      ;
; 18.492 ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[8]  ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.261      ;
; 18.493 ; LED_Check:U9|Low_Clk_Counter[9]  ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.260      ;
; 18.493 ; LED_Check:U9|Low_Clk_Counter[7]  ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.260      ;
; 18.520 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[7]  ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.233      ;
; 18.521 ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[11] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.081     ; 2.232      ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CPU_RD'                                                                                        ;
+--------+---------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -0.095 ; CPU_Read_1[6]~latch ; CPU_Read_1[6]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; -0.132     ; 0.954      ;
; -0.092 ; CPU_Read_1[3]~latch ; CPU_Read_1[3]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; -0.332     ; 0.751      ;
; -0.092 ; CPU_Read_1[4]~latch ; CPU_Read_1[4]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; -0.332     ; 0.751      ;
; -0.091 ; CPU_Read_1[1]~latch ; CPU_Read_1[1]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; -0.333     ; 0.749      ;
; -0.089 ; CPU_Read_1[2]~latch ; CPU_Read_1[2]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; -0.332     ; 0.748      ;
; -0.081 ; CPU_Read_1[0]~latch ; CPU_Read_1[0]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; -0.126     ; 0.946      ;
; 0.180  ; CPU_Read_1[7]~latch ; CPU_Read_1[7]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; -0.064     ; 0.747      ;
; 0.206  ; CPU_Read_1[5]~latch ; CPU_Read_1[5]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; -0.064     ; 0.721      ;
+--------+---------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U0|U0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.040 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[3]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.067     ; 3.524      ;
; 1.040 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[2]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.067     ; 3.524      ;
; 1.040 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[0]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.067     ; 3.524      ;
; 1.040 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[1]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.067     ; 3.524      ;
; 1.047 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[4]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.080     ; 3.504      ;
; 1.047 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[5]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.080     ; 3.504      ;
; 1.250 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.249      ; 3.545      ;
; 1.250 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.249      ; 3.545      ;
; 1.250 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.249      ; 3.545      ;
; 1.250 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.249      ; 3.545      ;
; 1.251 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.236      ; 3.531      ;
; 1.251 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.236      ; 3.531      ;
; 1.251 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.236      ; 3.531      ;
; 1.251 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.236      ; 3.531      ;
; 1.256 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.242      ; 3.532      ;
; 1.256 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.242      ; 3.532      ;
; 1.256 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.242      ; 3.532      ;
; 1.256 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.242      ; 3.532      ;
; 1.263 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.066     ; 3.302      ;
; 1.264 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.066     ; 3.301      ;
; 1.272 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.066     ; 3.293      ;
; 1.273 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.066     ; 3.292      ;
; 1.276 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.066     ; 3.289      ;
; 1.288 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.063     ; 3.280      ;
; 1.353 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[3]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.067     ; 3.211      ;
; 1.353 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[2]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.067     ; 3.211      ;
; 1.353 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[0]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.067     ; 3.211      ;
; 1.353 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[1]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.067     ; 3.211      ;
; 1.360 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[4]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.080     ; 3.191      ;
; 1.360 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[5]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.080     ; 3.191      ;
; 1.373 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.063     ; 3.195      ;
; 1.404 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~portb_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.249      ; 3.523      ;
; 1.430 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~portb_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.256      ; 3.504      ;
; 1.465 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~portb_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.243      ; 3.456      ;
; 1.487 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.066     ; 3.078      ;
; 1.487 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.066     ; 3.078      ;
; 1.487 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.066     ; 3.078      ;
; 1.487 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.066     ; 3.078      ;
; 1.487 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.066     ; 3.078      ;
; 1.563 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.249      ; 3.232      ;
; 1.563 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.249      ; 3.232      ;
; 1.563 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.249      ; 3.232      ;
; 1.563 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.249      ; 3.232      ;
; 1.564 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.236      ; 3.218      ;
; 1.564 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.236      ; 3.218      ;
; 1.564 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.236      ; 3.218      ;
; 1.564 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.236      ; 3.218      ;
; 1.565 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.066     ; 3.000      ;
; 1.566 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.066     ; 2.999      ;
; 1.569 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.242      ; 3.219      ;
; 1.569 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.242      ; 3.219      ;
; 1.569 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.242      ; 3.219      ;
; 1.569 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.242      ; 3.219      ;
; 1.578 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.066     ; 2.987      ;
; 1.579 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.066     ; 2.986      ;
; 1.582 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.066     ; 2.983      ;
; 1.590 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.063     ; 2.978      ;
; 1.605 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdemp_eq_comp_msb_aeb                                      ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.068     ; 2.958      ;
; 1.629 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdemp_eq_comp_lsb_aeb                                      ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.068     ; 2.934      ;
; 1.658 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.250      ; 3.138      ;
; 1.658 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.250      ; 3.138      ;
; 1.658 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.250      ; 3.138      ;
; 1.658 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.250      ; 3.138      ;
; 1.675 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.063     ; 2.893      ;
; 1.681 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[10]                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.067     ; 2.883      ;
; 1.681 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[11]                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.067     ; 2.883      ;
; 1.681 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[9]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.067     ; 2.883      ;
; 1.681 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[8]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.067     ; 2.883      ;
; 1.681 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[7]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.067     ; 2.883      ;
; 1.681 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[6]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.067     ; 2.883      ;
; 1.682 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.066     ; 2.883      ;
; 1.710 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.066     ; 2.855      ;
; 1.717 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~portb_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.249      ; 3.210      ;
; 1.743 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~portb_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.256      ; 3.191      ;
; 1.778 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~portb_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.243      ; 3.143      ;
; 1.800 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.066     ; 2.765      ;
; 1.800 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.066     ; 2.765      ;
; 1.800 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.066     ; 2.765      ;
; 1.800 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.066     ; 2.765      ;
; 1.800 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.066     ; 2.765      ;
; 1.942 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdemp_eq_comp_lsb_aeb                                      ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.068     ; 2.621      ;
; 1.971 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.250      ; 2.825      ;
; 1.971 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.250      ; 2.825      ;
; 1.971 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.250      ; 2.825      ;
; 1.971 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.250      ; 2.825      ;
; 1.984 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdemp_eq_comp_msb_aeb                                      ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.068     ; 2.579      ;
; 1.985 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.066     ; 2.580      ;
; 1.994 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[10]                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.067     ; 2.570      ;
; 1.994 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[11]                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.067     ; 2.570      ;
; 1.994 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[9]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.067     ; 2.570      ;
; 1.994 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[8]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.067     ; 2.570      ;
; 1.994 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[7]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.067     ; 2.570      ;
; 1.994 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[6]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.067     ; 2.570      ;
; 2.013 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.066     ; 2.552      ;
; 2.081 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.068     ; 2.482      ;
; 2.091 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~portb_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.257      ; 2.844      ;
; 2.208 ; SDRAM_Controller:U3|readcamerafifo_t ; SDRAM_Controller:U3|ReadUSBFIFO                                                                                                             ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.629        ; -0.100     ; 2.322      ;
; 2.283 ; SDRAM_Controller:U4|readcamerafifo_t ; SDRAM_Controller:U4|ReadUSBFIFO                                                                                                             ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.629        ; -0.112     ; 2.235      ;
; 2.404 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~portb_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.257      ; 2.531      ;
; 2.460 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.068     ; 2.103      ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U0|U0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 5.443  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[6]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 9.259        ; -0.206     ; 3.611      ;
; 5.446  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[7]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 9.259        ; -0.206     ; 3.608      ;
; 5.914  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[5]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 9.259        ; -0.194     ; 3.152      ;
; 6.137  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[11]                                                  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 9.259        ; -0.206     ; 2.917      ;
; 6.312  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[3]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 9.259        ; -0.207     ; 2.741      ;
; 6.318  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[2]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 9.259        ; -0.207     ; 2.735      ;
; 6.376  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[0]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 9.259        ; -0.207     ; 2.677      ;
; 6.393  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[9]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 9.259        ; -0.206     ; 2.661      ;
; 6.576  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[10]                                                  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 9.259        ; -0.206     ; 2.478      ;
; 6.605  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[4]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 9.259        ; -0.194     ; 2.461      ;
; 6.780  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[1]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 9.259        ; -0.207     ; 2.273      ;
; 6.847  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[8]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 9.259        ; -0.206     ; 2.207      ;
; 49.110 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.080     ; 6.365      ;
; 49.165 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.080     ; 6.310      ;
; 49.547 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.080     ; 5.928      ;
; 49.602 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.080     ; 5.873      ;
; 49.867 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.081     ; 5.607      ;
; 50.095 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.078     ; 5.382      ;
; 50.150 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.078     ; 5.327      ;
; 50.304 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.081     ; 5.170      ;
; 50.352 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.079     ; 5.124      ;
; 50.407 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.079     ; 5.069      ;
; 50.530 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.080     ; 4.945      ;
; 50.715 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.080     ; 4.760      ;
; 50.737 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.079     ; 4.739      ;
; 50.770 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.080     ; 4.705      ;
; 50.777 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.080     ; 4.698      ;
; 50.792 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.079     ; 4.684      ;
; 50.848 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.080     ; 4.627      ;
; 50.852 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.079     ; 4.624      ;
; 50.859 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[1]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.081     ; 4.615      ;
; 50.859 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[0]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.081     ; 4.615      ;
; 50.865 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.081     ; 4.609      ;
; 50.870 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[3]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.081     ; 4.604      ;
; 50.903 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.080     ; 4.572      ;
; 50.954 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[1]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.094     ; 4.507      ;
; 50.978 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[1]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.092     ; 4.485      ;
; 51.008 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[0]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.094     ; 4.453      ;
; 51.046 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[0]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.092     ; 4.417      ;
; 51.065 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[3]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.094     ; 4.396      ;
; 51.109 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.080     ; 4.366      ;
; 51.119 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[3]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.081     ; 4.355      ;
; 51.157 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[2]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.092     ; 4.306      ;
; 51.165 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[2]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.094     ; 4.296      ;
; 51.174 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.081     ; 4.300      ;
; 51.206 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.081     ; 4.268      ;
; 51.213 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[5]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.094     ; 4.248      ;
; 51.265 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[11]                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.080     ; 4.210      ;
; 51.265 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[10]                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.080     ; 4.210      ;
; 51.265 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[9]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.080     ; 4.210      ;
; 51.265 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.080     ; 4.210      ;
; 51.265 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.080     ; 4.210      ;
; 51.267 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[6]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.082     ; 4.206      ;
; 51.271 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[5]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.092     ; 4.192      ;
; 51.289 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[2]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.081     ; 4.185      ;
; 51.302 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[5]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.081     ; 4.172      ;
; 51.305 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.081     ; 4.169      ;
; 51.306 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[4]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.094     ; 4.155      ;
; 51.382 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[3]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.093     ; 4.080      ;
; 51.390 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[7]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.094     ; 4.071      ;
; 51.413 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[7]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.092     ; 4.050      ;
; 51.472 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.081     ; 4.002      ;
; 51.492 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[4]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.093     ; 3.970      ;
; 51.494 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.080     ; 3.981      ;
; 51.496 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.080     ; 3.979      ;
; 51.512 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[11]                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.080     ; 3.963      ;
; 51.512 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[10]                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.080     ; 3.963      ;
; 51.512 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[9]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.080     ; 3.963      ;
; 51.512 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.080     ; 3.963      ;
; 51.512 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.080     ; 3.963      ;
; 51.540 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9]  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[3]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.078     ; 3.937      ;
; 51.547 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[0]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.081     ; 3.927      ;
; 51.551 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.080     ; 3.924      ;
; 51.557 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.080     ; 3.918      ;
; 51.557 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[1]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.081     ; 3.917      ;
; 51.583 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.079     ; 3.893      ;
; 51.605 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.081     ; 3.869      ;
; 51.606 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.080     ; 3.869      ;
; 51.607 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.080     ; 3.868      ;
; 51.611 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[9]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.092     ; 3.852      ;
; 51.614 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.081     ; 3.860      ;
; 51.619 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.081     ; 3.855      ;
; 51.626 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[6]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.081     ; 3.848      ;
; 51.628 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[8]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.092     ; 3.835      ;
; 51.635 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[6]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.093     ; 3.827      ;
; 51.643 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.081     ; 3.831      ;
; 51.646 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[6]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.093     ; 3.816      ;
; 51.661 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[4]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.081     ; 3.813      ;
; 51.662 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.080     ; 3.813      ;
; 51.664 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[4]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.081     ; 3.810      ;
; 51.681 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[10]                                                  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[1]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.081     ; 3.793      ;
; 51.681 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[10]                                                  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[0]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.081     ; 3.793      ;
; 51.692 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[10]                                                  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[3]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.081     ; 3.782      ;
; 51.699 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[9]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.093     ; 3.763      ;
; 51.709 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[9]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[1]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.081     ; 3.765      ;
; 51.709 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[9]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[0]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.081     ; 3.765      ;
; 51.720 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[9]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[3]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.081     ; 3.754      ;
; 51.746 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_we_reg       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; 0.329      ; 4.185      ;
; 51.746 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_datain_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; 0.335      ; 4.191      ;
; 51.746 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; 0.329      ; 4.185      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CPU_Set'                                                                                 ;
+--------+------------------+---------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+---------------------+--------------+-------------+--------------+------------+------------+
; -0.915 ; CPU_Command_2[4] ; Check_Led[4]        ; CPU_WR       ; CPU_Set     ; -0.500       ; 3.714      ; 2.329      ;
; -0.732 ; CPU_Command_2[1] ; Check_Led[1]        ; CPU_WR       ; CPU_Set     ; -0.500       ; 3.567      ; 2.365      ;
; -0.717 ; CPU_Command_2[0] ; Check_Led[0]        ; CPU_WR       ; CPU_Set     ; -0.500       ; 3.565      ; 2.378      ;
; -0.670 ; CPU_Command_2[2] ; Check_Led[2]        ; CPU_WR       ; CPU_Set     ; -0.500       ; 3.521      ; 2.381      ;
; -0.661 ; CPU_Command_2[3] ; Check_Led[3]        ; CPU_WR       ; CPU_Set     ; -0.500       ; 3.521      ; 2.390      ;
; -0.636 ; CPU_Command_2[7] ; Check_Led[7]        ; CPU_WR       ; CPU_Set     ; -0.500       ; 3.566      ; 2.460      ;
; -0.607 ; CPU_Command_2[5] ; Check_Led[5]        ; CPU_WR       ; CPU_Set     ; -0.500       ; 3.566      ; 2.489      ;
; -0.544 ; CPU_Command_2[6] ; Check_Led[6]        ; CPU_WR       ; CPU_Set     ; -0.500       ; 3.179      ; 2.165      ;
; 0.546  ; Check_Led[2]     ; CPU_Read_1_t[2]     ; CPU_Set      ; CPU_Set     ; 0.000        ; 0.122      ; 0.668      ;
; 0.547  ; Check_Led[3]     ; CPU_Read_1_t[3]     ; CPU_Set      ; CPU_Set     ; 0.000        ; 0.122      ; 0.669      ;
; 0.803  ; Check_Led[1]     ; CPU_Read_1_t[1]     ; CPU_Set      ; CPU_Set     ; 0.000        ; 0.237      ; 1.040      ;
; 0.839  ; Check_Led[4]     ; CPU_Read_1_t[4]     ; CPU_Set      ; CPU_Set     ; 0.000        ; -0.065     ; 0.774      ;
; 0.997  ; Check_Led[5]     ; CPU_Read_1_t[5]     ; CPU_Set      ; CPU_Set     ; 0.000        ; 0.036      ; 1.033      ;
; 1.006  ; Check_Led[7]     ; CPU_Read_1_t[7]     ; CPU_Set      ; CPU_Set     ; 0.000        ; 0.033      ; 1.039      ;
; 1.240  ; Check_Led[6]     ; CPU_Read_1_t[6]     ; CPU_Set      ; CPU_Set     ; 0.000        ; 0.075      ; 1.315      ;
; 1.500  ; Check_Led[0]     ; CPU_Read_1_t[0]     ; CPU_Set      ; CPU_Set     ; 0.000        ; 0.031      ; 1.531      ;
; 3.805  ; CPU_Read_1_t[5]  ; CPU_Read_1[5]~latch ; CPU_Set      ; CPU_Set     ; -0.500       ; -2.924     ; 0.401      ;
; 3.818  ; CPU_Read_1_t[7]  ; CPU_Read_1[7]~latch ; CPU_Set      ; CPU_Set     ; -0.500       ; -2.921     ; 0.417      ;
; 3.827  ; CPU_Read_1_t[3]  ; CPU_Read_1[3]~latch ; CPU_Set      ; CPU_Set     ; -0.500       ; -2.945     ; 0.402      ;
; 3.830  ; CPU_Read_1_t[2]  ; CPU_Read_1[2]~latch ; CPU_Set      ; CPU_Set     ; -0.500       ; -2.946     ; 0.404      ;
; 3.841  ; CPU_Read_1_t[4]  ; CPU_Read_1[4]~latch ; CPU_Set      ; CPU_Set     ; -0.500       ; -2.944     ; 0.417      ;
; 3.927  ; CPU_Read_1_t[0]  ; CPU_Read_1[0]~latch ; CPU_Set      ; CPU_Set     ; -0.500       ; -3.044     ; 0.403      ;
; 3.936  ; CPU_Read_1_t[6]  ; CPU_Read_1[6]~latch ; CPU_Set      ; CPU_Set     ; -0.500       ; -3.039     ; 0.417      ;
; 3.992  ; CPU_Read_1_t[1]  ; CPU_Read_1[1]~latch ; CPU_Set      ; CPU_Set     ; -0.500       ; -3.098     ; 0.414      ;
+--------+------------------+---------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK48M'                                                                                                                                   ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -0.658 ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M      ; 0.000        ; 2.586      ; 2.431      ;
; -0.599 ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M      ; 0.000        ; 2.586      ; 2.490      ;
; 0.465  ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[0]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 0.758      ;
; 0.736  ; LED_Check:U9|Low_Clk_Counter[16] ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.029      ;
; 0.736  ; LED_Check:U9|Low_Clk_Counter[12] ; LED_Check:U9|Low_Clk_Counter[12] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.029      ;
; 0.736  ; LED_Check:U9|Low_Clk_Counter[10] ; LED_Check:U9|Low_Clk_Counter[10] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.029      ;
; 0.736  ; LED_Check:U9|Low_Clk_Counter[9]  ; LED_Check:U9|Low_Clk_Counter[9]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.029      ;
; 0.736  ; LED_Check:U9|Low_Clk_Counter[8]  ; LED_Check:U9|Low_Clk_Counter[8]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.029      ;
; 0.737  ; LED_Check:U9|Low_Clk_Counter[14] ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.030      ;
; 0.737  ; LED_Check:U9|Low_Clk_Counter[7]  ; LED_Check:U9|Low_Clk_Counter[7]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.030      ;
; 0.737  ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[6]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.030      ;
; 0.737  ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[4]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.030      ;
; 0.737  ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[2]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.030      ;
; 0.738  ; LED_Check:U9|Low_Clk_Counter[18] ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.031      ;
; 0.738  ; LED_Check:U9|Low_Clk_Counter[15] ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.031      ;
; 0.738  ; LED_Check:U9|Low_Clk_Counter[13] ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.031      ;
; 0.738  ; LED_Check:U9|Low_Clk_Counter[11] ; LED_Check:U9|Low_Clk_Counter[11] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.031      ;
; 0.738  ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[5]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.031      ;
; 0.739  ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[3]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.032      ;
; 0.740  ; LED_Check:U9|Low_Clk_Counter[17] ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.033      ;
; 0.757  ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[1]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.050      ;
; 0.757  ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[1]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.050      ;
; 1.090  ; LED_Check:U9|Low_Clk_Counter[8]  ; LED_Check:U9|Low_Clk_Counter[9]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.383      ;
; 1.090  ; LED_Check:U9|Low_Clk_Counter[12] ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.383      ;
; 1.090  ; LED_Check:U9|Low_Clk_Counter[10] ; LED_Check:U9|Low_Clk_Counter[11] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.383      ;
; 1.091  ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[7]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.384      ;
; 1.091  ; LED_Check:U9|Low_Clk_Counter[14] ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.384      ;
; 1.091  ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[5]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.384      ;
; 1.091  ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[3]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.384      ;
; 1.091  ; LED_Check:U9|Low_Clk_Counter[16] ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.384      ;
; 1.097  ; LED_Check:U9|Low_Clk_Counter[9]  ; LED_Check:U9|Low_Clk_Counter[10] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.390      ;
; 1.098  ; LED_Check:U9|Low_Clk_Counter[7]  ; LED_Check:U9|Low_Clk_Counter[8]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.391      ;
; 1.099  ; LED_Check:U9|Low_Clk_Counter[15] ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.392      ;
; 1.099  ; LED_Check:U9|Low_Clk_Counter[11] ; LED_Check:U9|Low_Clk_Counter[12] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.392      ;
; 1.099  ; LED_Check:U9|Low_Clk_Counter[13] ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.392      ;
; 1.099  ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[6]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.392      ;
; 1.099  ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[2]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.392      ;
; 1.100  ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[4]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.393      ;
; 1.100  ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[2]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.393      ;
; 1.101  ; LED_Check:U9|Low_Clk_Counter[17] ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.394      ;
; 1.106  ; LED_Check:U9|Low_Clk_Counter[9]  ; LED_Check:U9|Low_Clk_Counter[11] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.399      ;
; 1.107  ; LED_Check:U9|Low_Clk_Counter[7]  ; LED_Check:U9|Low_Clk_Counter[9]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.400      ;
; 1.108  ; LED_Check:U9|Low_Clk_Counter[11] ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.401      ;
; 1.108  ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[7]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.401      ;
; 1.108  ; LED_Check:U9|Low_Clk_Counter[13] ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.401      ;
; 1.108  ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[3]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.401      ;
; 1.108  ; LED_Check:U9|Low_Clk_Counter[15] ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.401      ;
; 1.109  ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[5]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.402      ;
; 1.109  ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[3]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.402      ;
; 1.221  ; LED_Check:U9|Low_Clk_Counter[8]  ; LED_Check:U9|Low_Clk_Counter[10] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.514      ;
; 1.221  ; LED_Check:U9|Low_Clk_Counter[10] ; LED_Check:U9|Low_Clk_Counter[12] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.514      ;
; 1.221  ; LED_Check:U9|Low_Clk_Counter[12] ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.514      ;
; 1.222  ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[8]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.515      ;
; 1.222  ; LED_Check:U9|Low_Clk_Counter[14] ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.515      ;
; 1.222  ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[6]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.515      ;
; 1.222  ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[4]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.515      ;
; 1.222  ; LED_Check:U9|Low_Clk_Counter[16] ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.515      ;
; 1.230  ; LED_Check:U9|Low_Clk_Counter[8]  ; LED_Check:U9|Low_Clk_Counter[11] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.523      ;
; 1.230  ; LED_Check:U9|Low_Clk_Counter[10] ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.523      ;
; 1.230  ; LED_Check:U9|Low_Clk_Counter[12] ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.523      ;
; 1.231  ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[9]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.524      ;
; 1.231  ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[7]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.524      ;
; 1.231  ; LED_Check:U9|Low_Clk_Counter[14] ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.524      ;
; 1.231  ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[5]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.524      ;
; 1.237  ; LED_Check:U9|Low_Clk_Counter[9]  ; LED_Check:U9|Low_Clk_Counter[12] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.530      ;
; 1.238  ; LED_Check:U9|Low_Clk_Counter[7]  ; LED_Check:U9|Low_Clk_Counter[10] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.531      ;
; 1.239  ; LED_Check:U9|Low_Clk_Counter[11] ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.532      ;
; 1.239  ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[8]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.532      ;
; 1.239  ; LED_Check:U9|Low_Clk_Counter[13] ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.532      ;
; 1.239  ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[4]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.532      ;
; 1.239  ; LED_Check:U9|Low_Clk_Counter[15] ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.532      ;
; 1.240  ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[6]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.533      ;
; 1.240  ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[4]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.533      ;
; 1.246  ; LED_Check:U9|Low_Clk_Counter[9]  ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.539      ;
; 1.247  ; LED_Check:U9|Low_Clk_Counter[7]  ; LED_Check:U9|Low_Clk_Counter[11] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.540      ;
; 1.248  ; LED_Check:U9|Low_Clk_Counter[11] ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.541      ;
; 1.248  ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[9]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.541      ;
; 1.248  ; LED_Check:U9|Low_Clk_Counter[13] ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.541      ;
; 1.248  ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[5]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.541      ;
; 1.249  ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[7]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.542      ;
; 1.249  ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[5]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.542      ;
; 1.361  ; LED_Check:U9|Low_Clk_Counter[8]  ; LED_Check:U9|Low_Clk_Counter[12] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.654      ;
; 1.361  ; LED_Check:U9|Low_Clk_Counter[10] ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.654      ;
; 1.361  ; LED_Check:U9|Low_Clk_Counter[12] ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.654      ;
; 1.362  ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[10] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.655      ;
; 1.362  ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[8]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.655      ;
; 1.362  ; LED_Check:U9|Low_Clk_Counter[14] ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.655      ;
; 1.362  ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[6]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.655      ;
; 1.370  ; LED_Check:U9|Low_Clk_Counter[8]  ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.663      ;
; 1.370  ; LED_Check:U9|Low_Clk_Counter[10] ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.663      ;
; 1.370  ; LED_Check:U9|Low_Clk_Counter[12] ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.663      ;
; 1.371  ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[11] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.664      ;
; 1.371  ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[9]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.664      ;
; 1.371  ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[7]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.664      ;
; 1.377  ; LED_Check:U9|Low_Clk_Counter[9]  ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.670      ;
; 1.378  ; LED_Check:U9|Low_Clk_Counter[7]  ; LED_Check:U9|Low_Clk_Counter[12] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.671      ;
; 1.379  ; LED_Check:U9|Low_Clk_Counter[11] ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.672      ;
; 1.379  ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[10] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.672      ;
; 1.379  ; LED_Check:U9|Low_Clk_Counter[13] ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.672      ;
; 1.379  ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[6]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.081      ; 1.672      ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CPU_RD'                                                                                        ;
+-------+---------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node           ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.247 ; CPU_Read_1[5]~latch ; CPU_Read_1[5]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; 0.143      ; 0.632      ;
; 0.306 ; CPU_Read_1[7]~latch ; CPU_Read_1[7]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; 0.143      ; 0.691      ;
; 0.564 ; CPU_Read_1[0]~latch ; CPU_Read_1[0]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; 0.067      ; 0.873      ;
; 0.582 ; CPU_Read_1[6]~latch ; CPU_Read_1[6]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; 0.061      ; 0.885      ;
; 0.583 ; CPU_Read_1[2]~latch ; CPU_Read_1[2]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; -0.134     ; 0.691      ;
; 0.584 ; CPU_Read_1[1]~latch ; CPU_Read_1[1]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; -0.135     ; 0.691      ;
; 0.585 ; CPU_Read_1[3]~latch ; CPU_Read_1[3]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; -0.134     ; 0.693      ;
; 0.586 ; CPU_Read_1[4]~latch ; CPU_Read_1[4]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; -0.135     ; 0.693      ;
+-------+---------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'LED_Check:U9|Low_Clk_Counter[19]'                                                                                                                       ;
+-------+-------------------------------+-------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.432 ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.102      ; 0.746      ;
; 0.453 ; LED_Check:U9|Check_t          ; LED_Check:U9|Check_t          ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.081      ; 0.746      ;
; 0.532 ; LED_Check:U9|Check_t          ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.081      ; 0.825      ;
; 0.653 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.529      ; 1.394      ;
; 0.669 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.529      ; 1.410      ;
; 0.709 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.610      ; 1.531      ;
; 0.729 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.099      ; 1.040      ;
; 0.730 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.099      ; 1.041      ;
; 0.731 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.099      ; 1.042      ;
; 0.745 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.099      ; 1.057      ;
; 0.748 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.081      ; 1.042      ;
; 0.754 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.099      ; 1.065      ;
; 0.784 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.529      ; 1.525      ;
; 0.793 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.529      ; 1.534      ;
; 0.800 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.529      ; 1.541      ;
; 0.809 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.529      ; 1.550      ;
; 0.942 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.610      ; 1.764      ;
; 1.017 ; LED_Check:U9|Check_t          ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.610      ; 1.839      ;
; 1.083 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.099      ; 1.394      ;
; 1.092 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.099      ; 1.403      ;
; 1.092 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.099      ; 1.403      ;
; 1.101 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.099      ; 1.412      ;
; 1.107 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.529      ; 1.848      ;
; 1.108 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.081      ; 1.401      ;
; 1.223 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.099      ; 1.534      ;
; 1.241 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.099      ; 1.552      ;
; 1.244 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.529      ; 1.985      ;
; 1.250 ; LED_Check:U9|Check_t          ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.529      ; 1.991      ;
; 1.333 ; LED_Check:U9|Check_t          ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.529      ; 2.074      ;
; 1.354 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.099      ; 1.665      ;
; 1.363 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.099      ; 1.674      ;
; 1.372 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.081      ; 1.665      ;
; 1.372 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.099      ; 1.683      ;
; 1.381 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.099      ; 1.692      ;
; 1.388 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.081      ; 1.681      ;
; 1.465 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_t          ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.081      ; 1.758      ;
; 1.526 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.081      ; 1.819      ;
; 1.531 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.349     ; 1.394      ;
; 1.537 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_t          ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.349     ; 1.400      ;
; 1.539 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.610      ; 2.361      ;
; 1.540 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.610      ; 2.362      ;
; 1.549 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.349     ; 1.412      ;
; 1.557 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.349     ; 1.420      ;
; 1.574 ; LED_Check:U9|Check_t          ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.529      ; 2.315      ;
; 1.577 ; LED_Check:U9|Check_t          ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.529      ; 2.318      ;
; 1.577 ; LED_Check:U9|Check_t          ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.081      ; 1.870      ;
; 1.582 ; LED_Check:U9|Check_t          ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.081      ; 1.875      ;
; 1.593 ; LED_Check:U9|Check_t          ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.529      ; 2.334      ;
; 1.604 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.081      ; 1.897      ;
; 1.612 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.610      ; 2.434      ;
; 1.612 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.180      ; 2.004      ;
; 1.631 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.529      ; 2.372      ;
; 1.660 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.529      ; 2.401      ;
; 1.662 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.349     ; 1.525      ;
; 1.662 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.349     ; 1.525      ;
; 1.680 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.349     ; 1.543      ;
; 1.680 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.349     ; 1.543      ;
; 1.684 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.180      ; 2.076      ;
; 1.686 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.081      ; 1.979      ;
; 1.714 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.529      ; 2.455      ;
; 1.746 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.529      ; 2.487      ;
; 1.746 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.529      ; 2.487      ;
; 1.746 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.529      ; 2.487      ;
; 1.746 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.529      ; 2.487      ;
; 1.746 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.529      ; 2.487      ;
; 1.749 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_t          ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.081      ; 2.042      ;
; 1.750 ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.021      ; 1.983      ;
; 1.750 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_t          ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.081      ; 2.043      ;
; 1.751 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.180      ; 2.143      ;
; 1.758 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.081      ; 2.051      ;
; 1.771 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.081      ; 2.064      ;
; 1.772 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.081      ; 2.065      ;
; 1.791 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.529      ; 2.532      ;
; 1.797 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.529      ; 2.538      ;
; 1.798 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.529      ; 2.539      ;
; 1.802 ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.021      ; 2.035      ;
; 1.818 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.099      ; 2.129      ;
; 1.818 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.099      ; 2.129      ;
; 1.819 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.081      ; 2.112      ;
; 1.822 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_t          ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.349     ; 1.685      ;
; 1.830 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.349     ; 1.693      ;
; 1.842 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.081      ; 2.135      ;
; 1.843 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.081      ; 2.136      ;
; 1.844 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.349     ; 1.707      ;
; 1.886 ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.021      ; 2.119      ;
; 1.891 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.349     ; 1.754      ;
; 1.895 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_t          ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.349     ; 1.758      ;
; 1.898 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_t          ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.349     ; 1.761      ;
; 1.915 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.349     ; 1.778      ;
; 1.922 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.529      ; 2.663      ;
; 1.942 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.349     ; 1.805      ;
; 1.960 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.349     ; 1.823      ;
; 1.961 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_t          ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.349     ; 1.824      ;
; 1.983 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.349     ; 1.846      ;
; 1.999 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.529      ; 2.740      ;
; 1.999 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.529      ; 2.740      ;
+-------+-------------------------------+-------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U0|U0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.435 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[0]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 1.190      ;
; 0.439 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 1.195      ;
; 0.450 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[2]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 1.205      ;
; 0.454 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[5]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 1.210      ;
; 0.465 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[4]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.500      ; 1.219      ;
; 0.473 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[0]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.500      ; 1.227      ;
; 0.475 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[3]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 1.230      ;
; 0.480 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[4]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 1.235      ;
; 0.488 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[1]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.500      ; 1.242      ;
; 0.493 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1]  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[0]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.784      ;
; 0.496 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1]  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[1]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.787      ;
; 0.503 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[1]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 1.258      ;
; 0.505 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[1]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 1.261      ;
; 0.513 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5]  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[4]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.805      ;
; 0.522 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[2]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 1.278      ;
; 0.526 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]               ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.818      ;
; 0.527 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[0]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[0]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 1.283      ;
; 0.528 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[8]                                         ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[11]                                                  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[11]                                        ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.820      ;
; 0.529 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[7]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 1.285      ;
; 0.535 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[10]                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.827      ;
; 0.535 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.826      ;
; 0.537 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]               ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.828      ;
; 0.550 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[1]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 1.306      ;
; 0.552 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[7]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[7]                                         ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.843      ;
; 0.558 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[2]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[2]                                         ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.850      ;
; 0.569 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[2]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 1.325      ;
; 0.627 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                        ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.918      ;
; 0.641 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7]  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[7]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.932      ;
; 0.655 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[6]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 1.411      ;
; 0.657 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]               ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.948      ;
; 0.658 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.950      ;
; 0.671 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]               ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.963      ;
; 0.697 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3]  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[2]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.987      ;
; 0.712 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[1]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.004      ;
; 0.726 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[3]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[3]                                         ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.018      ;
; 0.728 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[6]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[6]                                         ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.019      ;
; 0.732 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[7]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.023      ;
; 0.733 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[6]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.024      ;
; 0.735 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[11]                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.027      ;
; 0.735 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[4]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.027      ;
; 0.744 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[3]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.036      ;
; 0.744 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0]  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[0]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.035      ;
; 0.745 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.038      ;
; 0.747 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[9]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.040      ;
; 0.762 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.768 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[2]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.500      ; 1.522      ;
; 0.769 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[2]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.062      ;
; 0.769 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[3]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 1.525      ;
; 0.770 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[4]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[4]                                         ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.061      ;
; 0.770 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4]  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[4]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.062      ;
; 0.774 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.065      ;
; 0.776 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]               ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.067      ;
; 0.777 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.068      ;
; 0.777 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.069      ;
; 0.786 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[5]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 1.542      ;
; 0.790 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[3]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 1.546      ;
; 0.794 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[5]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.500      ; 1.548      ;
; 0.795 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.086      ;
; 0.796 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.087      ;
; 0.798 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[9]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.500      ; 1.552      ;
; 0.802 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 1.558      ;
; 0.812 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[7]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 1.567      ;
; 0.830 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[3]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.500      ; 1.584      ;
; 0.836 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[4]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 1.592      ;
; 0.836 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[5]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 1.592      ;
; 0.851 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.143      ;
; 0.856 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[4]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 1.612      ;
; 0.862 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[0]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 1.618      ;
; 0.944 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                        ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.234      ;
; 0.955 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9]  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[9]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.247      ;
; 0.966 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]               ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.258      ;
; 1.003 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10] ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[10]                             ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.295      ;
; 1.006 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10] ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[9]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.298      ;
; 1.014 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[4]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[2]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.305      ;
; 1.016 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[4]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[4]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.307      ;
; 1.017 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.310      ;
; 1.020 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_we_reg        ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 1.776      ;
; 1.028 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6]  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[5]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.319      ;
; 1.032 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.323      ;
; 1.036 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.327      ;
; 1.039 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]               ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.332      ;
; 1.043 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[7]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.503      ; 1.800      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U0|U0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.452 ; SDRAM_Controller:U3|bank[0]                                                                                              ; SDRAM_Controller:U3|bank[0]                                                                                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_Controller:U3|Empty                                                                                                ; SDRAM_Controller:U3|Empty                                                                                                                  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Controller:U2|present_state.S2                                                                                           ; Controller:U2|present_state.S2                                                                                                             ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_Controller:U4|Full                                                                                                 ; SDRAM_Controller:U4|Full                                                                                                                   ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Controller:U2|present_state.S3                                                                                           ; Controller:U2|present_state.S3                                                                                                             ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_Controller:U4|Empty                                                                                                ; SDRAM_Controller:U4|Empty                                                                                                                  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_Controller:U3|Full                                                                                                 ; SDRAM_Controller:U3|Full                                                                                                                   ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Controller:U2|present_state.S0                                                                                           ; Controller:U2|present_state.S0                                                                                                             ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Controller:U2|present_state.S1                                                                                           ; Controller:U2|present_state.S1                                                                                                             ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Controller:U2|present_state.S5                                                                                           ; Controller:U2|present_state.S5                                                                                                             ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_Controller:U4|present_state.INIT                                                                                   ; SDRAM_Controller:U4|present_state.INIT                                                                                                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_Controller:U4|present_state.READDATA                                                                               ; SDRAM_Controller:U4|present_state.READDATA                                                                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_Controller:U4|present_state.COMMANDDONE                                                                            ; SDRAM_Controller:U4|present_state.COMMANDDONE                                                                                              ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_Controller:U4|present_state.PRECHARGE_TRP                                                                          ; SDRAM_Controller:U4|present_state.PRECHARGE_TRP                                                                                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_Controller:U4|bank[1]                                                                                              ; SDRAM_Controller:U4|bank[1]                                                                                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_Controller:U4|bank[0]                                                                                              ; SDRAM_Controller:U4|bank[0]                                                                                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_Controller:U4|count_trp[1]                                                                                         ; SDRAM_Controller:U4|count_trp[1]                                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_Controller:U4|init_precharge                                                                                       ; SDRAM_Controller:U4|init_precharge                                                                                                         ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_Controller:U4|count_trp[0]                                                                                         ; SDRAM_Controller:U4|count_trp[0]                                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_Controller:U4|autorefresh_en                                                                                       ; SDRAM_Controller:U4|autorefresh_en                                                                                                         ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_Controller:U4|count_done[1]                                                                                        ; SDRAM_Controller:U4|count_done[1]                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_Controller:U4|count_done[0]                                                                                        ; SDRAM_Controller:U4|count_done[0]                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_Controller:U4|present_state.AUTOREFRESH_TRC                                                                        ; SDRAM_Controller:U4|present_state.AUTOREFRESH_TRC                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_Controller:U4|count_trc_init                                                                                       ; SDRAM_Controller:U4|count_trc_init                                                                                                         ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_Controller:U4|count_trc[1]                                                                                         ; SDRAM_Controller:U4|count_trc[1]                                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_Controller:U4|count_trc[0]                                                                                         ; SDRAM_Controller:U4|count_trc[0]                                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_Controller:U4|readcamerafifo_t                                                                                     ; SDRAM_Controller:U4|readcamerafifo_t                                                                                                       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_Controller:U4|WEn                                                                                                  ; SDRAM_Controller:U4|WEn                                                                                                                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U3|refreshsdram                                                                                         ; SDRAM_Controller:U3|refreshsdram                                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U3|present_state.INIT                                                                                   ; SDRAM_Controller:U3|present_state.INIT                                                                                                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U3|present_state.WRITEDATA                                                                              ; SDRAM_Controller:U3|present_state.WRITEDATA                                                                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U3|present_state.READDATA                                                                               ; SDRAM_Controller:U3|present_state.READDATA                                                                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U3|present_state.PRECHARGE_TRP                                                                          ; SDRAM_Controller:U3|present_state.PRECHARGE_TRP                                                                                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U3|present_state.COMMANDDONE                                                                            ; SDRAM_Controller:U3|present_state.COMMANDDONE                                                                                              ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U3|bank[1]                                                                                              ; SDRAM_Controller:U3|bank[1]                                                                                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U3|init_precharge                                                                                       ; SDRAM_Controller:U3|init_precharge                                                                                                         ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U3|count_trp[0]                                                                                         ; SDRAM_Controller:U3|count_trp[0]                                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U3|count_trp[1]                                                                                         ; SDRAM_Controller:U3|count_trp[1]                                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U3|autorefresh_en                                                                                       ; SDRAM_Controller:U3|autorefresh_en                                                                                                         ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U3|count_done[1]                                                                                        ; SDRAM_Controller:U3|count_done[1]                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U3|count_done[0]                                                                                        ; SDRAM_Controller:U3|count_done[0]                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U3|present_state.ACTIVEROW_TRCD                                                                         ; SDRAM_Controller:U3|present_state.ACTIVEROW_TRCD                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U3|count_trc[0]                                                                                         ; SDRAM_Controller:U3|count_trc[0]                                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U3|present_state.AUTOREFRESH_TRC                                                                        ; SDRAM_Controller:U3|present_state.AUTOREFRESH_TRC                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U3|count_trc[1]                                                                                         ; SDRAM_Controller:U3|count_trc[1]                                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U3|count_trc_init                                                                                       ; SDRAM_Controller:U3|count_trc_init                                                                                                         ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U3|count_tmrd[1]                                                                                        ; SDRAM_Controller:U3|count_tmrd[1]                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U3|count_tmrd[0]                                                                                        ; SDRAM_Controller:U3|count_tmrd[0]                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U3|present_state.LOADMODE_TRMD                                                                          ; SDRAM_Controller:U3|present_state.LOADMODE_TRMD                                                                                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U3|count_twr[0]                                                                                         ; SDRAM_Controller:U3|count_twr[0]                                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U3|count_twr[1]                                                                                         ; SDRAM_Controller:U3|count_twr[1]                                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U3|readcamerafifo_t                                                                                     ; SDRAM_Controller:U3|readcamerafifo_t                                                                                                       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U3|RASn                                                                                                 ; SDRAM_Controller:U3|RASn                                                                                                                   ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U3|CASn                                                                                                 ; SDRAM_Controller:U3|CASn                                                                                                                   ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U3|WEn                                                                                                  ; SDRAM_Controller:U3|WEn                                                                                                                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U3|A[9]                                                                                                 ; SDRAM_Controller:U3|A[9]                                                                                                                   ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U3|A[10]                                                                                                ; SDRAM_Controller:U3|A[10]                                                                                                                  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4  ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7  ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9  ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Controller:U2|wr_t[2]                                                                                                    ; Controller:U2|wr_t[2]                                                                                                                      ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Controller:U2|wr_t[1]                                                                                                    ; Controller:U2|wr_t[1]                                                                                                                      ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0  ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1  ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2  ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3  ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5  ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6  ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8  ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U4|refreshsdram                                                                                         ; SDRAM_Controller:U4|refreshsdram                                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U4|present_state.ACTIVEROW_TRCD                                                                         ; SDRAM_Controller:U4|present_state.ACTIVEROW_TRCD                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U4|count_tmrd[0]                                                                                        ; SDRAM_Controller:U4|count_tmrd[0]                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U4|present_state.LOADMODE_TRMD                                                                          ; SDRAM_Controller:U4|present_state.LOADMODE_TRMD                                                                                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U4|count_tmrd[1]                                                                                        ; SDRAM_Controller:U4|count_tmrd[1]                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U4|count_twr[1]                                                                                         ; SDRAM_Controller:U4|count_twr[1]                                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U4|count_twr[0]                                                                                         ; SDRAM_Controller:U4|count_twr[0]                                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U4|RASn                                                                                                 ; SDRAM_Controller:U4|RASn                                                                                                                   ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U4|CASn                                                                                                 ; SDRAM_Controller:U4|CASn                                                                                                                   ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U4|A[9]                                                                                                 ; SDRAM_Controller:U4|A[9]                                                                                                                   ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Controller:U4|A[10]                                                                                                ; SDRAM_Controller:U4|A[10]                                                                                                                  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.457 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[4]                              ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.190      ;
; 0.459 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~portb_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.113      ;
; 0.465 ; SDRAM_Controller:U3|count_trcd[0]                                                                                        ; SDRAM_Controller:U3|count_trcd[0]                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; SDRAM_Controller:U3|count_trcd[1]                                                                                        ; SDRAM_Controller:U3|count_trcd[1]                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; SDRAM_Controller:U4|count_trcd[1]                                                                                        ; SDRAM_Controller:U4|count_trcd[1]                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; SDRAM_Controller:U4|count_trcd[0]                                                                                        ; SDRAM_Controller:U4|count_trcd[0]                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CPU_WR'                                                                              ;
+-------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; 0.551 ; CPU_Command_1[6] ; CPU_Command_2[6] ; CPU_WR       ; CPU_WR      ; 0.000        ; 0.056      ; 0.819      ;
; 0.729 ; CPU_Command_1[7] ; CPU_Command_2[7] ; CPU_WR       ; CPU_WR      ; 0.000        ; 0.052      ; 0.993      ;
; 0.736 ; CPU_Command_1[0] ; CPU_Command_2[0] ; CPU_WR       ; CPU_WR      ; 0.000        ; 0.052      ; 1.000      ;
; 0.737 ; CPU_Command_1[2] ; CPU_Command_2[2] ; CPU_WR       ; CPU_WR      ; 0.000        ; 0.052      ; 1.001      ;
; 0.753 ; CPU_Command_1[3] ; CPU_Command_2[3] ; CPU_WR       ; CPU_WR      ; 0.000        ; 0.052      ; 1.017      ;
; 0.753 ; CPU_Command_1[5] ; CPU_Command_2[5] ; CPU_WR       ; CPU_WR      ; 0.000        ; 0.052      ; 1.017      ;
; 0.763 ; CPU_Command_1[1] ; CPU_Command_2[1] ; CPU_WR       ; CPU_WR      ; 0.000        ; 0.052      ; 1.027      ;
; 0.961 ; CPU_Command_1[4] ; CPU_Command_2[4] ; CPU_WR       ; CPU_WR      ; 0.000        ; 0.052      ; 1.225      ;
+-------+------------------+------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CPU_RD'                                                                           ;
+--------+-----------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------+--------------+-------------+--------------+------------+------------+
; -0.436 ; CPU_Set   ; CPU_Read_1[1]~_emulated ; CPU_Set      ; CPU_RD      ; 0.500        ; 2.409      ; 3.336      ;
; -0.436 ; CPU_Set   ; CPU_Read_1[2]~_emulated ; CPU_Set      ; CPU_RD      ; 0.500        ; 2.409      ; 3.336      ;
; -0.436 ; CPU_Set   ; CPU_Read_1[3]~_emulated ; CPU_Set      ; CPU_RD      ; 0.500        ; 2.409      ; 3.336      ;
; -0.436 ; CPU_Set   ; CPU_Read_1[4]~_emulated ; CPU_Set      ; CPU_RD      ; 0.500        ; 2.409      ; 3.336      ;
; -0.222 ; CPU_Set   ; CPU_Read_1[0]~_emulated ; CPU_Set      ; CPU_RD      ; 0.500        ; 2.471      ; 3.184      ;
; -0.222 ; CPU_Set   ; CPU_Read_1[6]~_emulated ; CPU_Set      ; CPU_RD      ; 0.500        ; 2.471      ; 3.184      ;
; -0.172 ; CPU_Set   ; CPU_Read_1[5]~_emulated ; CPU_Set      ; CPU_RD      ; 0.500        ; 2.658      ; 3.321      ;
; -0.172 ; CPU_Set   ; CPU_Read_1[7]~_emulated ; CPU_Set      ; CPU_RD      ; 0.500        ; 2.658      ; 3.321      ;
; 0.120  ; CPU_Set   ; CPU_Read_1[1]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; 2.409      ; 3.280      ;
; 0.120  ; CPU_Set   ; CPU_Read_1[2]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; 2.409      ; 3.280      ;
; 0.120  ; CPU_Set   ; CPU_Read_1[3]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; 2.409      ; 3.280      ;
; 0.120  ; CPU_Set   ; CPU_Read_1[4]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; 2.409      ; 3.280      ;
; 0.332  ; CPU_Set   ; CPU_Read_1[0]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; 2.471      ; 3.130      ;
; 0.332  ; CPU_Set   ; CPU_Read_1[6]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; 2.471      ; 3.130      ;
; 0.390  ; CPU_Set   ; CPU_Read_1[5]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; 2.658      ; 3.259      ;
; 0.390  ; CPU_Set   ; CPU_Read_1[7]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; 2.658      ; 3.259      ;
+--------+-----------+-------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CPU_RD'                                                                           ;
+-------+-----------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.089 ; CPU_Set   ; CPU_Read_1[5]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; 2.766      ; 3.097      ;
; 0.089 ; CPU_Set   ; CPU_Read_1[7]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; 2.766      ; 3.097      ;
; 0.158 ; CPU_Set   ; CPU_Read_1[0]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; 2.572      ; 2.972      ;
; 0.158 ; CPU_Set   ; CPU_Read_1[6]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; 2.572      ; 2.972      ;
; 0.368 ; CPU_Set   ; CPU_Read_1[1]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; 2.507      ; 3.117      ;
; 0.368 ; CPU_Set   ; CPU_Read_1[2]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; 2.507      ; 3.117      ;
; 0.368 ; CPU_Set   ; CPU_Read_1[3]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; 2.507      ; 3.117      ;
; 0.368 ; CPU_Set   ; CPU_Read_1[4]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; 2.507      ; 3.117      ;
; 0.655 ; CPU_Set   ; CPU_Read_1[5]~_emulated ; CPU_Set      ; CPU_RD      ; -0.500       ; 2.766      ; 3.163      ;
; 0.655 ; CPU_Set   ; CPU_Read_1[7]~_emulated ; CPU_Set      ; CPU_RD      ; -0.500       ; 2.766      ; 3.163      ;
; 0.717 ; CPU_Set   ; CPU_Read_1[0]~_emulated ; CPU_Set      ; CPU_RD      ; -0.500       ; 2.572      ; 3.031      ;
; 0.717 ; CPU_Set   ; CPU_Read_1[6]~_emulated ; CPU_Set      ; CPU_RD      ; -0.500       ; 2.572      ; 3.031      ;
; 0.928 ; CPU_Set   ; CPU_Read_1[1]~_emulated ; CPU_Set      ; CPU_RD      ; -0.500       ; 2.507      ; 3.177      ;
; 0.928 ; CPU_Set   ; CPU_Read_1[2]~_emulated ; CPU_Set      ; CPU_RD      ; -0.500       ; 2.507      ; 3.177      ;
; 0.928 ; CPU_Set   ; CPU_Read_1[3]~_emulated ; CPU_Set      ; CPU_RD      ; -0.500       ; 2.507      ; 3.177      ;
; 0.928 ; CPU_Set   ; CPU_Read_1[4]~_emulated ; CPU_Set      ; CPU_RD      ; -0.500       ; 2.507      ; 3.177      ;
+-------+-----------+-------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CPU_WR'                                                    ;
+--------+--------------+----------------+------------------+--------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+--------+------------+----------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CPU_WR ; Rise       ; CPU_WR               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_1[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_1[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_1[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_1[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_1[4]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_1[5]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_1[6]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_1[7]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_2[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_2[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_2[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_2[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_2[4]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_2[5]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_2[6]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_2[7]     ;
; 0.199  ; 0.419        ; 0.220          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[6]     ;
; 0.199  ; 0.419        ; 0.220          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[6]     ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[0]     ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[1]     ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[2]     ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[3]     ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[4]     ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[5]     ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[7]     ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[0]     ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[1]     ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[2]     ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[3]     ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[4]     ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[5]     ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[7]     ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[0]     ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[1]     ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[2]     ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[3]     ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[4]     ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[5]     ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[7]     ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[0]     ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[1]     ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[2]     ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[3]     ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[4]     ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[5]     ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[7]     ;
; 0.387  ; 0.575        ; 0.188          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[6]     ;
; 0.387  ; 0.575        ; 0.188          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[6]     ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_WR~input|o       ;
; 0.468  ; 0.468        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[6]|clk ;
; 0.468  ; 0.468        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[6]|clk ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[0]|clk ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[1]|clk ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[2]|clk ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[3]|clk ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[4]|clk ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[5]|clk ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[7]|clk ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[0]|clk ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[1]|clk ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[2]|clk ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[3]|clk ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[4]|clk ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[5]|clk ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[7]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_WR~input|i       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_WR~input|i       ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[0]|clk ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[1]|clk ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[2]|clk ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[3]|clk ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[4]|clk ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[5]|clk ;
; 0.527  ; 0.527        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[6]|clk ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[7]|clk ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[0]|clk ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[1]|clk ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[2]|clk ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[3]|clk ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[4]|clk ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[5]|clk ;
; 0.527  ; 0.527        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[6]|clk ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[7]|clk ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_WR~input|o       ;
+--------+--------------+----------------+------------------+--------+------------+----------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CPU_RD'                                                           ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CPU_RD ; Rise       ; CPU_RD                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_RD ; Rise       ; CPU_Read_1[0]~_emulated     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_RD ; Rise       ; CPU_Read_1[1]~_emulated     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_RD ; Rise       ; CPU_Read_1[2]~_emulated     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_RD ; Rise       ; CPU_Read_1[3]~_emulated     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_RD ; Rise       ; CPU_Read_1[4]~_emulated     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_RD ; Rise       ; CPU_Read_1[5]~_emulated     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_RD ; Rise       ; CPU_Read_1[6]~_emulated     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_RD ; Rise       ; CPU_Read_1[7]~_emulated     ;
; 0.203  ; 0.423        ; 0.220          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[5]~_emulated     ;
; 0.203  ; 0.423        ; 0.220          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[7]~_emulated     ;
; 0.231  ; 0.451        ; 0.220          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[1]~_emulated     ;
; 0.231  ; 0.451        ; 0.220          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[2]~_emulated     ;
; 0.231  ; 0.451        ; 0.220          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[3]~_emulated     ;
; 0.231  ; 0.451        ; 0.220          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[4]~_emulated     ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[0]~_emulated     ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[6]~_emulated     ;
; 0.328  ; 0.516        ; 0.188          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[0]~_emulated     ;
; 0.328  ; 0.516        ; 0.188          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[6]~_emulated     ;
; 0.356  ; 0.544        ; 0.188          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[1]~_emulated     ;
; 0.356  ; 0.544        ; 0.188          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[2]~_emulated     ;
; 0.356  ; 0.544        ; 0.188          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[3]~_emulated     ;
; 0.356  ; 0.544        ; 0.188          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[4]~_emulated     ;
; 0.383  ; 0.571        ; 0.188          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[5]~_emulated     ;
; 0.383  ; 0.571        ; 0.188          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[7]~_emulated     ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_RD~input|o              ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[0]~_emulated|clk ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[6]~_emulated|clk ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[5]~_emulated|clk ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[7]~_emulated|clk ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[1]~_emulated|clk ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[2]~_emulated|clk ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[3]~_emulated|clk ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[4]~_emulated|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_RD~input|i              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_RD~input|i              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[1]~_emulated|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[2]~_emulated|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[3]~_emulated|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[4]~_emulated|clk ;
; 0.523  ; 0.523        ; 0.000          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[5]~_emulated|clk ;
; 0.523  ; 0.523        ; 0.000          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[7]~_emulated|clk ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[0]~_emulated|clk ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[6]~_emulated|clk ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_RD~input|o              ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CPU_Set'                                                                 ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CPU_Set ; Rise       ; CPU_Set                           ;
; 0.390  ; 0.390        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; CPU_Read_1_t[5]                   ;
; 0.390  ; 0.390        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; CPU_Read_1_t[7]                   ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Set~input|o                   ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; CPU_Read_1_t[0]                   ;
; 0.393  ; 0.393        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; CPU_Read_1_t[6]                   ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; CPU_Read_1_t[2]                   ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; CPU_Read_1_t[3]                   ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; CPU_Read_1_t[4]                   ;
; 0.403  ; 0.403        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[5]~latch               ;
; 0.403  ; 0.403        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; Check_Led[2]                      ;
; 0.403  ; 0.403        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; Check_Led[3]                      ;
; 0.403  ; 0.403        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; Check_Led[6]                      ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[7]~latch               ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[5]~latch|dataa         ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[7]~latch|dataa         ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; Check_Led[0]                      ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; Check_Led[1]                      ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; Check_Led[5]                      ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; Check_Led[7]                      ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[4]~latch               ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[1]~latch               ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[2]~latch               ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[3]~latch               ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[1]~latch|dataa         ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[2]~latch|dataa         ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[3]~latch|dataa         ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[4]~latch|dataa         ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; CPU_Read_1_t[1]                   ;
; 0.427  ; 0.427        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[7]~1clkctrl|inclk[0] ;
; 0.427  ; 0.427        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[7]~1clkctrl|outclk   ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[5]|datad             ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[7]|datad             ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[0]|datad             ;
; 0.431  ; 0.431        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[6]|datad             ;
; 0.432  ; 0.432        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[2]|datad             ;
; 0.432  ; 0.432        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[3]|datad             ;
; 0.432  ; 0.432        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[4]|datad             ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[6]~latch|dataa         ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[0]~latch|dataa         ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[7]~0|dataa           ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; Check_Led[4]                      ;
; 0.437  ; 0.437        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[1]|datac             ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; Check_Led[7]~1clkctrl|inclk[0]    ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; Check_Led[7]~1clkctrl|outclk      ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[6]~latch               ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[0]~latch               ;
; 0.441  ; 0.441        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; Check_Led[2]|datad                ;
; 0.441  ; 0.441        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; Check_Led[3]|datad                ;
; 0.441  ; 0.441        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; Check_Led[6]|datad                ;
; 0.444  ; 0.444        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; Check_Led[0]|datad                ;
; 0.445  ; 0.445        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; Check_Led[1]|datad                ;
; 0.445  ; 0.445        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; Check_Led[5]|datad                ;
; 0.445  ; 0.445        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; Check_Led[7]|datad                ;
; 0.448  ; 0.448        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; Check_Led[4]|datac                ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[7]~0|combout         ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; Check_Led[7]~1|datad              ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[7]~1|datad           ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[7]~1|combout         ;
; 0.485  ; 0.485        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; Check_Led[7]~1|combout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Set~input|i                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Set~input|i                   ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; Check_Led[7]~1|combout            ;
; 0.513  ; 0.513        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[7]~1|combout         ;
; 0.522  ; 0.522        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[7]~1|datad           ;
; 0.523  ; 0.523        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; Check_Led[7]~1|datad              ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[7]~0|combout         ;
; 0.548  ; 0.548        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; Check_Led[4]|datac                ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[0]~latch               ;
; 0.550  ; 0.550        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; Check_Led[1]|datad                ;
; 0.550  ; 0.550        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; Check_Led[7]|datad                ;
; 0.551  ; 0.551        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; Check_Led[0]|datad                ;
; 0.551  ; 0.551        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; Check_Led[5]|datad                ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[6]~latch               ;
; 0.554  ; 0.554        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; Check_Led[6]|datad                ;
; 0.555  ; 0.555        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; Check_Led[2]|datad                ;
; 0.555  ; 0.555        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; Check_Led[3]|datad                ;
; 0.557  ; 0.557        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; Check_Led[7]~1clkctrl|inclk[0]    ;
; 0.557  ; 0.557        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; Check_Led[7]~1clkctrl|outclk      ;
; 0.559  ; 0.559        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[1]|datac             ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; CPU_Set ; Fall       ; Check_Led[4]                      ;
; 0.563  ; 0.563        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[2]|datad             ;
; 0.563  ; 0.563        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[3]|datad             ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[0]~latch|dataa         ;
; 0.564  ; 0.564        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[0]|datad             ;
; 0.564  ; 0.564        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[4]|datad             ;
; 0.564  ; 0.564        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[6]|datad             ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[7]~0|dataa           ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[6]~latch|dataa         ;
; 0.567  ; 0.567        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[5]|datad             ;
; 0.567  ; 0.567        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[7]|datad             ;
; 0.568  ; 0.568        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[7]~1clkctrl|inclk[0] ;
; 0.568  ; 0.568        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[7]~1clkctrl|outclk   ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; CPU_Set ; Fall       ; CPU_Read_1_t[1]                   ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[1]~latch               ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[2]~latch               ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[3]~latch               ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[4]~latch               ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[5]~latch               ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[7]~latch               ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'LED_Check:U9|Low_Clk_Counter[19]'                                                                       ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[0]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[1]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[2]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[3]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[4]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[5]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[6]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[7]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Index[0]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Index[1]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Index[2]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_t                    ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[0]           ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[1]           ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[4]           ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[5]           ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[6]           ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Index[2]             ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[2]           ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[3]           ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[7]           ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Index[0]             ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Index[1]             ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_t                    ;
; 0.311  ; 0.499        ; 0.188          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[2]           ;
; 0.311  ; 0.499        ; 0.188          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[3]           ;
; 0.311  ; 0.499        ; 0.188          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[7]           ;
; 0.311  ; 0.499        ; 0.188          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Index[0]             ;
; 0.311  ; 0.499        ; 0.188          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Index[1]             ;
; 0.311  ; 0.499        ; 0.188          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_t                    ;
; 0.333  ; 0.521        ; 0.188          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Index[2]             ;
; 0.340  ; 0.528        ; 0.188          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[0]           ;
; 0.340  ; 0.528        ; 0.188          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[1]           ;
; 0.340  ; 0.528        ; 0.188          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[4]           ;
; 0.340  ; 0.528        ; 0.188          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[5]           ;
; 0.340  ; 0.528        ; 0.188          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[6]           ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[2]|clk                 ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[3]|clk                 ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[7]|clk                 ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Index[0]|clk                   ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Index[1]|clk                   ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_t|clk                          ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Low_Clk_Counter[19]~clkctrl|inclk[0] ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Low_Clk_Counter[19]~clkctrl|outclk   ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Index[2]|clk                   ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[0]|clk                 ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[1]|clk                 ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[4]|clk                 ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[5]|clk                 ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[6]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Low_Clk_Counter[19]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Low_Clk_Counter[19]|q                ;
; 0.520  ; 0.520        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[0]|clk                 ;
; 0.520  ; 0.520        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[1]|clk                 ;
; 0.520  ; 0.520        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[4]|clk                 ;
; 0.520  ; 0.520        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[5]|clk                 ;
; 0.520  ; 0.520        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[6]|clk                 ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Index[2]|clk                   ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Low_Clk_Counter[19]~clkctrl|inclk[0] ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Low_Clk_Counter[19]~clkctrl|outclk   ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[2]|clk                 ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[3]|clk                 ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[7]|clk                 ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Index[0]|clk                   ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Index[1]|clk                   ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_t|clk                          ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'U0|U0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                      ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; 4.346 ; 4.566        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|A[0]                                                                    ;
; 4.346 ; 4.566        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|A[4]                                                                    ;
; 4.346 ; 4.566        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|A[6]                                                                    ;
; 4.346 ; 4.566        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|A[8]                                                                    ;
; 4.346 ; 4.566        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|WEn                                                                     ;
; 4.346 ; 4.566        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|col[0]                                                                  ;
; 4.346 ; 4.566        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|col[1]                                                                  ;
; 4.346 ; 4.566        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|col[2]                                                                  ;
; 4.346 ; 4.566        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|col[3]                                                                  ;
; 4.346 ; 4.566        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|col[4]                                                                  ;
; 4.346 ; 4.566        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|col[5]                                                                  ;
; 4.346 ; 4.566        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|col[6]                                                                  ;
; 4.346 ; 4.566        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|col[7]                                                                  ;
; 4.346 ; 4.566        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|col[8]                                                                  ;
; 4.346 ; 4.566        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|col[9]                                                                  ;
; 4.346 ; 4.566        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|present_state.CAS                                                       ;
; 4.346 ; 4.566        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|present_state.READDATA                                                  ;
; 4.346 ; 4.566        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|writemcufifo_t                                                          ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|CASn                                                                    ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|LDQM                                                                    ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|RASn                                                                    ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|UDQM                                                                    ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|WEn                                                                     ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|col[0]                                                                  ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|col[1]                                                                  ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|col[2]                                                                  ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|col[3]                                                                  ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|col[4]                                                                  ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|col[5]                                                                  ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|col[6]                                                                  ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|col[7]                                                                  ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|col[8]                                                                  ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|col[9]                                                                  ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|present_state.CAS                                                       ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|present_state.READDATA                                                  ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|writemcufifo_t                                                          ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|A[10]                                                                   ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|A[11]                                                                   ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|A[12]                                                                   ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|A[1]                                                                    ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|A[2]                                                                    ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|A[3]                                                                    ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|A[7]                                                                    ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|A[9]                                                                    ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|BA[0]                                                                   ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|BA[1]                                                                   ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|CASn                                                                    ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|RASn                                                                    ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|present_state.WRITEDATA                                                 ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|present_state.WRITEDATA_TWR                                             ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|row[0]                                                                  ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|row[10]                                                                 ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|row[11]                                                                 ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|row[12]                                                                 ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|row[1]                                                                  ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|row[2]                                                                  ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|row[3]                                                                  ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|row[4]                                                                  ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|row[5]                                                                  ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|row[6]                                                                  ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|row[7]                                                                  ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|row[8]                                                                  ;
; 4.347 ; 4.567        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|row[9]                                                                  ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|count_tmrd[0]                                                           ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|count_tmrd[1]                                                           ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|count_trcd[0]                                                           ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|count_trcd[1]                                                           ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|count_twr[0]                                                            ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|count_twr[1]                                                            ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|present_state.ACTIVEROW                                                 ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|present_state.ACTIVEROW_TRCD                                            ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|present_state.IDLE                                                      ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|present_state.LOADMODE_TRMD                                             ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|present_state.WRITEDATA                                                 ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|present_state.WRITEDATA_TWR                                             ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|readcamerafifo_t                                                        ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|readsdram_en                                                            ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|writesdram_en                                                           ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|count_autorefresh[0]                                                    ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|count_autorefresh[1]                                                    ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|count_autorefresh[2]                                                    ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|count_autorefresh[3]                                                    ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|count_autorefresh[4]                                                    ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|count_autorefresh[5]                                                    ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|count_autorefresh[6]                                                    ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|count_autorefresh[7]                                                    ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|count_tmrd[0]                                                           ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|count_tmrd[1]                                                           ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|count_trcd[0]                                                           ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|count_trcd[1]                                                           ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|count_twr[0]                                                            ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|count_twr[1]                                                            ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|present_state.ACTIVEROW_TRCD                                            ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|present_state.LOADMODE_TRMD                                             ;
; 4.348 ; 4.568        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|refreshsdram                                                            ;
; 4.349 ; 4.569        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|LDQM                                                                    ;
; 4.349 ; 4.569        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|UDQM                                                                    ;
; 4.350 ; 4.570        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[4] ;
; 4.350 ; 4.570        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[5] ;
; 4.351 ; 4.571        ; 0.220          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|A[1]                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK48M'                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+
; 10.162 ; 10.350       ; 0.188          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[0]                             ;
; 10.162 ; 10.350       ; 0.188          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[10]                            ;
; 10.162 ; 10.350       ; 0.188          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[11]                            ;
; 10.162 ; 10.350       ; 0.188          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[12]                            ;
; 10.162 ; 10.350       ; 0.188          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[13]                            ;
; 10.162 ; 10.350       ; 0.188          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[14]                            ;
; 10.162 ; 10.350       ; 0.188          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[15]                            ;
; 10.162 ; 10.350       ; 0.188          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[16]                            ;
; 10.162 ; 10.350       ; 0.188          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[17]                            ;
; 10.162 ; 10.350       ; 0.188          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[18]                            ;
; 10.162 ; 10.350       ; 0.188          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[19]                            ;
; 10.162 ; 10.350       ; 0.188          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[1]                             ;
; 10.162 ; 10.350       ; 0.188          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[2]                             ;
; 10.162 ; 10.350       ; 0.188          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[3]                             ;
; 10.162 ; 10.350       ; 0.188          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[4]                             ;
; 10.162 ; 10.350       ; 0.188          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[5]                             ;
; 10.162 ; 10.350       ; 0.188          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[6]                             ;
; 10.162 ; 10.350       ; 0.188          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[7]                             ;
; 10.162 ; 10.350       ; 0.188          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[8]                             ;
; 10.162 ; 10.350       ; 0.188          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[9]                             ;
; 10.262 ; 10.482       ; 0.220          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[0]                             ;
; 10.262 ; 10.482       ; 0.220          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[10]                            ;
; 10.262 ; 10.482       ; 0.220          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[11]                            ;
; 10.262 ; 10.482       ; 0.220          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[12]                            ;
; 10.262 ; 10.482       ; 0.220          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[13]                            ;
; 10.262 ; 10.482       ; 0.220          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[14]                            ;
; 10.262 ; 10.482       ; 0.220          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[15]                            ;
; 10.262 ; 10.482       ; 0.220          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[16]                            ;
; 10.262 ; 10.482       ; 0.220          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[17]                            ;
; 10.262 ; 10.482       ; 0.220          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[18]                            ;
; 10.262 ; 10.482       ; 0.220          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[19]                            ;
; 10.262 ; 10.482       ; 0.220          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[1]                             ;
; 10.262 ; 10.482       ; 0.220          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[2]                             ;
; 10.262 ; 10.482       ; 0.220          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[3]                             ;
; 10.262 ; 10.482       ; 0.220          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[4]                             ;
; 10.262 ; 10.482       ; 0.220          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[5]                             ;
; 10.262 ; 10.482       ; 0.220          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[6]                             ;
; 10.262 ; 10.482       ; 0.220          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[7]                             ;
; 10.262 ; 10.482       ; 0.220          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[8]                             ;
; 10.262 ; 10.482       ; 0.220          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[9]                             ;
; 10.275 ; 10.275       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.275 ; 10.275       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.275 ; 10.275       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[0]|clk                                   ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[10]|clk                                  ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[11]|clk                                  ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[12]|clk                                  ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[13]|clk                                  ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[14]|clk                                  ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[15]|clk                                  ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[16]|clk                                  ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[17]|clk                                  ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[18]|clk                                  ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[19]|clk                                  ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[1]|clk                                   ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[2]|clk                                   ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[3]|clk                                   ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[4]|clk                                   ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[5]|clk                                   ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[6]|clk                                   ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[7]|clk                                   ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[8]|clk                                   ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[9]|clk                                   ;
; 10.308 ; 10.308       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; CLK48M~input|o                                              ;
; 10.321 ; 10.321       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; CLK48M~inputclkctrl|inclk[0]                                ;
; 10.321 ; 10.321       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; CLK48M~inputclkctrl|outclk                                  ;
; 10.331 ; 10.331       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.416 ; 10.416       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; CLK48M~input|i                                              ;
; 10.417 ; 10.417       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; CLK48M~input|i                                              ;
; 10.501 ; 10.501       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.511 ; 10.511       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; CLK48M~inputclkctrl|inclk[0]                                ;
; 10.511 ; 10.511       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; CLK48M~inputclkctrl|outclk                                  ;
; 10.525 ; 10.525       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; CLK48M~input|o                                              ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[0]|clk                                   ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[10]|clk                                  ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[11]|clk                                  ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[12]|clk                                  ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[13]|clk                                  ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[14]|clk                                  ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[15]|clk                                  ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[16]|clk                                  ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[17]|clk                                  ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[18]|clk                                  ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[19]|clk                                  ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[1]|clk                                   ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[2]|clk                                   ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[3]|clk                                   ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[4]|clk                                   ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[5]|clk                                   ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[6]|clk                                   ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[7]|clk                                   ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[8]|clk                                   ;
; 10.531 ; 10.531       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[9]|clk                                   ;
; 10.557 ; 10.557       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.557 ; 10.557       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.557 ; 10.557       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.833 ; 20.833       ; 4.000          ; Port Rate        ; CLK48M ; Rise       ; CLK48M                                                      ;
; 18.346 ; 20.833       ; 2.487          ; Min Period       ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[0]                             ;
; 18.346 ; 20.833       ; 2.487          ; Min Period       ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[10]                            ;
; 18.346 ; 20.833       ; 2.487          ; Min Period       ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[11]                            ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'U0|U0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 27.535 ; 27.770       ; 0.235          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 27.535 ; 27.770       ; 0.235          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_we_reg          ;
; 27.535 ; 27.770       ; 0.235          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_address_reg0   ;
; 27.535 ; 27.770       ; 0.235          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_datain_reg0    ;
; 27.535 ; 27.770       ; 0.235          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_we_reg         ;
; 27.535 ; 27.770       ; 0.235          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_address_reg0    ;
; 27.535 ; 27.770       ; 0.235          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_datain_reg0     ;
; 27.535 ; 27.770       ; 0.235          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_we_reg          ;
; 27.535 ; 27.770       ; 0.235          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_address_reg0    ;
; 27.535 ; 27.770       ; 0.235          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_we_reg          ;
; 27.536 ; 27.771       ; 0.235          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 27.536 ; 27.771       ; 0.235          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_datain_reg0     ;
; 27.538 ; 27.773       ; 0.235          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 27.538 ; 27.773       ; 0.235          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 27.538 ; 27.773       ; 0.235          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_we_reg          ;
; 27.538 ; 27.773       ; 0.235          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_address_reg0   ;
; 27.538 ; 27.773       ; 0.235          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_we_reg         ;
; 27.538 ; 27.773       ; 0.235          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_address_reg0    ;
; 27.538 ; 27.773       ; 0.235          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_we_reg          ;
; 27.538 ; 27.773       ; 0.235          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_address_reg0    ;
; 27.538 ; 27.773       ; 0.235          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_datain_reg0     ;
; 27.538 ; 27.773       ; 0.235          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_we_reg          ;
; 27.539 ; 27.774       ; 0.235          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_datain_reg0    ;
; 27.539 ; 27.774       ; 0.235          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_datain_reg0     ;
; 27.555 ; 27.743       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ;
; 27.555 ; 27.743       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ;
; 27.555 ; 27.743       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ;
; 27.555 ; 27.743       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ;
; 27.555 ; 27.743       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ;
; 27.555 ; 27.743       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[0]                                           ;
; 27.555 ; 27.743       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[10]                                          ;
; 27.555 ; 27.743       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[11]                                          ;
; 27.555 ; 27.743       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[1]                                           ;
; 27.555 ; 27.743       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[8]                                           ;
; 27.555 ; 27.743       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[9]                                           ;
; 27.555 ; 27.743       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ;
; 27.555 ; 27.743       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[10]                                                  ;
; 27.555 ; 27.743       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[11]                                                  ;
; 27.555 ; 27.743       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                   ;
; 27.555 ; 27.743       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[9]                                                   ;
; 27.557 ; 27.745       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0]  ;
; 27.557 ; 27.745       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10] ;
; 27.557 ; 27.745       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1]  ;
; 27.557 ; 27.745       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6]  ;
; 27.557 ; 27.745       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7]  ;
; 27.557 ; 27.745       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[8]  ;
; 27.557 ; 27.745       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9]  ;
; 27.557 ; 27.745       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[0]                                ;
; 27.557 ; 27.745       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[10]                               ;
; 27.557 ; 27.745       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[1]                                ;
; 27.557 ; 27.745       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[2]                                ;
; 27.557 ; 27.745       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[5]                                ;
; 27.557 ; 27.745       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[7]                                ;
; 27.557 ; 27.745       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[8]                                ;
; 27.557 ; 27.745       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[9]                                ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; Controller:U2|SLRD                                                                                                                            ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[2]  ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3]  ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4]  ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5]  ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[2]                                           ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[3]                                           ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[4]                                           ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[5]                                           ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[6]                                           ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[7]                                           ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[3]                                ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[4]                                ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[6]                                ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[0]                                ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[10]                               ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[1]                                ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[2]                                ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[3]                                ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[4]                                ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[5]                                ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[6]                                ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[7]                                ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[8]                                ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[9]                                ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[0]                                                   ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[1]                                                   ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[2]                                                   ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[3]                                                   ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[4]                                                   ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[5]                                                   ;
; 27.558 ; 27.746       ; 0.188          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[6]                                                   ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; CPU_Data[*]  ; CPU_WR     ; 2.983 ; 3.239 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[0] ; CPU_WR     ; 2.385 ; 2.661 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[1] ; CPU_WR     ; 2.405 ; 2.680 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[2] ; CPU_WR     ; 2.557 ; 2.861 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[3] ; CPU_WR     ; 2.915 ; 3.176 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[4] ; CPU_WR     ; 2.799 ; 3.048 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[5] ; CPU_WR     ; 2.971 ; 3.221 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[6] ; CPU_WR     ; 2.638 ; 2.840 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[7] ; CPU_WR     ; 2.983 ; 3.239 ; Rise       ; CPU_WR                                            ;
; DQ0[*]       ; CLK48M     ; 6.598 ; 6.731 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[0]      ; CLK48M     ; 6.410 ; 6.538 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[1]      ; CLK48M     ; 6.221 ; 6.340 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[2]      ; CLK48M     ; 6.542 ; 6.696 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[3]      ; CLK48M     ; 6.535 ; 6.556 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[4]      ; CLK48M     ; 6.239 ; 6.385 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[5]      ; CLK48M     ; 6.592 ; 6.671 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[6]      ; CLK48M     ; 5.411 ; 5.583 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[7]      ; CLK48M     ; 5.808 ; 5.910 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[8]      ; CLK48M     ; 6.071 ; 6.251 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[9]      ; CLK48M     ; 6.044 ; 6.245 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[10]     ; CLK48M     ; 5.930 ; 6.139 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[11]     ; CLK48M     ; 5.981 ; 6.245 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[12]     ; CLK48M     ; 5.845 ; 6.074 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[13]     ; CLK48M     ; 6.069 ; 6.303 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[14]     ; CLK48M     ; 6.102 ; 6.223 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[15]     ; CLK48M     ; 6.598 ; 6.731 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DQ1[*]       ; CLK48M     ; 6.252 ; 6.350 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[0]      ; CLK48M     ; 5.806 ; 5.978 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[1]      ; CLK48M     ; 5.920 ; 6.063 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[2]      ; CLK48M     ; 6.252 ; 6.350 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[3]      ; CLK48M     ; 6.179 ; 6.221 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[4]      ; CLK48M     ; 5.913 ; 6.072 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[5]      ; CLK48M     ; 5.750 ; 5.921 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[6]      ; CLK48M     ; 5.078 ; 5.345 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[7]      ; CLK48M     ; 5.295 ; 5.515 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[8]      ; CLK48M     ; 5.635 ; 5.769 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[9]      ; CLK48M     ; 5.617 ; 5.759 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[10]     ; CLK48M     ; 5.529 ; 5.676 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[11]     ; CLK48M     ; 5.575 ; 5.730 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[12]     ; CLK48M     ; 5.298 ; 5.412 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[13]     ; CLK48M     ; 5.416 ; 5.537 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[14]     ; CLK48M     ; 6.010 ; 6.173 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[15]     ; CLK48M     ; 6.206 ; 6.300 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; RESETn       ; CLK48M     ; 7.852 ; 8.234 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DATAIN[*]    ; CLK48M     ; 4.614 ; 4.924 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[0]   ; CLK48M     ; 4.379 ; 4.671 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[1]   ; CLK48M     ; 4.172 ; 4.469 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[2]   ; CLK48M     ; 4.165 ; 4.459 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[3]   ; CLK48M     ; 4.454 ; 4.693 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[4]   ; CLK48M     ; 4.133 ; 4.424 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[5]   ; CLK48M     ; 4.221 ; 4.513 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[6]   ; CLK48M     ; 4.493 ; 4.728 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[7]   ; CLK48M     ; 4.414 ; 4.667 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[8]   ; CLK48M     ; 4.548 ; 4.866 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[9]   ; CLK48M     ; 4.614 ; 4.924 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[10]  ; CLK48M     ; 4.558 ; 4.875 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[11]  ; CLK48M     ; 4.534 ; 4.853 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[12]  ; CLK48M     ; 4.546 ; 4.887 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[13]  ; CLK48M     ; 4.226 ; 4.592 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[14]  ; CLK48M     ; 4.244 ; 4.632 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[15]  ; CLK48M     ; 4.566 ; 4.874 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
; FLAGC        ; CLK48M     ; 5.033 ; 5.333 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+--------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+--------+--------+------------+---------------------------------------------------+
; CPU_Data[*]  ; CPU_WR     ; -1.913 ; -2.166 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[0] ; CPU_WR     ; -1.913 ; -2.166 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[1] ; CPU_WR     ; -1.932 ; -2.185 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[2] ; CPU_WR     ; -2.095 ; -2.386 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[3] ; CPU_WR     ; -2.438 ; -2.688 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[4] ; CPU_WR     ; -2.311 ; -2.538 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[5] ; CPU_WR     ; -2.493 ; -2.732 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[6] ; CPU_WR     ; -2.129 ; -2.311 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[7] ; CPU_WR     ; -2.504 ; -2.749 ; Rise       ; CPU_WR                                            ;
; DQ0[*]       ; CLK48M     ; -4.592 ; -4.757 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[0]      ; CLK48M     ; -5.483 ; -5.592 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[1]      ; CLK48M     ; -5.367 ; -5.481 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[2]      ; CLK48M     ; -5.608 ; -5.747 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[3]      ; CLK48M     ; -5.667 ; -5.689 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[4]      ; CLK48M     ; -5.317 ; -5.455 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[5]      ; CLK48M     ; -5.659 ; -5.722 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[6]      ; CLK48M     ; -4.592 ; -4.757 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[7]      ; CLK48M     ; -4.973 ; -5.071 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[8]      ; CLK48M     ; -5.157 ; -5.327 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[9]      ; CLK48M     ; -5.129 ; -5.310 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[10]     ; CLK48M     ; -5.019 ; -5.208 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[11]     ; CLK48M     ; -5.072 ; -5.315 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[12]     ; CLK48M     ; -4.939 ; -5.146 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[13]     ; CLK48M     ; -5.153 ; -5.366 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[14]     ; CLK48M     ; -5.186 ; -5.299 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[15]     ; CLK48M     ; -5.664 ; -5.781 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DQ1[*]       ; CLK48M     ; -4.263 ; -4.525 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[0]      ; CLK48M     ; -4.945 ; -5.110 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[1]      ; CLK48M     ; -5.076 ; -5.210 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[2]      ; CLK48M     ; -5.394 ; -5.491 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[3]      ; CLK48M     ; -5.323 ; -5.360 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[4]      ; CLK48M     ; -5.048 ; -5.203 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[5]      ; CLK48M     ; -4.893 ; -5.056 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[6]      ; CLK48M     ; -4.263 ; -4.525 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[7]      ; CLK48M     ; -4.430 ; -4.643 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[8]      ; CLK48M     ; -4.786 ; -4.913 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[9]      ; CLK48M     ; -4.769 ; -4.900 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[10]     ; CLK48M     ; -4.685 ; -4.821 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[11]     ; CLK48M     ; -4.749 ; -4.897 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[12]     ; CLK48M     ; -4.483 ; -4.592 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[13]     ; CLK48M     ; -4.596 ; -4.712 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[14]     ; CLK48M     ; -5.146 ; -5.300 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[15]     ; CLK48M     ; -5.354 ; -5.443 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; RESETn       ; CLK48M     ; -7.087 ; -7.452 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DATAIN[*]    ; CLK48M     ; -3.354 ; -3.633 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[0]   ; CLK48M     ; -3.585 ; -3.868 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[1]   ; CLK48M     ; -3.391 ; -3.676 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[2]   ; CLK48M     ; -3.385 ; -3.666 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[3]   ; CLK48M     ; -3.661 ; -3.890 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[4]   ; CLK48M     ; -3.354 ; -3.633 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[5]   ; CLK48M     ; -3.437 ; -3.717 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[6]   ; CLK48M     ; -3.699 ; -3.924 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[7]   ; CLK48M     ; -3.623 ; -3.865 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[8]   ; CLK48M     ; -3.748 ; -4.056 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[9]   ; CLK48M     ; -3.817 ; -4.113 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[10]  ; CLK48M     ; -3.758 ; -4.065 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[11]  ; CLK48M     ; -3.734 ; -4.043 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[12]  ; CLK48M     ; -3.746 ; -4.077 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[13]  ; CLK48M     ; -3.438 ; -3.793 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[14]  ; CLK48M     ; -3.455 ; -3.832 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[15]  ; CLK48M     ; -3.765 ; -4.064 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
; FLAGC        ; CLK48M     ; -4.223 ; -4.502 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+--------------+----------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port    ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+--------------+----------------------------------+--------+--------+------------+---------------------------------------------------+
; CPU_Data[*]  ; CPU_RD                           ; 10.171 ; 9.574  ; Rise       ; CPU_RD                                            ;
;  CPU_Data[0] ; CPU_RD                           ; 7.566  ; 7.380  ; Rise       ; CPU_RD                                            ;
;  CPU_Data[1] ; CPU_RD                           ; 8.137  ; 7.884  ; Rise       ; CPU_RD                                            ;
;  CPU_Data[2] ; CPU_RD                           ; 8.201  ; 7.911  ; Rise       ; CPU_RD                                            ;
;  CPU_Data[3] ; CPU_RD                           ; 10.171 ; 9.574  ; Rise       ; CPU_RD                                            ;
;  CPU_Data[4] ; CPU_RD                           ; 8.213  ; 7.968  ; Rise       ; CPU_RD                                            ;
;  CPU_Data[5] ; CPU_RD                           ; 8.825  ; 8.537  ; Rise       ; CPU_RD                                            ;
;  CPU_Data[6] ; CPU_RD                           ; 8.479  ; 8.242  ; Rise       ; CPU_RD                                            ;
;  CPU_Data[7] ; CPU_RD                           ; 8.656  ; 8.434  ; Rise       ; CPU_RD                                            ;
; CPU_Data[*]  ; CPU_Set                          ; 12.401 ; 11.755 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[0] ; CPU_Set                          ; 10.146 ; 9.992  ; Rise       ; CPU_Set                                           ;
;  CPU_Data[1] ; CPU_Set                          ; 10.369 ; 10.067 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[2] ; CPU_Set                          ; 10.427 ; 10.088 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[3] ; CPU_Set                          ; 12.401 ; 11.755 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[4] ; CPU_Set                          ; 10.753 ; 10.529 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[5] ; CPU_Set                          ; 10.648 ; 10.315 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[6] ; CPU_Set                          ; 9.983  ; 9.742  ; Rise       ; CPU_Set                                           ;
;  CPU_Data[7] ; CPU_Set                          ; 10.583 ; 10.391 ; Rise       ; CPU_Set                                           ;
; CPU_Data[*]  ; CPU_Set                          ; 14.486 ; 13.750 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[0] ; CPU_Set                          ; 10.553 ; 10.337 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[1] ; CPU_Set                          ; 12.219 ; 11.886 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[2] ; CPU_Set                          ; 11.864 ; 11.538 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[3] ; CPU_Set                          ; 14.486 ; 13.750 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[4] ; CPU_Set                          ; 11.819 ; 11.439 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[5] ; CPU_Set                          ; 11.878 ; 11.541 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[6] ; CPU_Set                          ; 11.337 ; 11.023 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[7] ; CPU_Set                          ; 11.437 ; 11.098 ; Fall       ; CPU_Set                                           ;
; Check        ; LED_Check:U9|Low_Clk_Counter[19] ; 8.938  ; 8.688  ; Rise       ; LED_Check:U9|Low_Clk_Counter[19]                  ;
; A0[*]        ; CLK48M                           ; 7.755  ; 7.175  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[0]       ; CLK48M                           ; 5.151  ; 4.951  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[1]       ; CLK48M                           ; 4.773  ; 4.599  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[2]       ; CLK48M                           ; 5.524  ; 5.315  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[3]       ; CLK48M                           ; 7.755  ; 7.175  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[4]       ; CLK48M                           ; 5.495  ; 5.271  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[5]       ; CLK48M                           ; 5.396  ; 5.138  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[6]       ; CLK48M                           ; 5.151  ; 4.962  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[7]       ; CLK48M                           ; 5.422  ; 5.150  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[8]       ; CLK48M                           ; 5.405  ; 5.160  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[9]       ; CLK48M                           ; 5.531  ; 5.404  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[10]      ; CLK48M                           ; 5.260  ; 5.066  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[11]      ; CLK48M                           ; 5.528  ; 5.405  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[12]      ; CLK48M                           ; 4.820  ; 4.650  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; A1[*]        ; CLK48M                           ; 7.368  ; 6.789  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[0]       ; CLK48M                           ; 5.795  ; 5.497  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[1]       ; CLK48M                           ; 5.670  ; 5.501  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[2]       ; CLK48M                           ; 5.674  ; 5.492  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[3]       ; CLK48M                           ; 5.746  ; 5.561  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[4]       ; CLK48M                           ; 5.591  ; 5.320  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[5]       ; CLK48M                           ; 5.138  ; 4.927  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[6]       ; CLK48M                           ; 5.289  ; 5.035  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[7]       ; CLK48M                           ; 7.368  ; 6.789  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[8]       ; CLK48M                           ; 5.385  ; 5.142  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[9]       ; CLK48M                           ; 5.352  ; 5.151  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[10]      ; CLK48M                           ; 5.223  ; 5.013  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[11]      ; CLK48M                           ; 5.422  ; 5.192  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[12]      ; CLK48M                           ; 5.451  ; 5.212  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; BA0[*]       ; CLK48M                           ; 5.131  ; 4.956  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  BA0[0]      ; CLK48M                           ; 5.131  ; 4.956  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  BA0[1]      ; CLK48M                           ; 4.828  ; 4.657  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; BA1[*]       ; CLK48M                           ; 5.446  ; 5.175  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  BA1[0]      ; CLK48M                           ; 5.140  ; 4.935  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  BA1[1]      ; CLK48M                           ; 5.446  ; 5.175  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CASn0        ; CLK48M                           ; 5.567  ; 5.827  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CASn1        ; CLK48M                           ; 4.939  ; 5.140  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CLK0         ; CLK48M                           ; 3.109  ;        ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CLK1         ; CLK48M                           ; 3.119  ;        ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DQ0[*]       ; CLK48M                           ; 9.073  ; 8.538  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[0]      ; CLK48M                           ; 8.526  ; 8.056  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[1]      ; CLK48M                           ; 8.696  ; 8.283  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[2]      ; CLK48M                           ; 9.073  ; 8.538  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[3]      ; CLK48M                           ; 8.875  ; 8.391  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[4]      ; CLK48M                           ; 8.972  ; 8.497  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[5]      ; CLK48M                           ; 8.317  ; 7.872  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[6]      ; CLK48M                           ; 8.780  ; 8.317  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[7]      ; CLK48M                           ; 8.792  ; 8.346  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[8]      ; CLK48M                           ; 8.493  ; 8.019  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[9]      ; CLK48M                           ; 8.316  ; 7.865  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[10]     ; CLK48M                           ; 8.253  ; 7.810  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[11]     ; CLK48M                           ; 8.059  ; 7.646  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[12]     ; CLK48M                           ; 8.708  ; 8.226  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[13]     ; CLK48M                           ; 8.221  ; 7.759  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[14]     ; CLK48M                           ; 8.815  ; 8.335  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[15]     ; CLK48M                           ; 8.602  ; 8.164  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DQ1[*]       ; CLK48M                           ; 10.368 ; 9.581  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[0]      ; CLK48M                           ; 8.408  ; 7.933  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[1]      ; CLK48M                           ; 8.050  ; 7.638  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[2]      ; CLK48M                           ; 7.802  ; 7.452  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[3]      ; CLK48M                           ; 8.298  ; 7.828  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[4]      ; CLK48M                           ; 8.256  ; 7.849  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[5]      ; CLK48M                           ; 8.029  ; 7.647  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[6]      ; CLK48M                           ; 7.972  ; 7.533  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[7]      ; CLK48M                           ; 7.850  ; 7.436  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[8]      ; CLK48M                           ; 8.432  ; 7.952  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[9]      ; CLK48M                           ; 10.368 ; 9.581  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[10]     ; CLK48M                           ; 7.918  ; 7.495  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[11]     ; CLK48M                           ; 7.915  ; 7.455  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[12]     ; CLK48M                           ; 8.319  ; 7.840  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[13]     ; CLK48M                           ; 7.751  ; 7.334  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[14]     ; CLK48M                           ; 7.550  ; 7.205  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[15]     ; CLK48M                           ; 7.158  ; 6.877  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; LDQM0        ; CLK48M                           ; 4.825  ; 5.001  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; LDQM1        ; CLK48M                           ; 4.258  ; 4.421  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; RASn0        ; CLK48M                           ; 6.799  ; 7.338  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; RASn1        ; CLK48M                           ; 4.964  ; 5.187  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; UDQM0        ; CLK48M                           ; 4.669  ; 4.847  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; UDQM1        ; CLK48M                           ; 4.617  ; 4.794  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; WEn0         ; CLK48M                           ; 5.361  ; 5.579  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; WEn1         ; CLK48M                           ; 4.641  ; 4.804  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CLK0         ; CLK48M                           ;        ; 2.931  ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CLK1         ; CLK48M                           ;        ; 2.943  ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; IFCLK        ; CLK48M                           ; 2.947  ;        ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
; IFCLK        ; CLK48M                           ;        ; 2.824  ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
; SLRD         ; CLK48M                           ; 5.142  ; 5.382  ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+----------------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+--------------+----------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port    ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+--------------+----------------------------------+--------+--------+------------+---------------------------------------------------+
; CPU_Data[*]  ; CPU_RD                           ; 7.268  ; 7.050  ; Rise       ; CPU_RD                                            ;
;  CPU_Data[0] ; CPU_RD                           ; 7.268  ; 7.050  ; Rise       ; CPU_RD                                            ;
;  CPU_Data[1] ; CPU_RD                           ; 7.817  ; 7.534  ; Rise       ; CPU_RD                                            ;
;  CPU_Data[2] ; CPU_RD                           ; 7.878  ; 7.560  ; Rise       ; CPU_RD                                            ;
;  CPU_Data[3] ; CPU_RD                           ; 9.851  ; 9.226  ; Rise       ; CPU_RD                                            ;
;  CPU_Data[4] ; CPU_RD                           ; 7.891  ; 7.615  ; Rise       ; CPU_RD                                            ;
;  CPU_Data[5] ; CPU_RD                           ; 8.498  ; 8.190  ; Rise       ; CPU_RD                                            ;
;  CPU_Data[6] ; CPU_RD                           ; 8.136  ; 7.855  ; Rise       ; CPU_RD                                            ;
;  CPU_Data[7] ; CPU_RD                           ; 8.239  ; 8.049  ; Rise       ; CPU_RD                                            ;
; CPU_Data[*]  ; CPU_Set                          ; 7.293  ; 7.129  ; Rise       ; CPU_Set                                           ;
;  CPU_Data[0] ; CPU_Set                          ; 7.293  ; 7.129  ; Rise       ; CPU_Set                                           ;
;  CPU_Data[1] ; CPU_Set                          ; 8.024  ; 7.775  ; Rise       ; CPU_Set                                           ;
;  CPU_Data[2] ; CPU_Set                          ; 8.081  ; 7.794  ; Rise       ; CPU_Set                                           ;
;  CPU_Data[3] ; CPU_Set                          ; 10.056 ; 9.462  ; Rise       ; CPU_Set                                           ;
;  CPU_Data[4] ; CPU_Set                          ; 8.097  ; 7.881  ; Rise       ; CPU_Set                                           ;
;  CPU_Data[5] ; CPU_Set                          ; 8.066  ; 7.787  ; Rise       ; CPU_Set                                           ;
;  CPU_Data[6] ; CPU_Set                          ; 7.584  ; 7.287  ; Rise       ; CPU_Set                                           ;
;  CPU_Data[7] ; CPU_Set                          ; 7.607  ; 7.357  ; Rise       ; CPU_Set                                           ;
; CPU_Data[*]  ; CPU_Set                          ; 9.229  ; 8.984  ; Fall       ; CPU_Set                                           ;
;  CPU_Data[0] ; CPU_Set                          ; 9.527  ; 9.286  ; Fall       ; CPU_Set                                           ;
;  CPU_Data[1] ; CPU_Set                          ; 9.668  ; 9.380  ; Fall       ; CPU_Set                                           ;
;  CPU_Data[2] ; CPU_Set                          ; 9.724  ; 9.401  ; Fall       ; CPU_Set                                           ;
;  CPU_Data[3] ; CPU_Set                          ; 11.700 ; 11.070 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[4] ; CPU_Set                          ; 10.048 ; 9.747  ; Fall       ; CPU_Set                                           ;
;  CPU_Data[5] ; CPU_Set                          ; 9.984  ; 9.667  ; Fall       ; CPU_Set                                           ;
;  CPU_Data[6] ; CPU_Set                          ; 9.229  ; 8.984  ; Fall       ; CPU_Set                                           ;
;  CPU_Data[7] ; CPU_Set                          ; 9.947  ; 9.677  ; Fall       ; CPU_Set                                           ;
; Check        ; LED_Check:U9|Low_Clk_Counter[19] ; 8.587  ; 8.341  ; Rise       ; LED_Check:U9|Low_Clk_Counter[19]                  ;
; A0[*]        ; CLK48M                           ; 4.195  ; 4.023  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[0]       ; CLK48M                           ; 4.560  ; 4.363  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[1]       ; CLK48M                           ; 4.195  ; 4.023  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[2]       ; CLK48M                           ; 4.917  ; 4.712  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[3]       ; CLK48M                           ; 7.148  ; 6.573  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[4]       ; CLK48M                           ; 4.890  ; 4.670  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[5]       ; CLK48M                           ; 4.793  ; 4.541  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[6]       ; CLK48M                           ; 4.560  ; 4.373  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[7]       ; CLK48M                           ; 4.819  ; 4.554  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[8]       ; CLK48M                           ; 4.803  ; 4.564  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[9]       ; CLK48M                           ; 4.924  ; 4.798  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[10]      ; CLK48M                           ; 4.664  ; 4.473  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[11]      ; CLK48M                           ; 4.922  ; 4.799  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[12]      ; CLK48M                           ; 4.242  ; 4.074  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; A1[*]        ; CLK48M                           ; 4.546  ; 4.339  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[0]       ; CLK48M                           ; 5.177  ; 4.886  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[1]       ; CLK48M                           ; 5.057  ; 4.891  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[2]       ; CLK48M                           ; 5.062  ; 4.882  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[3]       ; CLK48M                           ; 5.131  ; 4.948  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[4]       ; CLK48M                           ; 4.980  ; 4.715  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[5]       ; CLK48M                           ; 4.546  ; 4.339  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[6]       ; CLK48M                           ; 4.691  ; 4.442  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[7]       ; CLK48M                           ; 6.776  ; 6.202  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[8]       ; CLK48M                           ; 4.783  ; 4.545  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[9]       ; CLK48M                           ; 4.746  ; 4.549  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[10]      ; CLK48M                           ; 4.629  ; 4.422  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[11]      ; CLK48M                           ; 4.819  ; 4.594  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[12]      ; CLK48M                           ; 4.848  ; 4.614  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; BA0[*]       ; CLK48M                           ; 4.249  ; 4.079  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  BA0[0]      ; CLK48M                           ; 4.539  ; 4.366  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  BA0[1]      ; CLK48M                           ; 4.249  ; 4.079  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; BA1[*]       ; CLK48M                           ; 4.548  ; 4.347  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  BA1[0]      ; CLK48M                           ; 4.548  ; 4.347  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  BA1[1]      ; CLK48M                           ; 4.842  ; 4.577  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CASn0        ; CLK48M                           ; 4.953  ; 5.208  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CASn1        ; CLK48M                           ; 4.351  ; 4.549  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CLK0         ; CLK48M                           ; 2.610  ;        ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CLK1         ; CLK48M                           ; 2.620  ;        ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DQ0[*]       ; CLK48M                           ; 6.225  ; 5.813  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[0]      ; CLK48M                           ; 6.363  ; 6.102  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[1]      ; CLK48M                           ; 6.681  ; 6.436  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[2]      ; CLK48M                           ; 7.143  ; 6.765  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[3]      ; CLK48M                           ; 6.741  ; 6.453  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[4]      ; CLK48M                           ; 6.677  ; 6.384  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[5]      ; CLK48M                           ; 6.225  ; 5.850  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[6]      ; CLK48M                           ; 6.697  ; 6.394  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[7]      ; CLK48M                           ; 6.814  ; 6.523  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[8]      ; CLK48M                           ; 6.382  ; 6.097  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[9]      ; CLK48M                           ; 6.340  ; 6.061  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[10]     ; CLK48M                           ; 6.318  ; 6.036  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[11]     ; CLK48M                           ; 6.363  ; 6.081  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[12]     ; CLK48M                           ; 6.573  ; 6.250  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[13]     ; CLK48M                           ; 6.448  ; 6.036  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[14]     ; CLK48M                           ; 6.512  ; 6.041  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[15]     ; CLK48M                           ; 6.248  ; 5.813  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DQ1[*]       ; CLK48M                           ; 5.454  ; 5.294  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[0]      ; CLK48M                           ; 6.401  ; 6.136  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[1]      ; CLK48M                           ; 6.216  ; 5.973  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[2]      ; CLK48M                           ; 6.069  ; 5.870  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[3]      ; CLK48M                           ; 6.331  ; 6.058  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[4]      ; CLK48M                           ; 6.139  ; 5.913  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[5]      ; CLK48M                           ; 5.978  ; 5.748  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[6]      ; CLK48M                           ; 6.111  ; 5.857  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[7]      ; CLK48M                           ; 6.091  ; 5.861  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[8]      ; CLK48M                           ; 6.520  ; 6.258  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[9]      ; CLK48M                           ; 8.589  ; 8.002  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[10]     ; CLK48M                           ; 6.186  ; 5.951  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[11]     ; CLK48M                           ; 6.400  ; 6.104  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[12]     ; CLK48M                           ; 6.380  ; 6.088  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[13]     ; CLK48M                           ; 5.999  ; 5.723  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[14]     ; CLK48M                           ; 5.717  ; 5.510  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[15]     ; CLK48M                           ; 5.454  ; 5.294  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; LDQM0        ; CLK48M                           ; 4.237  ; 4.410  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; LDQM1        ; CLK48M                           ; 3.698  ; 3.859  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; RASn0        ; CLK48M                           ; 6.211  ; 6.747  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; RASn1        ; CLK48M                           ; 4.375  ; 4.593  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; UDQM0        ; CLK48M                           ; 4.092  ; 4.267  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; UDQM1        ; CLK48M                           ; 4.043  ; 4.218  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; WEn0         ; CLK48M                           ; 4.757  ; 4.971  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; WEn1         ; CLK48M                           ; 4.064  ; 4.225  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CLK0         ; CLK48M                           ;        ; 2.436  ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CLK1         ; CLK48M                           ;        ; 2.447  ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; IFCLK        ; CLK48M                           ; 2.449  ;        ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
; IFCLK        ; CLK48M                           ;        ; 2.328  ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
; SLRD         ; CLK48M                           ; 4.546  ; 4.781  ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+----------------------------------+--------+--------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                         ;
+--------------+------------+--------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+--------+-------+------------+---------------------------------------------------+
; CPU_Data[*]  ; CPU_RD     ; 8.077  ; 7.899 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[0] ; CPU_RD     ; 8.117  ; 7.939 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[1] ; CPU_RD     ; 8.094  ; 7.916 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[2] ; CPU_RD     ; 8.094  ; 7.916 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[3] ; CPU_RD     ; 10.139 ; 9.623 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[4] ; CPU_RD     ; 8.077  ; 7.899 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[5] ; CPU_RD     ; 8.077  ; 7.899 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[6] ; CPU_RD     ; 8.283  ; 8.130 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[7] ; CPU_RD     ; 8.459  ; 8.281 ; Rise       ; CPU_RD                                            ;
; CPU_Data[*]  ; CPU_RD     ; 8.077  ; 7.899 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[0] ; CPU_RD     ; 8.117  ; 7.939 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[1] ; CPU_RD     ; 8.094  ; 7.916 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[2] ; CPU_RD     ; 8.094  ; 7.916 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[3] ; CPU_RD     ; 10.139 ; 9.623 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[4] ; CPU_RD     ; 8.077  ; 7.899 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[5] ; CPU_RD     ; 8.077  ; 7.899 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[6] ; CPU_RD     ; 8.283  ; 8.130 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[7] ; CPU_RD     ; 8.459  ; 8.281 ; Fall       ; CPU_RD                                            ;
; DQ0[*]       ; CLK48M     ; 7.252  ; 7.099 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[0]      ; CLK48M     ; 7.401  ; 7.223 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[1]      ; CLK48M     ; 7.252  ; 7.099 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[2]      ; CLK48M     ; 8.142  ; 7.972 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[3]      ; CLK48M     ; 7.428  ; 7.250 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[4]      ; CLK48M     ; 7.733  ; 7.563 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[5]      ; CLK48M     ; 7.428  ; 7.250 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[6]      ; CLK48M     ; 7.811  ; 7.633 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[7]      ; CLK48M     ; 7.811  ; 7.633 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[8]      ; CLK48M     ; 7.946  ; 7.776 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[9]      ; CLK48M     ; 7.946  ; 7.776 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[10]     ; CLK48M     ; 7.964  ; 7.794 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[11]     ; CLK48M     ; 7.964  ; 7.794 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[12]     ; CLK48M     ; 8.017  ; 7.847 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[13]     ; CLK48M     ; 8.017  ; 7.847 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[14]     ; CLK48M     ; 8.142  ; 7.972 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[15]     ; CLK48M     ; 8.142  ; 7.972 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DQ1[*]       ; CLK48M     ; 7.589  ; 7.419 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[0]      ; CLK48M     ; 7.940  ; 7.770 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[1]      ; CLK48M     ; 7.940  ; 7.770 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[2]      ; CLK48M     ; 7.986  ; 7.816 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[3]      ; CLK48M     ; 7.986  ; 7.816 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[4]      ; CLK48M     ; 7.986  ; 7.816 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[5]      ; CLK48M     ; 7.589  ; 7.419 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[6]      ; CLK48M     ; 7.590  ; 7.420 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[7]      ; CLK48M     ; 7.590  ; 7.420 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[8]      ; CLK48M     ; 8.378  ; 8.200 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[9]      ; CLK48M     ; 10.439 ; 9.923 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[10]     ; CLK48M     ; 8.381  ; 8.203 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[11]     ; CLK48M     ; 8.381  ; 8.203 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[12]     ; CLK48M     ; 8.381  ; 8.203 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[13]     ; CLK48M     ; 8.381  ; 8.203 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[14]     ; CLK48M     ; 8.025  ; 7.847 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[15]     ; CLK48M     ; 8.025  ; 7.847 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; CPU_Data[*]  ; CPU_RD     ; 7.811 ; 7.633 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[0] ; CPU_RD     ; 7.850 ; 7.672 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[1] ; CPU_RD     ; 7.827 ; 7.649 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[2] ; CPU_RD     ; 7.827 ; 7.649 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[3] ; CPU_RD     ; 9.873 ; 9.357 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[4] ; CPU_RD     ; 7.811 ; 7.633 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[5] ; CPU_RD     ; 7.811 ; 7.633 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[6] ; CPU_RD     ; 8.002 ; 7.849 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[7] ; CPU_RD     ; 8.178 ; 8.000 ; Rise       ; CPU_RD                                            ;
; CPU_Data[*]  ; CPU_RD     ; 7.811 ; 7.633 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[0] ; CPU_RD     ; 7.850 ; 7.672 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[1] ; CPU_RD     ; 7.827 ; 7.649 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[2] ; CPU_RD     ; 7.827 ; 7.649 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[3] ; CPU_RD     ; 9.873 ; 9.357 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[4] ; CPU_RD     ; 7.811 ; 7.633 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[5] ; CPU_RD     ; 7.811 ; 7.633 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[6] ; CPU_RD     ; 8.002 ; 7.849 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[7] ; CPU_RD     ; 8.178 ; 8.000 ; Fall       ; CPU_RD                                            ;
; DQ0[*]       ; CLK48M     ; 6.355 ; 6.202 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[0]      ; CLK48M     ; 6.505 ; 6.327 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[1]      ; CLK48M     ; 6.355 ; 6.202 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[2]      ; CLK48M     ; 7.175 ; 7.005 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[3]      ; CLK48M     ; 6.530 ; 6.352 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[4]      ; CLK48M     ; 6.782 ; 6.612 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[5]      ; CLK48M     ; 6.530 ; 6.352 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[6]      ; CLK48M     ; 6.898 ; 6.720 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[7]      ; CLK48M     ; 6.898 ; 6.720 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[8]      ; CLK48M     ; 6.987 ; 6.817 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[9]      ; CLK48M     ; 6.987 ; 6.817 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[10]     ; CLK48M     ; 7.004 ; 6.834 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[11]     ; CLK48M     ; 7.004 ; 6.834 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[12]     ; CLK48M     ; 7.055 ; 6.885 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[13]     ; CLK48M     ; 7.055 ; 6.885 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[14]     ; CLK48M     ; 7.175 ; 7.005 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[15]     ; CLK48M     ; 7.175 ; 7.005 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DQ1[*]       ; CLK48M     ; 6.075 ; 5.905 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[0]      ; CLK48M     ; 6.411 ; 6.241 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[1]      ; CLK48M     ; 6.411 ; 6.241 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[2]      ; CLK48M     ; 6.456 ; 6.286 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[3]      ; CLK48M     ; 6.456 ; 6.286 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[4]      ; CLK48M     ; 6.456 ; 6.286 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[5]      ; CLK48M     ; 6.075 ; 5.905 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[6]      ; CLK48M     ; 6.076 ; 5.906 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[7]      ; CLK48M     ; 6.076 ; 5.906 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[8]      ; CLK48M     ; 6.873 ; 6.695 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[9]      ; CLK48M     ; 8.935 ; 8.419 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[10]     ; CLK48M     ; 6.876 ; 6.698 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[11]     ; CLK48M     ; 6.876 ; 6.698 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[12]     ; CLK48M     ; 6.877 ; 6.699 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[13]     ; CLK48M     ; 6.877 ; 6.699 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[14]     ; CLK48M     ; 6.535 ; 6.357 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[15]     ; CLK48M     ; 6.535 ; 6.357 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------+
; CPU_Data[*]  ; CPU_RD     ; 8.139     ; 8.317     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[0] ; CPU_RD     ; 8.157     ; 8.335     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[1] ; CPU_RD     ; 8.156     ; 8.334     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[2] ; CPU_RD     ; 8.156     ; 8.334     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[3] ; CPU_RD     ; 9.863     ; 10.379    ; Rise       ; CPU_RD                                            ;
;  CPU_Data[4] ; CPU_RD     ; 8.139     ; 8.317     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[5] ; CPU_RD     ; 8.139     ; 8.317     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[6] ; CPU_RD     ; 8.338     ; 8.491     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[7] ; CPU_RD     ; 8.489     ; 8.667     ; Rise       ; CPU_RD                                            ;
; CPU_Data[*]  ; CPU_RD     ; 8.139     ; 8.317     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[0] ; CPU_RD     ; 8.157     ; 8.335     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[1] ; CPU_RD     ; 8.156     ; 8.334     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[2] ; CPU_RD     ; 8.156     ; 8.334     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[3] ; CPU_RD     ; 9.863     ; 10.379    ; Fall       ; CPU_RD                                            ;
;  CPU_Data[4] ; CPU_RD     ; 8.139     ; 8.317     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[5] ; CPU_RD     ; 8.139     ; 8.317     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[6] ; CPU_RD     ; 8.338     ; 8.491     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[7] ; CPU_RD     ; 8.489     ; 8.667     ; Fall       ; CPU_RD                                            ;
; DQ0[*]       ; CLK48M     ; 6.886     ; 7.039     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[0]      ; CLK48M     ; 7.010     ; 7.188     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[1]      ; CLK48M     ; 6.886     ; 7.039     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[2]      ; CLK48M     ; 7.693     ; 7.863     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[3]      ; CLK48M     ; 7.037     ; 7.215     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[4]      ; CLK48M     ; 7.307     ; 7.477     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[5]      ; CLK48M     ; 7.037     ; 7.215     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[6]      ; CLK48M     ; 7.394     ; 7.572     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[7]      ; CLK48M     ; 7.394     ; 7.572     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[8]      ; CLK48M     ; 7.491     ; 7.661     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[9]      ; CLK48M     ; 7.491     ; 7.661     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[10]     ; CLK48M     ; 7.507     ; 7.677     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[11]     ; CLK48M     ; 7.507     ; 7.677     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[12]     ; CLK48M     ; 7.545     ; 7.715     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[13]     ; CLK48M     ; 7.545     ; 7.715     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[14]     ; CLK48M     ; 7.693     ; 7.863     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[15]     ; CLK48M     ; 7.693     ; 7.863     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DQ1[*]       ; CLK48M     ; 7.272     ; 7.442     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[0]      ; CLK48M     ; 7.582     ; 7.752     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[1]      ; CLK48M     ; 7.582     ; 7.752     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[2]      ; CLK48M     ; 7.611     ; 7.781     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[3]      ; CLK48M     ; 7.611     ; 7.781     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[4]      ; CLK48M     ; 7.611     ; 7.781     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[5]      ; CLK48M     ; 7.272     ; 7.442     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[6]      ; CLK48M     ; 7.273     ; 7.443     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[7]      ; CLK48M     ; 7.273     ; 7.443     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[8]      ; CLK48M     ; 7.991     ; 8.169     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[9]      ; CLK48M     ; 9.715     ; 10.231    ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[10]     ; CLK48M     ; 7.997     ; 8.175     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[11]     ; CLK48M     ; 7.997     ; 8.175     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[12]     ; CLK48M     ; 7.998     ; 8.176     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[13]     ; CLK48M     ; 7.998     ; 8.176     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[14]     ; CLK48M     ; 7.628     ; 7.806     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[15]     ; CLK48M     ; 7.628     ; 7.806     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------+
; CPU_Data[*]  ; CPU_RD     ; 7.863     ; 8.041     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[0] ; CPU_RD     ; 7.880     ; 8.058     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[1] ; CPU_RD     ; 7.879     ; 8.057     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[2] ; CPU_RD     ; 7.879     ; 8.057     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[3] ; CPU_RD     ; 9.587     ; 10.103    ; Rise       ; CPU_RD                                            ;
;  CPU_Data[4] ; CPU_RD     ; 7.863     ; 8.041     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[5] ; CPU_RD     ; 7.863     ; 8.041     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[6] ; CPU_RD     ; 8.049     ; 8.202     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[7] ; CPU_RD     ; 8.200     ; 8.378     ; Rise       ; CPU_RD                                            ;
; CPU_Data[*]  ; CPU_RD     ; 7.863     ; 8.041     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[0] ; CPU_RD     ; 7.880     ; 8.058     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[1] ; CPU_RD     ; 7.879     ; 8.057     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[2] ; CPU_RD     ; 7.879     ; 8.057     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[3] ; CPU_RD     ; 9.587     ; 10.103    ; Fall       ; CPU_RD                                            ;
;  CPU_Data[4] ; CPU_RD     ; 7.863     ; 8.041     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[5] ; CPU_RD     ; 7.863     ; 8.041     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[6] ; CPU_RD     ; 8.049     ; 8.202     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[7] ; CPU_RD     ; 8.200     ; 8.378     ; Fall       ; CPU_RD                                            ;
; DQ0[*]       ; CLK48M     ; 6.005     ; 6.158     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[0]      ; CLK48M     ; 6.129     ; 6.307     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[1]      ; CLK48M     ; 6.005     ; 6.158     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[2]      ; CLK48M     ; 6.743     ; 6.913     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[3]      ; CLK48M     ; 6.155     ; 6.333     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[4]      ; CLK48M     ; 6.373     ; 6.543     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[5]      ; CLK48M     ; 6.155     ; 6.333     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[6]      ; CLK48M     ; 6.498     ; 6.676     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[7]      ; CLK48M     ; 6.498     ; 6.676     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[8]      ; CLK48M     ; 6.549     ; 6.719     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[9]      ; CLK48M     ; 6.549     ; 6.719     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[10]     ; CLK48M     ; 6.564     ; 6.734     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[11]     ; CLK48M     ; 6.564     ; 6.734     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[12]     ; CLK48M     ; 6.601     ; 6.771     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[13]     ; CLK48M     ; 6.601     ; 6.771     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[14]     ; CLK48M     ; 6.743     ; 6.913     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[15]     ; CLK48M     ; 6.743     ; 6.913     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DQ1[*]       ; CLK48M     ; 5.788     ; 5.958     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[0]      ; CLK48M     ; 6.085     ; 6.255     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[1]      ; CLK48M     ; 6.085     ; 6.255     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[2]      ; CLK48M     ; 6.113     ; 6.283     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[3]      ; CLK48M     ; 6.113     ; 6.283     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[4]      ; CLK48M     ; 6.113     ; 6.283     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[5]      ; CLK48M     ; 5.788     ; 5.958     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[6]      ; CLK48M     ; 5.789     ; 5.959     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[7]      ; CLK48M     ; 5.789     ; 5.959     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[8]      ; CLK48M     ; 6.520     ; 6.698     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[9]      ; CLK48M     ; 8.244     ; 8.760     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[10]     ; CLK48M     ; 6.525     ; 6.703     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[11]     ; CLK48M     ; 6.525     ; 6.703     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[12]     ; CLK48M     ; 6.526     ; 6.704     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[13]     ; CLK48M     ; 6.526     ; 6.704     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[14]     ; CLK48M     ; 6.170     ; 6.348     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[15]     ; CLK48M     ; 6.170     ; 6.348     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                                          ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------------------+
; 112.38 MHz ; 112.38 MHz      ; CPU_Set                                           ;                                                               ;
; 148.99 MHz ; 148.99 MHz      ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 163.27 MHz ; 163.27 MHz      ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;                                                               ;
; 250.06 MHz ; 250.0 MHz       ; CLK48M                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 317.16 MHz ; 317.16 MHz      ; LED_Check:U9|Low_Clk_Counter[19]                  ;                                                               ;
; 827.81 MHz ; 250.0 MHz       ; CPU_WR                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; LED_Check:U9|Low_Clk_Counter[19]                  ; -5.799 ; -39.374       ;
; CPU_Set                                           ; -3.949 ; -40.503       ;
; CPU_WR                                            ; -0.208 ; -0.489        ;
; CLK48M                                            ; -0.198 ; -0.198        ;
; CPU_RD                                            ; -0.060 ; -0.120        ;
; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 1.274  ; 0.000         ;
; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 5.603  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CPU_Set                                           ; -0.694 ; -3.755        ;
; CLK48M                                            ; -0.674 ; -0.674        ;
; CPU_RD                                            ; 0.227  ; 0.000         ;
; LED_Check:U9|Low_Clk_Counter[19]                  ; 0.382  ; 0.000         ;
; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.400  ; 0.000         ;
; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.400  ; 0.000         ;
; CPU_WR                                            ; 0.512  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+--------+--------+---------------------+
; Clock  ; Slack  ; End Point TNS       ;
+--------+--------+---------------------+
; CPU_RD ; -0.238 ; -1.052              ;
+--------+--------+---------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+--------+-------+---------------------+
; Clock  ; Slack ; End Point TNS       ;
+--------+-------+---------------------+
; CPU_RD ; 0.062 ; 0.000               ;
+--------+-------+---------------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CPU_WR                                            ; -3.000 ; -26.792       ;
; CPU_RD                                            ; -3.000 ; -14.896       ;
; CPU_Set                                           ; -3.000 ; -3.000        ;
; LED_Check:U9|Low_Clk_Counter[19]                  ; -1.487 ; -17.844       ;
; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.344  ; 0.000         ;
; CLK48M                                            ; 10.170 ; 0.000         ;
; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 27.538 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'LED_Check:U9|Low_Clk_Counter[19]'                                                                                                                        ;
+--------+-------------------------------+-------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -5.799 ; Check_Led[4]                  ; LED_Check:U9|Check_Counter[2] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.430     ; 2.861      ;
; -5.602 ; Check_Led[5]                  ; LED_Check:U9|Check_Counter[2] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.292     ; 2.802      ;
; -5.516 ; Check_Led[4]                  ; LED_Check:U9|Check_Counter[1] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.027     ; 2.981      ;
; -5.514 ; Check_Led[4]                  ; LED_Check:U9|Check_Counter[4] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.027     ; 2.979      ;
; -5.456 ; Check_Led[1]                  ; LED_Check:U9|Check_Counter[2] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.293     ; 2.655      ;
; -5.397 ; Check_Led[4]                  ; LED_Check:U9|Check_Counter[0] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.027     ; 2.862      ;
; -5.338 ; Check_Led[0]                  ; LED_Check:U9|Check_Counter[2] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.291     ; 2.539      ;
; -5.319 ; Check_Led[5]                  ; LED_Check:U9|Check_Counter[1] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.889     ; 2.922      ;
; -5.317 ; Check_Led[5]                  ; LED_Check:U9|Check_Counter[4] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.889     ; 2.920      ;
; -5.291 ; Check_Led[4]                  ; LED_Check:U9|Check_Counter[5] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.027     ; 2.756      ;
; -5.259 ; Check_Led[2]                  ; LED_Check:U9|Check_Counter[2] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.252     ; 2.499      ;
; -5.251 ; Check_Led[6]                  ; LED_Check:U9|Check_Counter[2] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.252     ; 2.491      ;
; -5.200 ; Check_Led[5]                  ; LED_Check:U9|Check_Counter[0] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.889     ; 2.803      ;
; -5.187 ; Check_Led[7]                  ; LED_Check:U9|Check_Counter[2] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.292     ; 2.387      ;
; -5.185 ; Check_Led[1]                  ; LED_Check:U9|Check_Counter[1] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.890     ; 2.787      ;
; -5.183 ; Check_Led[1]                  ; LED_Check:U9|Check_Counter[4] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.890     ; 2.785      ;
; -5.148 ; Check_Led[3]                  ; LED_Check:U9|Check_Counter[2] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -3.252     ; 2.388      ;
; -5.094 ; Check_Led[5]                  ; LED_Check:U9|Check_Counter[5] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.889     ; 2.697      ;
; -5.067 ; Check_Led[0]                  ; LED_Check:U9|Check_Counter[1] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.888     ; 2.671      ;
; -5.065 ; Check_Led[0]                  ; LED_Check:U9|Check_Counter[4] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.888     ; 2.669      ;
; -5.054 ; Check_Led[1]                  ; LED_Check:U9|Check_Counter[0] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.890     ; 2.656      ;
; -4.988 ; Check_Led[2]                  ; LED_Check:U9|Check_Counter[1] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.849     ; 2.631      ;
; -4.986 ; Check_Led[2]                  ; LED_Check:U9|Check_Counter[4] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.849     ; 2.629      ;
; -4.968 ; Check_Led[6]                  ; LED_Check:U9|Check_Counter[1] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.849     ; 2.611      ;
; -4.966 ; Check_Led[6]                  ; LED_Check:U9|Check_Counter[4] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.849     ; 2.609      ;
; -4.960 ; Check_Led[1]                  ; LED_Check:U9|Check_Counter[5] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.890     ; 2.562      ;
; -4.936 ; Check_Led[0]                  ; LED_Check:U9|Check_Counter[0] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.888     ; 2.540      ;
; -4.904 ; Check_Led[7]                  ; LED_Check:U9|Check_Counter[1] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.889     ; 2.507      ;
; -4.902 ; Check_Led[7]                  ; LED_Check:U9|Check_Counter[4] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.889     ; 2.505      ;
; -4.877 ; Check_Led[3]                  ; LED_Check:U9|Check_Counter[1] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.849     ; 2.520      ;
; -4.875 ; Check_Led[3]                  ; LED_Check:U9|Check_Counter[4] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.849     ; 2.518      ;
; -4.857 ; Check_Led[2]                  ; LED_Check:U9|Check_Counter[0] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.849     ; 2.500      ;
; -4.849 ; Check_Led[6]                  ; LED_Check:U9|Check_Counter[0] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.849     ; 2.492      ;
; -4.842 ; Check_Led[0]                  ; LED_Check:U9|Check_Counter[5] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.888     ; 2.446      ;
; -4.785 ; Check_Led[7]                  ; LED_Check:U9|Check_Counter[0] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.889     ; 2.388      ;
; -4.763 ; Check_Led[2]                  ; LED_Check:U9|Check_Counter[5] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.849     ; 2.406      ;
; -4.746 ; Check_Led[3]                  ; LED_Check:U9|Check_Counter[0] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.849     ; 2.389      ;
; -4.743 ; Check_Led[6]                  ; LED_Check:U9|Check_Counter[5] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.849     ; 2.386      ;
; -4.679 ; Check_Led[7]                  ; LED_Check:U9|Check_Counter[5] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.889     ; 2.282      ;
; -4.652 ; Check_Led[3]                  ; LED_Check:U9|Check_Counter[5] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.849     ; 2.295      ;
; -2.153 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.072     ; 3.083      ;
; -2.051 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.493     ; 2.560      ;
; -2.051 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.493     ; 2.560      ;
; -2.051 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.493     ; 2.560      ;
; -1.975 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.072     ; 2.905      ;
; -1.959 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.493     ; 2.468      ;
; -1.959 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.493     ; 2.468      ;
; -1.959 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.493     ; 2.468      ;
; -1.935 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.493     ; 2.444      ;
; -1.935 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.493     ; 2.444      ;
; -1.935 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.493     ; 2.444      ;
; -1.928 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.493     ; 2.437      ;
; -1.928 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.493     ; 2.437      ;
; -1.928 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.493     ; 2.437      ;
; -1.882 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; 0.331      ; 3.215      ;
; -1.880 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; 0.331      ; 3.213      ;
; -1.808 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.072     ; 2.738      ;
; -1.808 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.072     ; 2.738      ;
; -1.808 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.072     ; 2.738      ;
; -1.801 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.072     ; 2.731      ;
; -1.801 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.072     ; 2.731      ;
; -1.801 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.072     ; 2.731      ;
; -1.751 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; 0.331      ; 3.084      ;
; -1.694 ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.575     ; 2.121      ;
; -1.692 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; 0.331      ; 3.025      ;
; -1.690 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; 0.331      ; 3.023      ;
; -1.687 ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.172     ; 2.517      ;
; -1.663 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.493     ; 2.172      ;
; -1.663 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.493     ; 2.172      ;
; -1.663 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.493     ; 2.172      ;
; -1.657 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; 0.331      ; 2.990      ;
; -1.648 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.090     ; 2.560      ;
; -1.648 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.090     ; 2.560      ;
; -1.648 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.090     ; 2.560      ;
; -1.648 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.090     ; 2.560      ;
; -1.648 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.090     ; 2.560      ;
; -1.606 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.493     ; 2.115      ;
; -1.604 ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.172     ; 2.434      ;
; -1.582 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.493     ; 2.091      ;
; -1.573 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; 0.331      ; 2.906      ;
; -1.556 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.090     ; 2.468      ;
; -1.556 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.090     ; 2.468      ;
; -1.556 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.090     ; 2.468      ;
; -1.556 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.090     ; 2.468      ;
; -1.556 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.090     ; 2.468      ;
; -1.554 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.493     ; 2.063      ;
; -1.545 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.072     ; 2.475      ;
; -1.545 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.072     ; 2.475      ;
; -1.545 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.072     ; 2.475      ;
; -1.534 ; LED_Check:U9|Check_t          ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.072     ; 2.464      ;
; -1.532 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.090     ; 2.444      ;
; -1.532 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.090     ; 2.444      ;
; -1.532 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.090     ; 2.444      ;
; -1.532 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.090     ; 2.444      ;
; -1.532 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.090     ; 2.444      ;
; -1.530 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.493     ; 2.039      ;
; -1.525 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.090     ; 2.437      ;
; -1.525 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.090     ; 2.437      ;
; -1.525 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.090     ; 2.437      ;
; -1.525 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.090     ; 2.437      ;
+--------+-------------------------------+-------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CPU_Set'                                                                                 ;
+--------+------------------+---------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+---------------------+--------------+-------------+--------------+------------+------------+
; -3.949 ; CPU_Read_1_t[0]  ; CPU_Read_1[0]~latch ; CPU_Set      ; CPU_Set     ; 0.500        ; -2.866     ; 0.408      ;
; -3.949 ; CPU_Read_1_t[6]  ; CPU_Read_1[6]~latch ; CPU_Set      ; CPU_Set     ; 0.500        ; -2.860     ; 0.424      ;
; -3.875 ; CPU_Read_1_t[1]  ; CPU_Read_1[1]~latch ; CPU_Set      ; CPU_Set     ; 0.500        ; -2.944     ; 0.423      ;
; -3.727 ; CPU_Read_1_t[4]  ; CPU_Read_1[4]~latch ; CPU_Set      ; CPU_Set     ; 0.500        ; -2.795     ; 0.424      ;
; -3.721 ; CPU_Read_1_t[2]  ; CPU_Read_1[2]~latch ; CPU_Set      ; CPU_Set     ; 0.500        ; -2.796     ; 0.417      ;
; -3.717 ; CPU_Read_1_t[3]  ; CPU_Read_1[3]~latch ; CPU_Set      ; CPU_Set     ; 0.500        ; -2.796     ; 0.415      ;
; -3.705 ; CPU_Read_1_t[7]  ; CPU_Read_1[7]~latch ; CPU_Set      ; CPU_Set     ; 0.500        ; -2.775     ; 0.424      ;
; -3.696 ; CPU_Read_1_t[5]  ; CPU_Read_1[5]~latch ; CPU_Set      ; CPU_Set     ; 0.500        ; -2.777     ; 0.414      ;
; -1.860 ; Check_Led[0]     ; CPU_Read_1_t[0]     ; CPU_Set      ; CPU_Set     ; 1.000        ; -0.199     ; 1.743      ;
; -1.540 ; Check_Led[6]     ; CPU_Read_1_t[6]     ; CPU_Set      ; CPU_Set     ; 1.000        ; -0.159     ; 1.446      ;
; -1.299 ; Check_Led[5]     ; CPU_Read_1_t[5]     ; CPU_Set      ; CPU_Set     ; 1.000        ; -0.195     ; 1.144      ;
; -1.279 ; Check_Led[7]     ; CPU_Read_1_t[7]     ; CPU_Set      ; CPU_Set     ; 1.000        ; -0.198     ; 1.150      ;
; -1.039 ; Check_Led[4]     ; CPU_Read_1_t[4]     ; CPU_Set      ; CPU_Set     ; 1.000        ; -0.299     ; 0.810      ;
; -0.999 ; Check_Led[1]     ; CPU_Read_1_t[1]     ; CPU_Set      ; CPU_Set     ; 1.000        ; -0.017     ; 1.226      ;
; -0.756 ; Check_Led[3]     ; CPU_Read_1_t[3]     ; CPU_Set      ; CPU_Set     ; 1.000        ; -0.120     ; 0.678      ;
; -0.755 ; Check_Led[2]     ; CPU_Read_1_t[2]     ; CPU_Set      ; CPU_Set     ; 1.000        ; -0.120     ; 0.677      ;
; -0.194 ; CPU_Command_2[2] ; Check_Led[2]        ; CPU_WR       ; CPU_Set     ; 0.500        ; 2.783      ; 2.529      ;
; -0.190 ; CPU_Command_2[3] ; Check_Led[3]        ; CPU_WR       ; CPU_Set     ; 0.500        ; 2.783      ; 2.530      ;
; -0.120 ; CPU_Command_2[5] ; Check_Led[5]        ; CPU_WR       ; CPU_Set     ; 0.500        ; 2.821      ; 2.664      ;
; -0.068 ; CPU_Command_2[7] ; Check_Led[7]        ; CPU_WR       ; CPU_Set     ; 0.500        ; 2.821      ; 2.614      ;
; -0.065 ; CPU_Command_2[6] ; Check_Led[6]        ; CPU_WR       ; CPU_Set     ; 0.500        ; 2.426      ; 2.228      ;
; 0.020  ; CPU_Command_2[0] ; Check_Led[0]        ; CPU_WR       ; CPU_Set     ; 0.500        ; 2.821      ; 2.528      ;
; 0.026  ; CPU_Command_2[1] ; Check_Led[1]        ; CPU_WR       ; CPU_Set     ; 0.500        ; 2.822      ; 2.520      ;
; 0.092  ; CPU_Command_2[4] ; Check_Led[4]        ; CPU_WR       ; CPU_Set     ; 0.500        ; 2.955      ; 2.590      ;
+--------+------------------+---------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CPU_WR'                                                                               ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; -0.208 ; CPU_Command_1[4] ; CPU_Command_2[4] ; CPU_WR       ; CPU_WR      ; 1.000        ; -0.048     ; 1.182      ;
; -0.067 ; CPU_Command_1[1] ; CPU_Command_2[1] ; CPU_WR       ; CPU_WR      ; 1.000        ; -0.048     ; 1.041      ;
; -0.051 ; CPU_Command_1[3] ; CPU_Command_2[3] ; CPU_WR       ; CPU_WR      ; 1.000        ; -0.048     ; 1.025      ;
; -0.051 ; CPU_Command_1[5] ; CPU_Command_2[5] ; CPU_WR       ; CPU_WR      ; 1.000        ; -0.048     ; 1.025      ;
; -0.042 ; CPU_Command_1[2] ; CPU_Command_2[2] ; CPU_WR       ; CPU_WR      ; 1.000        ; -0.048     ; 1.016      ;
; -0.041 ; CPU_Command_1[0] ; CPU_Command_2[0] ; CPU_WR       ; CPU_WR      ; 1.000        ; -0.048     ; 1.015      ;
; -0.029 ; CPU_Command_1[7] ; CPU_Command_2[7] ; CPU_WR       ; CPU_WR      ; 1.000        ; -0.048     ; 1.003      ;
; 0.153  ; CPU_Command_1[6] ; CPU_Command_2[6] ; CPU_WR       ; CPU_WR      ; 1.000        ; -0.052     ; 0.817      ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK48M'                                                                                                                                   ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -0.198 ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M      ; 0.001        ; 2.289      ; 2.720      ;
; -0.112 ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M      ; 0.001        ; 2.289      ; 2.634      ;
; 16.834 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 3.929      ;
; 16.917 ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 3.846      ;
; 16.924 ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 3.839      ;
; 16.960 ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 3.803      ;
; 17.050 ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 3.713      ;
; 17.087 ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 3.676      ;
; 17.169 ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 3.594      ;
; 17.214 ; LED_Check:U9|Low_Clk_Counter[8]  ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 3.549      ;
; 17.296 ; LED_Check:U9|Low_Clk_Counter[7]  ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 3.467      ;
; 17.340 ; LED_Check:U9|Low_Clk_Counter[10] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 3.423      ;
; 17.423 ; LED_Check:U9|Low_Clk_Counter[9]  ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 3.340      ;
; 17.465 ; LED_Check:U9|Low_Clk_Counter[12] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 3.298      ;
; 17.556 ; LED_Check:U9|Low_Clk_Counter[11] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 3.207      ;
; 17.590 ; LED_Check:U9|Low_Clk_Counter[14] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 3.173      ;
; 17.673 ; LED_Check:U9|Low_Clk_Counter[13] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 3.090      ;
; 17.720 ; LED_Check:U9|Low_Clk_Counter[16] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 3.043      ;
; 17.799 ; LED_Check:U9|Low_Clk_Counter[15] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.964      ;
; 17.841 ; LED_Check:U9|Low_Clk_Counter[18] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.922      ;
; 17.932 ; LED_Check:U9|Low_Clk_Counter[17] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.831      ;
; 18.086 ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.677      ;
; 18.091 ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.672      ;
; 18.134 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.629      ;
; 18.173 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.590      ;
; 18.212 ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.551      ;
; 18.213 ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.550      ;
; 18.217 ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.546      ;
; 18.217 ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.546      ;
; 18.224 ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.539      ;
; 18.260 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.503      ;
; 18.260 ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.503      ;
; 18.299 ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.464      ;
; 18.299 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.464      ;
; 18.338 ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.425      ;
; 18.339 ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.424      ;
; 18.343 ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.420      ;
; 18.343 ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.420      ;
; 18.343 ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.420      ;
; 18.350 ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.413      ;
; 18.350 ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.413      ;
; 18.386 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.377      ;
; 18.386 ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.377      ;
; 18.387 ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.376      ;
; 18.425 ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.338      ;
; 18.425 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.338      ;
; 18.426 ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.337      ;
; 18.464 ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[12] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.299      ;
; 18.465 ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.298      ;
; 18.469 ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.294      ;
; 18.469 ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.294      ;
; 18.469 ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.294      ;
; 18.469 ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[12] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.294      ;
; 18.470 ; LED_Check:U9|Low_Clk_Counter[7]  ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.293      ;
; 18.476 ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.287      ;
; 18.476 ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.287      ;
; 18.512 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[11] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.251      ;
; 18.512 ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.251      ;
; 18.513 ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.250      ;
; 18.514 ; LED_Check:U9|Low_Clk_Counter[8]  ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.249      ;
; 18.551 ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.212      ;
; 18.551 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[12] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.212      ;
; 18.552 ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.211      ;
; 18.553 ; LED_Check:U9|Low_Clk_Counter[8]  ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.210      ;
; 18.590 ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[10] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.173      ;
; 18.591 ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[12] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.172      ;
; 18.595 ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.168      ;
; 18.595 ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.168      ;
; 18.595 ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[11] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.168      ;
; 18.595 ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[10] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.168      ;
; 18.596 ; LED_Check:U9|Low_Clk_Counter[7]  ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.167      ;
; 18.596 ; LED_Check:U9|Low_Clk_Counter[7]  ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.167      ;
; 18.597 ; LED_Check:U9|Low_Clk_Counter[9]  ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.166      ;
; 18.602 ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.161      ;
; 18.602 ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[11] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.161      ;
; 18.638 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[9]  ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.125      ;
; 18.638 ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[11] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.125      ;
; 18.639 ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.124      ;
; 18.640 ; LED_Check:U9|Low_Clk_Counter[10] ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.123      ;
; 18.640 ; LED_Check:U9|Low_Clk_Counter[8]  ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.123      ;
; 18.677 ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[12] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.086      ;
; 18.677 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[10] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.086      ;
; 18.678 ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.085      ;
; 18.679 ; LED_Check:U9|Low_Clk_Counter[10] ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.084      ;
; 18.679 ; LED_Check:U9|Low_Clk_Counter[8]  ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.084      ;
; 18.716 ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[8]  ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.047      ;
; 18.717 ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[10] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.046      ;
; 18.718 ; LED_Check:U9|Low_Clk_Counter[11] ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.045      ;
; 18.721 ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.042      ;
; 18.721 ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[12] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.042      ;
; 18.721 ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[9]  ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.042      ;
; 18.721 ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[8]  ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.042      ;
; 18.722 ; LED_Check:U9|Low_Clk_Counter[7]  ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.041      ;
; 18.722 ; LED_Check:U9|Low_Clk_Counter[7]  ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.041      ;
; 18.723 ; LED_Check:U9|Low_Clk_Counter[9]  ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.040      ;
; 18.723 ; LED_Check:U9|Low_Clk_Counter[9]  ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.040      ;
; 18.728 ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[11] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.035      ;
; 18.728 ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[9]  ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 2.035      ;
; 18.764 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[7]  ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 1.999      ;
; 18.764 ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[9]  ; CLK48M                           ; CLK48M      ; 20.833       ; -0.072     ; 1.999      ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CPU_RD'                                                                                         ;
+--------+---------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -0.060 ; CPU_Read_1[6]~latch ; CPU_Read_1[6]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; -0.154     ; 0.898      ;
; -0.047 ; CPU_Read_1[0]~latch ; CPU_Read_1[0]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; -0.147     ; 0.892      ;
; -0.005 ; CPU_Read_1[4]~latch ; CPU_Read_1[4]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; -0.306     ; 0.691      ;
; -0.004 ; CPU_Read_1[3]~latch ; CPU_Read_1[3]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; -0.305     ; 0.691      ;
; -0.002 ; CPU_Read_1[1]~latch ; CPU_Read_1[1]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; -0.306     ; 0.688      ;
; -0.002 ; CPU_Read_1[2]~latch ; CPU_Read_1[2]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; -0.306     ; 0.688      ;
; 0.257  ; CPU_Read_1[7]~latch ; CPU_Read_1[7]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; -0.048     ; 0.687      ;
; 0.295  ; CPU_Read_1[5]~latch ; CPU_Read_1[5]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; -0.048     ; 0.649      ;
+--------+---------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U0|U0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.274 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[3]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.039     ; 3.319      ;
; 1.274 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[2]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.039     ; 3.319      ;
; 1.274 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[0]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.039     ; 3.319      ;
; 1.274 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[1]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.039     ; 3.319      ;
; 1.283 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[4]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.050     ; 3.299      ;
; 1.283 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[5]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.050     ; 3.299      ;
; 1.483 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.038     ; 3.111      ;
; 1.484 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.038     ; 3.110      ;
; 1.494 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.242      ; 3.302      ;
; 1.494 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.242      ; 3.302      ;
; 1.494 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.242      ; 3.302      ;
; 1.494 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.242      ; 3.302      ;
; 1.501 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.038     ; 3.093      ;
; 1.501 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.230      ; 3.283      ;
; 1.501 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.230      ; 3.283      ;
; 1.501 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.230      ; 3.283      ;
; 1.501 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.230      ; 3.283      ;
; 1.503 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.038     ; 3.091      ;
; 1.503 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.233      ; 3.284      ;
; 1.503 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.233      ; 3.284      ;
; 1.503 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.233      ; 3.284      ;
; 1.503 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.233      ; 3.284      ;
; 1.505 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.038     ; 3.089      ;
; 1.507 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.033     ; 3.092      ;
; 1.569 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[3]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.039     ; 3.024      ;
; 1.569 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[2]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.039     ; 3.024      ;
; 1.569 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[0]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.039     ; 3.024      ;
; 1.569 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[1]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.039     ; 3.024      ;
; 1.578 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[4]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.050     ; 3.004      ;
; 1.578 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[5]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.050     ; 3.004      ;
; 1.582 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.033     ; 3.017      ;
; 1.595 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~portb_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.239      ; 3.313      ;
; 1.634 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~portb_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.248      ; 3.283      ;
; 1.664 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~portb_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.236      ; 3.241      ;
; 1.707 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.038     ; 2.887      ;
; 1.707 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.038     ; 2.887      ;
; 1.707 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.038     ; 2.887      ;
; 1.707 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.038     ; 2.887      ;
; 1.707 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.038     ; 2.887      ;
; 1.763 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.038     ; 2.831      ;
; 1.764 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.038     ; 2.830      ;
; 1.781 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.038     ; 2.813      ;
; 1.783 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.038     ; 2.811      ;
; 1.785 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.038     ; 2.809      ;
; 1.787 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.033     ; 2.812      ;
; 1.789 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.242      ; 3.007      ;
; 1.789 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.242      ; 3.007      ;
; 1.789 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.242      ; 3.007      ;
; 1.789 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.242      ; 3.007      ;
; 1.796 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.230      ; 2.988      ;
; 1.796 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.230      ; 2.988      ;
; 1.796 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.230      ; 2.988      ;
; 1.796 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.230      ; 2.988      ;
; 1.798 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.233      ; 2.989      ;
; 1.798 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.233      ; 2.989      ;
; 1.798 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.233      ; 2.989      ;
; 1.798 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.233      ; 2.989      ;
; 1.826 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdemp_eq_comp_lsb_aeb                                      ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.040     ; 2.766      ;
; 1.862 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.033     ; 2.737      ;
; 1.880 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.038     ; 2.714      ;
; 1.890 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~portb_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.239      ; 3.018      ;
; 1.894 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[10]                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.039     ; 2.699      ;
; 1.894 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[11]                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.039     ; 2.699      ;
; 1.894 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[9]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.039     ; 2.699      ;
; 1.894 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[8]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.039     ; 2.699      ;
; 1.894 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[7]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.039     ; 2.699      ;
; 1.894 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[6]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.039     ; 2.699      ;
; 1.895 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.243      ; 2.902      ;
; 1.895 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.243      ; 2.902      ;
; 1.895 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.243      ; 2.902      ;
; 1.895 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.243      ; 2.902      ;
; 1.903 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.038     ; 2.691      ;
; 1.920 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdemp_eq_comp_msb_aeb                                      ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.040     ; 2.672      ;
; 1.929 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~portb_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.248      ; 2.988      ;
; 1.959 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~portb_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.236      ; 2.946      ;
; 2.002 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.038     ; 2.592      ;
; 2.002 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.038     ; 2.592      ;
; 2.002 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.038     ; 2.592      ;
; 2.002 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.038     ; 2.592      ;
; 2.002 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.038     ; 2.592      ;
; 2.121 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdemp_eq_comp_lsb_aeb                                      ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.040     ; 2.471      ;
; 2.162 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.038     ; 2.432      ;
; 2.185 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.038     ; 2.409      ;
; 2.189 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[10]                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.039     ; 2.404      ;
; 2.189 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[11]                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.039     ; 2.404      ;
; 2.189 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[9]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.039     ; 2.404      ;
; 2.189 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[8]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.039     ; 2.404      ;
; 2.189 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[7]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.039     ; 2.404      ;
; 2.189 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[6]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.039     ; 2.404      ;
; 2.190 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.243      ; 2.607      ;
; 2.190 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.243      ; 2.607      ;
; 2.190 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.243      ; 2.607      ;
; 2.190 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.243      ; 2.607      ;
; 2.215 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdemp_eq_comp_msb_aeb                                      ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.040     ; 2.377      ;
; 2.269 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~portb_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.249      ; 2.649      ;
; 2.313 ; SDRAM_Controller:U3|readcamerafifo_t ; SDRAM_Controller:U3|ReadUSBFIFO                                                                                                             ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.629        ; -0.105     ; 2.213      ;
; 2.351 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.040     ; 2.241      ;
; 2.389 ; SDRAM_Controller:U4|readcamerafifo_t ; SDRAM_Controller:U4|ReadUSBFIFO                                                                                                             ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.629        ; -0.118     ; 2.124      ;
; 2.564 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~portb_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.249      ; 2.354      ;
; 2.646 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.040     ; 1.946      ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U0|U0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 5.603  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[6]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 9.259        ; -0.198     ; 3.460      ;
; 5.669  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[7]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 9.259        ; -0.198     ; 3.394      ;
; 6.136  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[5]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 9.259        ; -0.187     ; 2.938      ;
; 6.381  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[11]                                                  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 9.259        ; -0.198     ; 2.682      ;
; 6.484  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[3]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 9.259        ; -0.198     ; 2.579      ;
; 6.527  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[2]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 9.259        ; -0.198     ; 2.536      ;
; 6.556  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[0]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 9.259        ; -0.198     ; 2.507      ;
; 6.595  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[9]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 9.259        ; -0.198     ; 2.468      ;
; 6.732  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[4]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 9.259        ; -0.187     ; 2.342      ;
; 6.745  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[10]                                                  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 9.259        ; -0.198     ; 2.318      ;
; 6.970  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[1]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 9.259        ; -0.198     ; 2.093      ;
; 7.000  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[8]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 9.259        ; -0.198     ; 2.063      ;
; 49.429 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.069     ; 6.058      ;
; 49.481 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.069     ; 6.006      ;
; 49.937 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.069     ; 5.550      ;
; 49.989 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.069     ; 5.498      ;
; 50.146 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.070     ; 5.340      ;
; 50.416 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.067     ; 5.073      ;
; 50.468 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.067     ; 5.021      ;
; 50.647 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.068     ; 4.841      ;
; 50.654 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.070     ; 4.832      ;
; 50.699 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.068     ; 4.789      ;
; 50.834 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.069     ; 4.653      ;
; 51.006 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.069     ; 4.481      ;
; 51.034 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.068     ; 4.454      ;
; 51.058 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.069     ; 4.429      ;
; 51.085 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.069     ; 4.402      ;
; 51.086 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.068     ; 4.402      ;
; 51.106 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[0]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.071     ; 4.379      ;
; 51.107 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[1]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.071     ; 4.378      ;
; 51.116 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[3]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.071     ; 4.369      ;
; 51.126 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.071     ; 4.359      ;
; 51.133 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.068     ; 4.355      ;
; 51.137 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.069     ; 4.350      ;
; 51.163 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.069     ; 4.324      ;
; 51.304 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[1]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.080     ; 4.172      ;
; 51.342 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[1]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.082     ; 4.132      ;
; 51.361 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[0]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.082     ; 4.113      ;
; 51.364 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.069     ; 4.123      ;
; 51.385 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[0]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.080     ; 4.091      ;
; 51.405 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[3]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.070     ; 4.081      ;
; 51.411 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.071     ; 4.074      ;
; 51.427 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.071     ; 4.058      ;
; 51.439 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[3]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.082     ; 4.035      ;
; 51.459 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[2]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.080     ; 4.017      ;
; 51.462 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[6]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.071     ; 4.023      ;
; 51.475 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[11]                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.069     ; 4.012      ;
; 51.475 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[10]                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.069     ; 4.012      ;
; 51.475 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[9]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.069     ; 4.012      ;
; 51.475 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.069     ; 4.012      ;
; 51.475 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.069     ; 4.012      ;
; 51.491 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[2]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.082     ; 3.983      ;
; 51.513 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[2]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.071     ; 3.972      ;
; 51.522 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[5]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.071     ; 3.963      ;
; 51.556 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[5]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.080     ; 3.920      ;
; 51.567 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[5]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.082     ; 3.907      ;
; 51.614 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[4]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.082     ; 3.860      ;
; 51.634 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.071     ; 3.851      ;
; 51.680 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[7]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.080     ; 3.796      ;
; 51.694 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[3]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.081     ; 3.781      ;
; 51.716 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[7]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.082     ; 3.758      ;
; 51.723 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.070     ; 3.763      ;
; 51.751 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.069     ; 3.736      ;
; 51.757 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.069     ; 3.730      ;
; 51.771 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.069     ; 3.716      ;
; 51.802 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.070     ; 3.684      ;
; 51.804 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[11]                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.069     ; 3.683      ;
; 51.804 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[10]                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.069     ; 3.683      ;
; 51.804 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[9]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.069     ; 3.683      ;
; 51.804 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.069     ; 3.683      ;
; 51.804 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.069     ; 3.683      ;
; 51.805 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.069     ; 3.682      ;
; 51.811 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9]  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[3]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.067     ; 3.678      ;
; 51.815 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[4]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.081     ; 3.660      ;
; 51.823 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.069     ; 3.664      ;
; 51.834 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[4]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.071     ; 3.651      ;
; 51.835 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[0]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.071     ; 3.650      ;
; 51.840 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[1]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.071     ; 3.645      ;
; 51.858 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.070     ; 3.628      ;
; 51.861 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[9]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.080     ; 3.615      ;
; 51.875 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.069     ; 3.612      ;
; 51.876 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.068     ; 3.612      ;
; 51.885 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[8]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.080     ; 3.591      ;
; 51.892 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[6]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.070     ; 3.594      ;
; 51.919 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.071     ; 3.566      ;
; 51.920 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[4]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.070     ; 3.566      ;
; 51.926 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[10]                                                  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[0]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.071     ; 3.559      ;
; 51.927 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.069     ; 3.560      ;
; 51.927 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[10]                                                  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[1]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.071     ; 3.558      ;
; 51.930 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[9]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[0]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.071     ; 3.555      ;
; 51.931 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[9]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[1]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.071     ; 3.554      ;
; 51.935 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.071     ; 3.550      ;
; 51.936 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[10]                                                  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[3]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.071     ; 3.549      ;
; 51.937 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[6]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.081     ; 3.538      ;
; 51.940 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[9]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[3]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.071     ; 3.545      ;
; 51.945 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[6]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.081     ; 3.530      ;
; 51.981 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_we_reg       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; 0.309      ; 3.921      ;
; 51.981 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_datain_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; 0.315      ; 3.927      ;
; 51.981 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; 0.309      ; 3.921      ;
; 51.986 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[9]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.081     ; 3.489      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CPU_Set'                                                                                  ;
+--------+------------------+---------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+---------------------+--------------+-------------+--------------+------------+------------+
; -0.694 ; CPU_Command_2[4] ; Check_Led[4]        ; CPU_WR       ; CPU_Set     ; -0.500       ; 3.239      ; 2.075      ;
; -0.509 ; CPU_Command_2[1] ; Check_Led[1]        ; CPU_WR       ; CPU_Set     ; -0.500       ; 3.102      ; 2.123      ;
; -0.506 ; CPU_Command_2[0] ; Check_Led[0]        ; CPU_WR       ; CPU_Set     ; -0.500       ; 3.100      ; 2.124      ;
; -0.463 ; CPU_Command_2[2] ; Check_Led[2]        ; CPU_WR       ; CPU_Set     ; -0.500       ; 3.061      ; 2.128      ;
; -0.454 ; CPU_Command_2[3] ; Check_Led[3]        ; CPU_WR       ; CPU_Set     ; -0.500       ; 3.061      ; 2.137      ;
; -0.432 ; CPU_Command_2[7] ; Check_Led[7]        ; CPU_WR       ; CPU_Set     ; -0.500       ; 3.101      ; 2.199      ;
; -0.397 ; CPU_Command_2[5] ; Check_Led[5]        ; CPU_WR       ; CPU_Set     ; -0.500       ; 3.101      ; 2.234      ;
; -0.300 ; CPU_Command_2[6] ; Check_Led[6]        ; CPU_WR       ; CPU_Set     ; -0.500       ; 2.718      ; 1.948      ;
; 0.497  ; Check_Led[3]     ; CPU_Read_1_t[3]     ; CPU_Set      ; CPU_Set     ; 0.000        ; 0.109      ; 0.606      ;
; 0.504  ; Check_Led[2]     ; CPU_Read_1_t[2]     ; CPU_Set      ; CPU_Set     ; 0.000        ; 0.109      ; 0.613      ;
; 0.706  ; Check_Led[1]     ; CPU_Read_1_t[1]     ; CPU_Set      ; CPU_Set     ; 0.000        ; 0.219      ; 0.925      ;
; 0.759  ; Check_Led[4]     ; CPU_Read_1_t[4]     ; CPU_Set      ; CPU_Set     ; 0.000        ; -0.064     ; 0.695      ;
; 0.881  ; Check_Led[5]     ; CPU_Read_1_t[5]     ; CPU_Set      ; CPU_Set     ; 0.000        ; 0.034      ; 0.915      ;
; 0.890  ; Check_Led[7]     ; CPU_Read_1_t[7]     ; CPU_Set      ; CPU_Set     ; 0.000        ; 0.032      ; 0.922      ;
; 1.101  ; Check_Led[6]     ; CPU_Read_1_t[6]     ; CPU_Set      ; CPU_Set     ; 0.000        ; 0.068      ; 1.169      ;
; 1.335  ; Check_Led[0]     ; CPU_Read_1_t[0]     ; CPU_Set      ; CPU_Set     ; 0.000        ; 0.029      ; 1.364      ;
; 3.345  ; CPU_Read_1_t[5]  ; CPU_Read_1[5]~latch ; CPU_Set      ; CPU_Set     ; -0.500       ; -2.504     ; 0.361      ;
; 3.355  ; CPU_Read_1_t[7]  ; CPU_Read_1[7]~latch ; CPU_Set      ; CPU_Set     ; -0.500       ; -2.501     ; 0.374      ;
; 3.362  ; CPU_Read_1_t[3]  ; CPU_Read_1[3]~latch ; CPU_Set      ; CPU_Set     ; -0.500       ; -2.521     ; 0.361      ;
; 3.363  ; CPU_Read_1_t[2]  ; CPU_Read_1[2]~latch ; CPU_Set      ; CPU_Set     ; -0.500       ; -2.520     ; 0.363      ;
; 3.373  ; CPU_Read_1_t[4]  ; CPU_Read_1[4]~latch ; CPU_Set      ; CPU_Set     ; -0.500       ; -2.519     ; 0.374      ;
; 3.435  ; CPU_Read_1_t[0]  ; CPU_Read_1[0]~latch ; CPU_Set      ; CPU_Set     ; -0.500       ; -2.594     ; 0.361      ;
; 3.443  ; CPU_Read_1_t[6]  ; CPU_Read_1[6]~latch ; CPU_Set      ; CPU_Set     ; -0.500       ; -2.588     ; 0.375      ;
; 3.517  ; CPU_Read_1_t[1]  ; CPU_Read_1[1]~latch ; CPU_Set      ; CPU_Set     ; -0.500       ; -2.664     ; 0.373      ;
+--------+------------------+---------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK48M'                                                                                                                                    ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -0.674 ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M      ; 0.000        ; 2.374      ; 2.165      ;
; -0.531 ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M      ; 0.000        ; 2.374      ; 2.308      ;
; 0.417  ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[0]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 0.684      ;
; 0.685  ; LED_Check:U9|Low_Clk_Counter[16] ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 0.952      ;
; 0.685  ; LED_Check:U9|Low_Clk_Counter[10] ; LED_Check:U9|Low_Clk_Counter[10] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 0.952      ;
; 0.685  ; LED_Check:U9|Low_Clk_Counter[9]  ; LED_Check:U9|Low_Clk_Counter[9]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 0.952      ;
; 0.685  ; LED_Check:U9|Low_Clk_Counter[7]  ; LED_Check:U9|Low_Clk_Counter[7]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 0.952      ;
; 0.686  ; LED_Check:U9|Low_Clk_Counter[15] ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 0.953      ;
; 0.686  ; LED_Check:U9|Low_Clk_Counter[13] ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 0.953      ;
; 0.686  ; LED_Check:U9|Low_Clk_Counter[12] ; LED_Check:U9|Low_Clk_Counter[12] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 0.953      ;
; 0.686  ; LED_Check:U9|Low_Clk_Counter[8]  ; LED_Check:U9|Low_Clk_Counter[8]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 0.953      ;
; 0.686  ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[6]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 0.953      ;
; 0.686  ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[5]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 0.953      ;
; 0.687  ; LED_Check:U9|Low_Clk_Counter[14] ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 0.954      ;
; 0.687  ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[4]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 0.954      ;
; 0.687  ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[2]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 0.954      ;
; 0.688  ; LED_Check:U9|Low_Clk_Counter[18] ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 0.955      ;
; 0.689  ; LED_Check:U9|Low_Clk_Counter[11] ; LED_Check:U9|Low_Clk_Counter[11] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 0.956      ;
; 0.690  ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[3]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 0.957      ;
; 0.691  ; LED_Check:U9|Low_Clk_Counter[17] ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 0.958      ;
; 0.709  ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[1]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 0.976      ;
; 0.709  ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[1]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 0.976      ;
; 1.004  ; LED_Check:U9|Low_Clk_Counter[9]  ; LED_Check:U9|Low_Clk_Counter[10] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.271      ;
; 1.004  ; LED_Check:U9|Low_Clk_Counter[7]  ; LED_Check:U9|Low_Clk_Counter[8]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.271      ;
; 1.005  ; LED_Check:U9|Low_Clk_Counter[11] ; LED_Check:U9|Low_Clk_Counter[12] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.272      ;
; 1.005  ; LED_Check:U9|Low_Clk_Counter[15] ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.272      ;
; 1.005  ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[6]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.272      ;
; 1.005  ; LED_Check:U9|Low_Clk_Counter[13] ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.272      ;
; 1.005  ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[2]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.272      ;
; 1.007  ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[4]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.274      ;
; 1.007  ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[2]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.274      ;
; 1.007  ; LED_Check:U9|Low_Clk_Counter[16] ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.274      ;
; 1.008  ; LED_Check:U9|Low_Clk_Counter[17] ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.275      ;
; 1.009  ; LED_Check:U9|Low_Clk_Counter[10] ; LED_Check:U9|Low_Clk_Counter[11] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.276      ;
; 1.010  ; LED_Check:U9|Low_Clk_Counter[8]  ; LED_Check:U9|Low_Clk_Counter[9]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.277      ;
; 1.010  ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[7]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.277      ;
; 1.010  ; LED_Check:U9|Low_Clk_Counter[12] ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.277      ;
; 1.011  ; LED_Check:U9|Low_Clk_Counter[14] ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.278      ;
; 1.011  ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[5]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.278      ;
; 1.011  ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[3]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.278      ;
; 1.019  ; LED_Check:U9|Low_Clk_Counter[9]  ; LED_Check:U9|Low_Clk_Counter[11] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.286      ;
; 1.019  ; LED_Check:U9|Low_Clk_Counter[7]  ; LED_Check:U9|Low_Clk_Counter[9]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.286      ;
; 1.020  ; LED_Check:U9|Low_Clk_Counter[15] ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.287      ;
; 1.020  ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[7]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.287      ;
; 1.020  ; LED_Check:U9|Low_Clk_Counter[13] ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.287      ;
; 1.020  ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[3]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.287      ;
; 1.023  ; LED_Check:U9|Low_Clk_Counter[11] ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.290      ;
; 1.024  ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[5]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.291      ;
; 1.024  ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[3]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.291      ;
; 1.099  ; LED_Check:U9|Low_Clk_Counter[16] ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.366      ;
; 1.103  ; LED_Check:U9|Low_Clk_Counter[10] ; LED_Check:U9|Low_Clk_Counter[12] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.370      ;
; 1.103  ; LED_Check:U9|Low_Clk_Counter[8]  ; LED_Check:U9|Low_Clk_Counter[10] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.370      ;
; 1.104  ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[8]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.371      ;
; 1.104  ; LED_Check:U9|Low_Clk_Counter[12] ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.371      ;
; 1.105  ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[4]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.372      ;
; 1.105  ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[6]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.372      ;
; 1.105  ; LED_Check:U9|Low_Clk_Counter[14] ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.372      ;
; 1.126  ; LED_Check:U9|Low_Clk_Counter[9]  ; LED_Check:U9|Low_Clk_Counter[12] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.393      ;
; 1.126  ; LED_Check:U9|Low_Clk_Counter[7]  ; LED_Check:U9|Low_Clk_Counter[10] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.393      ;
; 1.127  ; LED_Check:U9|Low_Clk_Counter[11] ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.394      ;
; 1.127  ; LED_Check:U9|Low_Clk_Counter[15] ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.394      ;
; 1.127  ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[8]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.394      ;
; 1.127  ; LED_Check:U9|Low_Clk_Counter[13] ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.394      ;
; 1.127  ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[4]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.394      ;
; 1.129  ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[4]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.396      ;
; 1.129  ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[6]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.396      ;
; 1.131  ; LED_Check:U9|Low_Clk_Counter[10] ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.398      ;
; 1.132  ; LED_Check:U9|Low_Clk_Counter[8]  ; LED_Check:U9|Low_Clk_Counter[11] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.399      ;
; 1.132  ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[9]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.399      ;
; 1.132  ; LED_Check:U9|Low_Clk_Counter[12] ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.399      ;
; 1.133  ; LED_Check:U9|Low_Clk_Counter[14] ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.400      ;
; 1.133  ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[7]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.400      ;
; 1.133  ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[5]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.400      ;
; 1.141  ; LED_Check:U9|Low_Clk_Counter[9]  ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.408      ;
; 1.141  ; LED_Check:U9|Low_Clk_Counter[7]  ; LED_Check:U9|Low_Clk_Counter[11] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.408      ;
; 1.142  ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[9]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.409      ;
; 1.142  ; LED_Check:U9|Low_Clk_Counter[13] ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.409      ;
; 1.142  ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[5]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.409      ;
; 1.145  ; LED_Check:U9|Low_Clk_Counter[11] ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.412      ;
; 1.146  ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[7]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.413      ;
; 1.146  ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[5]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.413      ;
; 1.225  ; LED_Check:U9|Low_Clk_Counter[10] ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.492      ;
; 1.225  ; LED_Check:U9|Low_Clk_Counter[8]  ; LED_Check:U9|Low_Clk_Counter[12] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.492      ;
; 1.226  ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[10] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.493      ;
; 1.226  ; LED_Check:U9|Low_Clk_Counter[12] ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.493      ;
; 1.227  ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[6]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.494      ;
; 1.227  ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[8]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.494      ;
; 1.227  ; LED_Check:U9|Low_Clk_Counter[14] ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.494      ;
; 1.248  ; LED_Check:U9|Low_Clk_Counter[9]  ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.515      ;
; 1.248  ; LED_Check:U9|Low_Clk_Counter[7]  ; LED_Check:U9|Low_Clk_Counter[12] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.515      ;
; 1.249  ; LED_Check:U9|Low_Clk_Counter[11] ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.516      ;
; 1.249  ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[10] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.516      ;
; 1.249  ; LED_Check:U9|Low_Clk_Counter[13] ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.516      ;
; 1.249  ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[6]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.516      ;
; 1.251  ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[6]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.518      ;
; 1.251  ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[8]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.518      ;
; 1.253  ; LED_Check:U9|Low_Clk_Counter[10] ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.520      ;
; 1.254  ; LED_Check:U9|Low_Clk_Counter[8]  ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.521      ;
; 1.254  ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[11] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.521      ;
; 1.254  ; LED_Check:U9|Low_Clk_Counter[12] ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.072      ; 1.521      ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CPU_RD'                                                                                         ;
+-------+---------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node           ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.227 ; CPU_Read_1[5]~latch ; CPU_Read_1[5]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; 0.140      ; 0.592      ;
; 0.276 ; CPU_Read_1[7]~latch ; CPU_Read_1[7]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; 0.140      ; 0.641      ;
; 0.539 ; CPU_Read_1[0]~latch ; CPU_Read_1[0]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; 0.031      ; 0.795      ;
; 0.543 ; CPU_Read_1[2]~latch ; CPU_Read_1[2]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; -0.127     ; 0.641      ;
; 0.544 ; CPU_Read_1[1]~latch ; CPU_Read_1[1]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; -0.128     ; 0.641      ;
; 0.545 ; CPU_Read_1[3]~latch ; CPU_Read_1[3]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; -0.127     ; 0.643      ;
; 0.545 ; CPU_Read_1[4]~latch ; CPU_Read_1[4]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; -0.127     ; 0.643      ;
; 0.556 ; CPU_Read_1[6]~latch ; CPU_Read_1[6]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; 0.024      ; 0.805      ;
+-------+---------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'LED_Check:U9|Low_Clk_Counter[19]'                                                                                                                        ;
+-------+-------------------------------+-------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.382 ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.092      ; 0.669      ;
; 0.402 ; LED_Check:U9|Check_t          ; LED_Check:U9|Check_t          ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.072      ; 0.669      ;
; 0.493 ; LED_Check:U9|Check_t          ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.072      ; 0.760      ;
; 0.596 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.575      ; 1.366      ;
; 0.600 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.493      ; 1.288      ;
; 0.610 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.493      ; 1.298      ;
; 0.677 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.090      ; 0.962      ;
; 0.678 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.090      ; 0.963      ;
; 0.682 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.090      ; 0.967      ;
; 0.692 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.090      ; 0.977      ;
; 0.695 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.072      ; 0.962      ;
; 0.697 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.493      ; 1.385      ;
; 0.700 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.072      ; 0.967      ;
; 0.705 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.090      ; 0.990      ;
; 0.717 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.493      ; 1.405      ;
; 0.722 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.493      ; 1.410      ;
; 0.732 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.493      ; 1.420      ;
; 0.802 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.575      ; 1.572      ;
; 0.868 ; LED_Check:U9|Check_t          ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.575      ; 1.638      ;
; 1.000 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.090      ; 1.285      ;
; 1.000 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.090      ; 1.285      ;
; 1.003 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.090      ; 1.288      ;
; 1.015 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.090      ; 1.300      ;
; 1.016 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.072      ; 1.283      ;
; 1.020 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.493      ; 1.708      ;
; 1.119 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.090      ; 1.404      ;
; 1.137 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.090      ; 1.422      ;
; 1.140 ; LED_Check:U9|Check_t          ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.493      ; 1.828      ;
; 1.146 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.493      ; 1.834      ;
; 1.180 ; LED_Check:U9|Check_t          ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.493      ; 1.868      ;
; 1.214 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.090      ; 1.499      ;
; 1.240 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.072      ; 1.507      ;
; 1.241 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.090      ; 1.526      ;
; 1.244 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.090      ; 1.529      ;
; 1.259 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.090      ; 1.544      ;
; 1.260 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.072      ; 1.527      ;
; 1.345 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_t          ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.072      ; 1.612      ;
; 1.375 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.072      ; 1.642      ;
; 1.379 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.575      ; 2.149      ;
; 1.380 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.575      ; 2.150      ;
; 1.409 ; LED_Check:U9|Check_t          ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.493      ; 2.097      ;
; 1.410 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_t          ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.331     ; 1.274      ;
; 1.416 ; LED_Check:U9|Check_t          ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.493      ; 2.104      ;
; 1.418 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.331     ; 1.282      ;
; 1.419 ; LED_Check:U9|Check_t          ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.493      ; 2.107      ;
; 1.434 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.331     ; 1.298      ;
; 1.436 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.331     ; 1.300      ;
; 1.445 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.172      ; 1.812      ;
; 1.446 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.575      ; 2.216      ;
; 1.455 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.493      ; 2.143      ;
; 1.462 ; LED_Check:U9|Check_t          ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.072      ; 1.729      ;
; 1.473 ; LED_Check:U9|Check_t          ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.072      ; 1.740      ;
; 1.495 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.072      ; 1.762      ;
; 1.511 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.172      ; 1.878      ;
; 1.513 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.331     ; 1.377      ;
; 1.521 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.331     ; 1.385      ;
; 1.523 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.493      ; 2.211      ;
; 1.525 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.072      ; 1.792      ;
; 1.543 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.331     ; 1.407      ;
; 1.543 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.331     ; 1.407      ;
; 1.559 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.493      ; 2.247      ;
; 1.574 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.172      ; 1.941      ;
; 1.596 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_t          ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.072      ; 1.863      ;
; 1.597 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_t          ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.072      ; 1.864      ;
; 1.601 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.493      ; 2.289      ;
; 1.601 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.493      ; 2.289      ;
; 1.601 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.493      ; 2.289      ;
; 1.601 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.493      ; 2.289      ;
; 1.601 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.493      ; 2.289      ;
; 1.605 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.493      ; 2.293      ;
; 1.606 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.072      ; 1.873      ;
; 1.614 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.072      ; 1.881      ;
; 1.615 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.072      ; 1.882      ;
; 1.617 ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.010      ; 1.822      ;
; 1.618 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.493      ; 2.306      ;
; 1.649 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.493      ; 2.337      ;
; 1.657 ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.010      ; 1.862      ;
; 1.662 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_t          ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.331     ; 1.526      ;
; 1.664 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.072      ; 1.931      ;
; 1.666 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.090      ; 1.951      ;
; 1.666 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.090      ; 1.951      ;
; 1.671 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.331     ; 1.535      ;
; 1.680 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.331     ; 1.544      ;
; 1.681 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.072      ; 1.948      ;
; 1.682 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.072      ; 1.949      ;
; 1.729 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.331     ; 1.593      ;
; 1.740 ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.010      ; 1.945      ;
; 1.747 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.331     ; 1.611      ;
; 1.748 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_t          ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.331     ; 1.612      ;
; 1.757 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.331     ; 1.621      ;
; 1.760 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_t          ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.331     ; 1.624      ;
; 1.784 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.493      ; 2.472      ;
; 1.787 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.331     ; 1.651      ;
; 1.791 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_t          ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.331     ; 1.655      ;
; 1.809 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.331     ; 1.673      ;
; 1.829 ; LED_Check:U9|Check_t          ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.072      ; 2.096      ;
; 1.835 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.493      ; 2.523      ;
+-------+-------------------------------+-------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U0|U0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.400 ; SDRAM_Controller:U4|present_state.COMMANDDONE                                                                            ; SDRAM_Controller:U4|present_state.COMMANDDONE                                                                                              ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; SDRAM_Controller:U4|count_trp[1]                                                                                         ; SDRAM_Controller:U4|count_trp[1]                                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; SDRAM_Controller:U4|count_trp[0]                                                                                         ; SDRAM_Controller:U4|count_trp[0]                                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; SDRAM_Controller:U4|count_done[1]                                                                                        ; SDRAM_Controller:U4|count_done[1]                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U3|refreshsdram                                                                                         ; SDRAM_Controller:U3|refreshsdram                                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U3|present_state.INIT                                                                                   ; SDRAM_Controller:U3|present_state.INIT                                                                                                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U3|present_state.PRECHARGE_TRP                                                                          ; SDRAM_Controller:U3|present_state.PRECHARGE_TRP                                                                                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U3|present_state.COMMANDDONE                                                                            ; SDRAM_Controller:U3|present_state.COMMANDDONE                                                                                              ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U3|bank[0]                                                                                              ; SDRAM_Controller:U3|bank[0]                                                                                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U3|bank[1]                                                                                              ; SDRAM_Controller:U3|bank[1]                                                                                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U3|init_precharge                                                                                       ; SDRAM_Controller:U3|init_precharge                                                                                                         ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U3|count_trp[0]                                                                                         ; SDRAM_Controller:U3|count_trp[0]                                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U3|count_trp[1]                                                                                         ; SDRAM_Controller:U3|count_trp[1]                                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U3|autorefresh_en                                                                                       ; SDRAM_Controller:U3|autorefresh_en                                                                                                         ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U3|count_done[1]                                                                                        ; SDRAM_Controller:U3|count_done[1]                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U3|count_done[0]                                                                                        ; SDRAM_Controller:U3|count_done[0]                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U3|count_trc[0]                                                                                         ; SDRAM_Controller:U3|count_trc[0]                                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U3|present_state.AUTOREFRESH_TRC                                                                        ; SDRAM_Controller:U3|present_state.AUTOREFRESH_TRC                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U3|count_trc[1]                                                                                         ; SDRAM_Controller:U3|count_trc[1]                                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U3|count_trc_init                                                                                       ; SDRAM_Controller:U3|count_trc_init                                                                                                         ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U3|RASn                                                                                                 ; SDRAM_Controller:U3|RASn                                                                                                                   ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U3|CASn                                                                                                 ; SDRAM_Controller:U3|CASn                                                                                                                   ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U3|WEn                                                                                                  ; SDRAM_Controller:U3|WEn                                                                                                                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U3|A[9]                                                                                                 ; SDRAM_Controller:U3|A[9]                                                                                                                   ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U3|A[10]                                                                                                ; SDRAM_Controller:U3|A[10]                                                                                                                  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4  ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7  ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Controller:U2|wr_t[2]                                                                                                    ; Controller:U2|wr_t[2]                                                                                                                      ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Controller:U2|wr_t[1]                                                                                                    ; Controller:U2|wr_t[1]                                                                                                                      ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0  ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1  ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2  ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3  ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5  ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6  ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8  ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U3|Empty                                                                                                ; SDRAM_Controller:U3|Empty                                                                                                                  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Controller:U2|present_state.S2                                                                                           ; Controller:U2|present_state.S2                                                                                                             ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U4|Full                                                                                                 ; SDRAM_Controller:U4|Full                                                                                                                   ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Controller:U2|present_state.S3                                                                                           ; Controller:U2|present_state.S3                                                                                                             ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U4|Empty                                                                                                ; SDRAM_Controller:U4|Empty                                                                                                                  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U3|Full                                                                                                 ; SDRAM_Controller:U3|Full                                                                                                                   ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Controller:U2|present_state.S0                                                                                           ; Controller:U2|present_state.S0                                                                                                             ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Controller:U2|present_state.S1                                                                                           ; Controller:U2|present_state.S1                                                                                                             ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Controller:U2|present_state.S5                                                                                           ; Controller:U2|present_state.S5                                                                                                             ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U4|refreshsdram                                                                                         ; SDRAM_Controller:U4|refreshsdram                                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U4|present_state.INIT                                                                                   ; SDRAM_Controller:U4|present_state.INIT                                                                                                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U4|present_state.READDATA                                                                               ; SDRAM_Controller:U4|present_state.READDATA                                                                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U4|present_state.PRECHARGE_TRP                                                                          ; SDRAM_Controller:U4|present_state.PRECHARGE_TRP                                                                                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U4|bank[1]                                                                                              ; SDRAM_Controller:U4|bank[1]                                                                                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U4|bank[0]                                                                                              ; SDRAM_Controller:U4|bank[0]                                                                                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U4|init_precharge                                                                                       ; SDRAM_Controller:U4|init_precharge                                                                                                         ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U4|autorefresh_en                                                                                       ; SDRAM_Controller:U4|autorefresh_en                                                                                                         ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U4|count_done[0]                                                                                        ; SDRAM_Controller:U4|count_done[0]                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U4|present_state.ACTIVEROW_TRCD                                                                         ; SDRAM_Controller:U4|present_state.ACTIVEROW_TRCD                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U4|present_state.AUTOREFRESH_TRC                                                                        ; SDRAM_Controller:U4|present_state.AUTOREFRESH_TRC                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U4|count_trc_init                                                                                       ; SDRAM_Controller:U4|count_trc_init                                                                                                         ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U4|count_tmrd[0]                                                                                        ; SDRAM_Controller:U4|count_tmrd[0]                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U4|present_state.LOADMODE_TRMD                                                                          ; SDRAM_Controller:U4|present_state.LOADMODE_TRMD                                                                                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U4|count_tmrd[1]                                                                                        ; SDRAM_Controller:U4|count_tmrd[1]                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U4|count_trc[1]                                                                                         ; SDRAM_Controller:U4|count_trc[1]                                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U4|count_trc[0]                                                                                         ; SDRAM_Controller:U4|count_trc[0]                                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U4|count_twr[1]                                                                                         ; SDRAM_Controller:U4|count_twr[1]                                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U4|count_twr[0]                                                                                         ; SDRAM_Controller:U4|count_twr[0]                                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U4|readcamerafifo_t                                                                                     ; SDRAM_Controller:U4|readcamerafifo_t                                                                                                       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U4|RASn                                                                                                 ; SDRAM_Controller:U4|RASn                                                                                                                   ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U4|CASn                                                                                                 ; SDRAM_Controller:U4|CASn                                                                                                                   ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U4|WEn                                                                                                  ; SDRAM_Controller:U4|WEn                                                                                                                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U4|A[9]                                                                                                 ; SDRAM_Controller:U4|A[9]                                                                                                                   ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Controller:U4|A[10]                                                                                                ; SDRAM_Controller:U4|A[10]                                                                                                                  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; SDRAM_Controller:U3|present_state.WRITEDATA                                                                              ; SDRAM_Controller:U3|present_state.WRITEDATA                                                                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_Controller:U3|present_state.READDATA                                                                               ; SDRAM_Controller:U3|present_state.READDATA                                                                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_Controller:U3|present_state.ACTIVEROW_TRCD                                                                         ; SDRAM_Controller:U3|present_state.ACTIVEROW_TRCD                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_Controller:U3|count_tmrd[1]                                                                                        ; SDRAM_Controller:U3|count_tmrd[1]                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_Controller:U3|count_tmrd[0]                                                                                        ; SDRAM_Controller:U3|count_tmrd[0]                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_Controller:U3|present_state.LOADMODE_TRMD                                                                          ; SDRAM_Controller:U3|present_state.LOADMODE_TRMD                                                                                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_Controller:U3|count_twr[0]                                                                                         ; SDRAM_Controller:U3|count_twr[0]                                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_Controller:U3|count_twr[1]                                                                                         ; SDRAM_Controller:U3|count_twr[1]                                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_Controller:U3|readcamerafifo_t                                                                                     ; SDRAM_Controller:U3|readcamerafifo_t                                                                                                       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9  ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; SDRAM_Controller:U4|count_trcd[1]                                                                                        ; SDRAM_Controller:U4|count_trcd[1]                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; SDRAM_Controller:U4|count_trcd[0]                                                                                        ; SDRAM_Controller:U4|count_trcd[0]                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; SDRAM_Controller:U3|count_trcd[0]                                                                                        ; SDRAM_Controller:U3|count_trcd[0]                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; SDRAM_Controller:U3|count_trcd[1]                                                                                        ; SDRAM_Controller:U3|count_trcd[1]                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.428 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~portb_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.011      ;
; 0.435 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[4]                              ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.089      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U0|U0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.400 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[0]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 1.085      ;
; 0.405 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.669      ;
; 0.406 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.456      ; 1.092      ;
; 0.416 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[2]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 1.101      ;
; 0.419 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[5]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 1.104      ;
; 0.428 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[4]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 1.112      ;
; 0.429 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[0]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 1.113      ;
; 0.437 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[3]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 1.122      ;
; 0.441 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[4]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 1.126      ;
; 0.442 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[1]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 1.126      ;
; 0.457 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1]  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[0]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.721      ;
; 0.457 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[1]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.456      ; 1.143      ;
; 0.460 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1]  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[1]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.724      ;
; 0.461 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[1]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 1.146      ;
; 0.476 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5]  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[4]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.740      ;
; 0.476 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[2]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.456      ; 1.162      ;
; 0.479 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[0]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.457      ; 1.166      ;
; 0.486 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]               ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.750      ;
; 0.487 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[0]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.751      ;
; 0.487 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[7]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.457      ; 1.174      ;
; 0.488 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.752      ;
; 0.495 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.759      ;
; 0.496 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[8]                                         ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.760      ;
; 0.496 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[11]                                                  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[11]                                        ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.760      ;
; 0.497 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]               ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.761      ;
; 0.498 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[1]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.457      ; 1.185      ;
; 0.503 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[10]                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.767      ;
; 0.518 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[7]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[7]                                         ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.782      ;
; 0.519 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[2]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.457      ; 1.206      ;
; 0.523 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[2]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[2]                                         ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.787      ;
; 0.582 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                        ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.846      ;
; 0.592 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[6]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.457      ; 1.279      ;
; 0.599 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7]  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[7]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.863      ;
; 0.610 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.874      ;
; 0.616 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]               ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.880      ;
; 0.624 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]               ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.888      ;
; 0.630 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3]  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[2]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.893      ;
; 0.636 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[1]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.900      ;
; 0.665 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[9]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.930      ;
; 0.665 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.930      ;
; 0.665 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.930      ;
; 0.665 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.930      ;
; 0.672 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[6]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[6]                                         ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.936      ;
; 0.672 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[3]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[3]                                         ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.936      ;
; 0.680 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[11]                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.944      ;
; 0.680 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[4]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.944      ;
; 0.683 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[7]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.947      ;
; 0.683 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[2]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.948      ;
; 0.683 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.948      ;
; 0.684 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[6]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.948      ;
; 0.684 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.949      ;
; 0.687 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[4]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[4]                                         ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.950      ;
; 0.690 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[3]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.954      ;
; 0.693 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0]  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[0]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.957      ;
; 0.698 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[2]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 1.382      ;
; 0.699 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[3]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.456      ; 1.385      ;
; 0.701 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.964      ;
; 0.715 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[5]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.456      ; 1.401      ;
; 0.718 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4]  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[4]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.982      ;
; 0.719 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[3]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.457      ; 1.406      ;
; 0.724 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[5]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 1.408      ;
; 0.724 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.988      ;
; 0.726 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[9]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 1.410      ;
; 0.726 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.457      ; 1.413      ;
; 0.728 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]               ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.992      ;
; 0.729 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.993      ;
; 0.739 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[7]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.456      ; 1.425      ;
; 0.750 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.014      ;
; 0.751 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.015      ;
; 0.757 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[3]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 1.441      ;
; 0.761 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[5]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.457      ; 1.448      ;
; 0.763 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[4]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.457      ; 1.450      ;
; 0.777 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[0]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.456      ; 1.463      ;
; 0.780 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[4]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.456      ; 1.466      ;
; 0.791 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.055      ;
; 0.838 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                        ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.100      ;
; 0.871 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9]  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[9]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.136      ;
; 0.879 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]               ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.143      ;
; 0.891 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10] ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[10]                             ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.156      ;
; 0.893 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10] ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[9]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.158      ;
; 0.902 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.168      ;
; 0.923 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[4]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[2]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.186      ;
; 0.923 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]               ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.188      ;
; 0.933 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[6]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.456      ; 1.619      ;
; 0.938 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_we_reg        ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.456      ; 1.624      ;
; 0.942 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.206      ;
; 0.944 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6]  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[5]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.208      ;
; 0.944 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[7]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.458      ; 1.632      ;
; 0.947 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[4]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[4]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.210      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CPU_WR'                                                                               ;
+-------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; 0.512 ; CPU_Command_1[6] ; CPU_Command_2[6] ; CPU_WR       ; CPU_WR      ; 0.000        ; 0.052      ; 0.759      ;
; 0.671 ; CPU_Command_1[7] ; CPU_Command_2[7] ; CPU_WR       ; CPU_WR      ; 0.000        ; 0.048      ; 0.914      ;
; 0.679 ; CPU_Command_1[0] ; CPU_Command_2[0] ; CPU_WR       ; CPU_WR      ; 0.000        ; 0.048      ; 0.922      ;
; 0.680 ; CPU_Command_1[2] ; CPU_Command_2[2] ; CPU_WR       ; CPU_WR      ; 0.000        ; 0.048      ; 0.923      ;
; 0.691 ; CPU_Command_1[3] ; CPU_Command_2[3] ; CPU_WR       ; CPU_WR      ; 0.000        ; 0.048      ; 0.934      ;
; 0.691 ; CPU_Command_1[5] ; CPU_Command_2[5] ; CPU_WR       ; CPU_WR      ; 0.000        ; 0.048      ; 0.934      ;
; 0.702 ; CPU_Command_1[1] ; CPU_Command_2[1] ; CPU_WR       ; CPU_WR      ; 0.000        ; 0.048      ; 0.945      ;
; 0.880 ; CPU_Command_1[4] ; CPU_Command_2[4] ; CPU_WR       ; CPU_WR      ; 0.000        ; 0.048      ; 1.123      ;
+-------+------------------+------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CPU_RD'                                                                            ;
+--------+-----------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------+--------------+-------------+--------------+------------+------------+
; -0.238 ; CPU_Set   ; CPU_Read_1[1]~_emulated ; CPU_Set      ; CPU_RD      ; 0.500        ; 2.310      ; 3.040      ;
; -0.238 ; CPU_Set   ; CPU_Read_1[2]~_emulated ; CPU_Set      ; CPU_RD      ; 0.500        ; 2.310      ; 3.040      ;
; -0.238 ; CPU_Set   ; CPU_Read_1[3]~_emulated ; CPU_Set      ; CPU_RD      ; 0.500        ; 2.310      ; 3.040      ;
; -0.238 ; CPU_Set   ; CPU_Read_1[4]~_emulated ; CPU_Set      ; CPU_RD      ; 0.500        ; 2.310      ; 3.040      ;
; -0.050 ; CPU_Set   ; CPU_Read_1[0]~_emulated ; CPU_Set      ; CPU_RD      ; 0.500        ; 2.355      ; 2.897      ;
; -0.050 ; CPU_Set   ; CPU_Read_1[6]~_emulated ; CPU_Set      ; CPU_RD      ; 0.500        ; 2.355      ; 2.897      ;
; 0.018  ; CPU_Set   ; CPU_Read_1[5]~_emulated ; CPU_Set      ; CPU_RD      ; 0.500        ; 2.549      ; 3.023      ;
; 0.018  ; CPU_Set   ; CPU_Read_1[7]~_emulated ; CPU_Set      ; CPU_RD      ; 0.500        ; 2.549      ; 3.023      ;
; 0.191  ; CPU_Set   ; CPU_Read_1[1]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; 2.310      ; 3.111      ;
; 0.191  ; CPU_Set   ; CPU_Read_1[2]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; 2.310      ; 3.111      ;
; 0.191  ; CPU_Set   ; CPU_Read_1[3]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; 2.310      ; 3.111      ;
; 0.191  ; CPU_Set   ; CPU_Read_1[4]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; 2.310      ; 3.111      ;
; 0.366  ; CPU_Set   ; CPU_Read_1[0]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; 2.355      ; 2.981      ;
; 0.366  ; CPU_Set   ; CPU_Read_1[6]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; 2.355      ; 2.981      ;
; 0.450  ; CPU_Set   ; CPU_Read_1[5]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; 2.549      ; 3.091      ;
; 0.450  ; CPU_Set   ; CPU_Read_1[7]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; 2.549      ; 3.091      ;
+--------+-----------+-------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CPU_RD'                                                                            ;
+-------+-----------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.062 ; CPU_Set   ; CPU_Read_1[5]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; 2.651      ; 2.938      ;
; 0.062 ; CPU_Set   ; CPU_Read_1[7]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; 2.651      ; 2.938      ;
; 0.160 ; CPU_Set   ; CPU_Read_1[0]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; 2.448      ; 2.833      ;
; 0.160 ; CPU_Set   ; CPU_Read_1[6]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; 2.448      ; 2.833      ;
; 0.330 ; CPU_Set   ; CPU_Read_1[1]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; 2.402      ; 2.957      ;
; 0.330 ; CPU_Set   ; CPU_Read_1[2]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; 2.402      ; 2.957      ;
; 0.330 ; CPU_Set   ; CPU_Read_1[3]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; 2.402      ; 2.957      ;
; 0.330 ; CPU_Set   ; CPU_Read_1[4]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; 2.402      ; 2.957      ;
; 0.510 ; CPU_Set   ; CPU_Read_1[5]~_emulated ; CPU_Set      ; CPU_RD      ; -0.500       ; 2.651      ; 2.886      ;
; 0.510 ; CPU_Set   ; CPU_Read_1[7]~_emulated ; CPU_Set      ; CPU_RD      ; -0.500       ; 2.651      ; 2.886      ;
; 0.592 ; CPU_Set   ; CPU_Read_1[0]~_emulated ; CPU_Set      ; CPU_RD      ; -0.500       ; 2.448      ; 2.765      ;
; 0.592 ; CPU_Set   ; CPU_Read_1[6]~_emulated ; CPU_Set      ; CPU_RD      ; -0.500       ; 2.448      ; 2.765      ;
; 0.775 ; CPU_Set   ; CPU_Read_1[1]~_emulated ; CPU_Set      ; CPU_RD      ; -0.500       ; 2.402      ; 2.902      ;
; 0.775 ; CPU_Set   ; CPU_Read_1[2]~_emulated ; CPU_Set      ; CPU_RD      ; -0.500       ; 2.402      ; 2.902      ;
; 0.775 ; CPU_Set   ; CPU_Read_1[3]~_emulated ; CPU_Set      ; CPU_RD      ; -0.500       ; 2.402      ; 2.902      ;
; 0.775 ; CPU_Set   ; CPU_Read_1[4]~_emulated ; CPU_Set      ; CPU_RD      ; -0.500       ; 2.402      ; 2.902      ;
+-------+-----------+-------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CPU_WR'                                                     ;
+--------+--------------+----------------+------------------+--------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+--------+------------+----------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CPU_WR ; Rise       ; CPU_WR               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_1[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_1[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_1[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_1[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_1[4]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_1[5]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_1[6]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_1[7]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_2[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_2[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_2[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_2[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_2[4]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_2[5]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_2[6]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_2[7]     ;
; 0.090  ; 0.306        ; 0.216          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[6]     ;
; 0.090  ; 0.306        ; 0.216          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[6]     ;
; 0.186  ; 0.402        ; 0.216          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[0]     ;
; 0.186  ; 0.402        ; 0.216          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[1]     ;
; 0.186  ; 0.402        ; 0.216          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[2]     ;
; 0.186  ; 0.402        ; 0.216          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[3]     ;
; 0.186  ; 0.402        ; 0.216          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[4]     ;
; 0.186  ; 0.402        ; 0.216          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[5]     ;
; 0.186  ; 0.402        ; 0.216          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[7]     ;
; 0.186  ; 0.402        ; 0.216          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[0]     ;
; 0.186  ; 0.402        ; 0.216          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[1]     ;
; 0.186  ; 0.402        ; 0.216          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[2]     ;
; 0.186  ; 0.402        ; 0.216          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[3]     ;
; 0.186  ; 0.402        ; 0.216          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[4]     ;
; 0.186  ; 0.402        ; 0.216          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[5]     ;
; 0.186  ; 0.402        ; 0.216          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[7]     ;
; 0.360  ; 0.360        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[6]|clk ;
; 0.360  ; 0.360        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[6]|clk ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_WR~input|o       ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[0]     ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[1]     ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[2]     ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[3]     ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[4]     ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[5]     ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[7]     ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[0]     ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[1]     ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[2]     ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[3]     ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[4]     ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[5]     ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[7]     ;
; 0.456  ; 0.456        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[0]|clk ;
; 0.456  ; 0.456        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[1]|clk ;
; 0.456  ; 0.456        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[2]|clk ;
; 0.456  ; 0.456        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[3]|clk ;
; 0.456  ; 0.456        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[4]|clk ;
; 0.456  ; 0.456        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[5]|clk ;
; 0.456  ; 0.456        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[7]|clk ;
; 0.456  ; 0.456        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[0]|clk ;
; 0.456  ; 0.456        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[1]|clk ;
; 0.456  ; 0.456        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[2]|clk ;
; 0.456  ; 0.456        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[3]|clk ;
; 0.456  ; 0.456        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[4]|clk ;
; 0.456  ; 0.456        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[5]|clk ;
; 0.456  ; 0.456        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[7]|clk ;
; 0.499  ; 0.683        ; 0.184          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[6]     ;
; 0.499  ; 0.683        ; 0.184          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[6]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_WR~input|i       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_WR~input|i       ;
; 0.539  ; 0.539        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[0]|clk ;
; 0.539  ; 0.539        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[1]|clk ;
; 0.539  ; 0.539        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[2]|clk ;
; 0.539  ; 0.539        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[3]|clk ;
; 0.539  ; 0.539        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[4]|clk ;
; 0.539  ; 0.539        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[5]|clk ;
; 0.539  ; 0.539        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[7]|clk ;
; 0.539  ; 0.539        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[0]|clk ;
; 0.539  ; 0.539        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[1]|clk ;
; 0.539  ; 0.539        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[2]|clk ;
; 0.539  ; 0.539        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[3]|clk ;
; 0.539  ; 0.539        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[4]|clk ;
; 0.539  ; 0.539        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[5]|clk ;
; 0.539  ; 0.539        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[7]|clk ;
; 0.596  ; 0.596        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_WR~input|o       ;
; 0.632  ; 0.632        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[6]|clk ;
; 0.632  ; 0.632        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[6]|clk ;
+--------+--------------+----------------+------------------+--------+------------+----------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CPU_RD'                                                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CPU_RD ; Rise       ; CPU_RD                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_RD ; Rise       ; CPU_Read_1[0]~_emulated     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_RD ; Rise       ; CPU_Read_1[1]~_emulated     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_RD ; Rise       ; CPU_Read_1[2]~_emulated     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_RD ; Rise       ; CPU_Read_1[3]~_emulated     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_RD ; Rise       ; CPU_Read_1[4]~_emulated     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_RD ; Rise       ; CPU_Read_1[5]~_emulated     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_RD ; Rise       ; CPU_Read_1[6]~_emulated     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CPU_RD ; Rise       ; CPU_Read_1[7]~_emulated     ;
; 0.087  ; 0.303        ; 0.216          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[5]~_emulated     ;
; 0.087  ; 0.303        ; 0.216          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[7]~_emulated     ;
; 0.133  ; 0.349        ; 0.216          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[1]~_emulated     ;
; 0.133  ; 0.349        ; 0.216          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[2]~_emulated     ;
; 0.133  ; 0.349        ; 0.216          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[3]~_emulated     ;
; 0.133  ; 0.349        ; 0.216          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[4]~_emulated     ;
; 0.178  ; 0.394        ; 0.216          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[0]~_emulated     ;
; 0.178  ; 0.394        ; 0.216          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[6]~_emulated     ;
; 0.357  ; 0.357        ; 0.000          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[5]~_emulated|clk ;
; 0.357  ; 0.357        ; 0.000          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[7]~_emulated|clk ;
; 0.403  ; 0.403        ; 0.000          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[1]~_emulated|clk ;
; 0.403  ; 0.403        ; 0.000          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[2]~_emulated|clk ;
; 0.403  ; 0.403        ; 0.000          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[3]~_emulated|clk ;
; 0.403  ; 0.403        ; 0.000          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[4]~_emulated|clk ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_RD~input|o              ;
; 0.414  ; 0.598        ; 0.184          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[0]~_emulated     ;
; 0.414  ; 0.598        ; 0.184          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[6]~_emulated     ;
; 0.448  ; 0.448        ; 0.000          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[0]~_emulated|clk ;
; 0.448  ; 0.448        ; 0.000          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[6]~_emulated|clk ;
; 0.457  ; 0.641        ; 0.184          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[1]~_emulated     ;
; 0.457  ; 0.641        ; 0.184          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[2]~_emulated     ;
; 0.457  ; 0.641        ; 0.184          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[3]~_emulated     ;
; 0.457  ; 0.641        ; 0.184          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[4]~_emulated     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_RD~input|i              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_RD~input|i              ;
; 0.501  ; 0.685        ; 0.184          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[5]~_emulated     ;
; 0.501  ; 0.685        ; 0.184          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[7]~_emulated     ;
; 0.547  ; 0.547        ; 0.000          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[0]~_emulated|clk ;
; 0.547  ; 0.547        ; 0.000          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[6]~_emulated|clk ;
; 0.590  ; 0.590        ; 0.000          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[1]~_emulated|clk ;
; 0.590  ; 0.590        ; 0.000          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[2]~_emulated|clk ;
; 0.590  ; 0.590        ; 0.000          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[3]~_emulated|clk ;
; 0.590  ; 0.590        ; 0.000          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[4]~_emulated|clk ;
; 0.596  ; 0.596        ; 0.000          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_RD~input|o              ;
; 0.634  ; 0.634        ; 0.000          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[5]~_emulated|clk ;
; 0.634  ; 0.634        ; 0.000          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[7]~_emulated|clk ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CPU_Set'                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CPU_Set ; Rise       ; CPU_Set                           ;
; 0.142  ; 0.142        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; CPU_Read_1_t[0]                   ;
; 0.142  ; 0.142        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; CPU_Read_1_t[5]                   ;
; 0.142  ; 0.142        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; CPU_Read_1_t[6]                   ;
; 0.142  ; 0.142        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; CPU_Read_1_t[7]                   ;
; 0.147  ; 0.147        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; CPU_Read_1_t[2]                   ;
; 0.147  ; 0.147        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; CPU_Read_1_t[3]                   ;
; 0.147  ; 0.147        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; CPU_Read_1_t[4]                   ;
; 0.148  ; 0.148        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; Check_Led[6]                      ;
; 0.149  ; 0.149        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; Check_Led[2]                      ;
; 0.149  ; 0.149        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; Check_Led[3]                      ;
; 0.156  ; 0.156        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; Check_Led[0]                      ;
; 0.156  ; 0.156        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; Check_Led[1]                      ;
; 0.156  ; 0.156        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; Check_Led[5]                      ;
; 0.156  ; 0.156        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; Check_Led[7]                      ;
; 0.176  ; 0.176        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; CPU_Read_1_t[1]                   ;
; 0.182  ; 0.182        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; Check_Led[4]                      ;
; 0.188  ; 0.188        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[0]|datad             ;
; 0.188  ; 0.188        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[5]|datad             ;
; 0.188  ; 0.188        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[6]|datad             ;
; 0.188  ; 0.188        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[7]|datad             ;
; 0.193  ; 0.193        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[2]|datad             ;
; 0.193  ; 0.193        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[3]|datad             ;
; 0.193  ; 0.193        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[4]|datad             ;
; 0.194  ; 0.194        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; Check_Led[6]|datad                ;
; 0.195  ; 0.195        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; Check_Led[2]|datad                ;
; 0.195  ; 0.195        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; Check_Led[3]|datad                ;
; 0.198  ; 0.198        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[1]|datac             ;
; 0.202  ; 0.202        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; Check_Led[0]|datad                ;
; 0.202  ; 0.202        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; Check_Led[1]|datad                ;
; 0.202  ; 0.202        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; Check_Led[5]|datad                ;
; 0.202  ; 0.202        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; Check_Led[7]|datad                ;
; 0.204  ; 0.204        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; Check_Led[4]|datac                ;
; 0.212  ; 0.212        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[7]~1clkctrl|inclk[0] ;
; 0.212  ; 0.212        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[7]~1clkctrl|outclk   ;
; 0.218  ; 0.218        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; Check_Led[7]~1clkctrl|inclk[0]    ;
; 0.218  ; 0.218        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; Check_Led[7]~1clkctrl|outclk      ;
; 0.306  ; 0.306        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[7]~1|combout         ;
; 0.306  ; 0.306        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; Check_Led[7]~1|combout            ;
; 0.352  ; 0.352        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[7]~1|datad           ;
; 0.352  ; 0.352        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; Check_Led[7]~1|datad              ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Set~input|o                   ;
; 0.416  ; 0.416        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[7]~0|combout         ;
; 0.417  ; 0.417        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[0]~latch               ;
; 0.418  ; 0.418        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[6]~latch               ;
; 0.444  ; 0.444        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[0]~latch|dataa         ;
; 0.444  ; 0.444        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[7]~0|dataa           ;
; 0.445  ; 0.445        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[6]~latch|dataa         ;
; 0.456  ; 0.456        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[1]~latch               ;
; 0.457  ; 0.457        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[2]~latch               ;
; 0.457  ; 0.457        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[3]~latch               ;
; 0.457  ; 0.457        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[4]~latch               ;
; 0.460  ; 0.460        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[5]~latch               ;
; 0.460  ; 0.460        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[7]~latch               ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[2]~latch|dataa         ;
; 0.480  ; 0.480        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[1]~latch|dataa         ;
; 0.480  ; 0.480        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[3]~latch|dataa         ;
; 0.480  ; 0.480        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[4]~latch|dataa         ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[5]~latch|dataa         ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[7]~latch|dataa         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Set~input|i                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Set~input|i                   ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[5]~latch|dataa         ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[7]~latch|dataa         ;
; 0.514  ; 0.514        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[2]~latch|dataa         ;
; 0.514  ; 0.514        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[3]~latch|dataa         ;
; 0.514  ; 0.514        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[4]~latch|dataa         ;
; 0.515  ; 0.515        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[1]~latch|dataa         ;
; 0.524  ; 0.524        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[5]~latch               ;
; 0.524  ; 0.524        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[7]~latch               ;
; 0.527  ; 0.527        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[1]~latch               ;
; 0.527  ; 0.527        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[3]~latch               ;
; 0.527  ; 0.527        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[4]~latch               ;
; 0.528  ; 0.528        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[2]~latch               ;
; 0.548  ; 0.548        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[6]~latch|dataa         ;
; 0.549  ; 0.549        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[0]~latch|dataa         ;
; 0.549  ; 0.549        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[7]~0|dataa           ;
; 0.571  ; 0.571        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[6]~latch               ;
; 0.572  ; 0.572        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[0]~latch               ;
; 0.577  ; 0.577        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[7]~0|combout         ;
; 0.596  ; 0.596        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Set~input|o                   ;
; 0.638  ; 0.638        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; Check_Led[7]~1|datad              ;
; 0.639  ; 0.639        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[7]~1|datad           ;
; 0.683  ; 0.683        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; Check_Led[7]~1|combout            ;
; 0.684  ; 0.684        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[7]~1|combout         ;
; 0.767  ; 0.767        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; Check_Led[7]~1clkctrl|inclk[0]    ;
; 0.767  ; 0.767        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; Check_Led[7]~1clkctrl|outclk      ;
; 0.774  ; 0.774        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[7]~1clkctrl|inclk[0] ;
; 0.774  ; 0.774        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[7]~1clkctrl|outclk   ;
; 0.780  ; 0.780        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; Check_Led[4]|datac                ;
; 0.782  ; 0.782        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; Check_Led[0]|datad                ;
; 0.783  ; 0.783        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; Check_Led[1]|datad                ;
; 0.783  ; 0.783        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; Check_Led[5]|datad                ;
; 0.783  ; 0.783        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; Check_Led[7]|datad                ;
; 0.787  ; 0.787        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[1]|datac             ;
; 0.789  ; 0.789        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; Check_Led[2]|datad                ;
; 0.789  ; 0.789        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; Check_Led[3]|datad                ;
; 0.790  ; 0.790        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; Check_Led[6]|datad                ;
; 0.792  ; 0.792        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[3]|datad             ;
; 0.792  ; 0.792        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[4]|datad             ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'LED_Check:U9|Low_Clk_Counter[19]'                                                                        ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[0]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[1]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[2]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[3]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[4]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[5]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[6]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[7]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Index[0]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Index[1]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Index[2]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_t                    ;
; 0.213  ; 0.429        ; 0.216          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Index[2]             ;
; 0.219  ; 0.435        ; 0.216          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[0]           ;
; 0.219  ; 0.435        ; 0.216          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[1]           ;
; 0.219  ; 0.435        ; 0.216          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[4]           ;
; 0.219  ; 0.435        ; 0.216          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[5]           ;
; 0.219  ; 0.435        ; 0.216          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[6]           ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[2]           ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[3]           ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[7]           ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Index[0]             ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Index[1]             ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_t                    ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[2]           ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[3]           ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[7]           ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Index[0]             ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Index[1]             ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_t                    ;
; 0.376  ; 0.560        ; 0.184          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[0]           ;
; 0.376  ; 0.560        ; 0.184          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[1]           ;
; 0.376  ; 0.560        ; 0.184          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[4]           ;
; 0.376  ; 0.560        ; 0.184          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[5]           ;
; 0.376  ; 0.560        ; 0.184          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[6]           ;
; 0.383  ; 0.567        ; 0.184          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Index[2]             ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[2]|clk                 ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[3]|clk                 ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[7]|clk                 ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Index[0]|clk                   ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Index[1]|clk                   ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_t|clk                          ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Index[2]|clk                   ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Low_Clk_Counter[19]~clkctrl|inclk[0] ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Low_Clk_Counter[19]~clkctrl|outclk   ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[0]|clk                 ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[1]|clk                 ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[4]|clk                 ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[5]|clk                 ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[6]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Low_Clk_Counter[19]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Low_Clk_Counter[19]|q                ;
; 0.509  ; 0.509        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[0]|clk                 ;
; 0.509  ; 0.509        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[1]|clk                 ;
; 0.509  ; 0.509        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[4]|clk                 ;
; 0.509  ; 0.509        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[5]|clk                 ;
; 0.509  ; 0.509        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[6]|clk                 ;
; 0.516  ; 0.516        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Index[2]|clk                   ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Low_Clk_Counter[19]~clkctrl|inclk[0] ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Low_Clk_Counter[19]~clkctrl|outclk   ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[2]|clk                 ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[3]|clk                 ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[7]|clk                 ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Index[0]|clk                   ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Index[1]|clk                   ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_t|clk                          ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'U0|U0|altpll_component|auto_generated|pll1|clk[0]'                                                                                ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                           ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------+
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|count_tmrd[0]                ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|count_tmrd[1]                ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|count_trcd[0]                ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|count_trcd[1]                ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|count_twr[0]                 ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|count_twr[1]                 ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|present_state.ACTIVEROW_TRCD ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|present_state.LOADMODE_TRMD  ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|row[0]                       ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|row[10]                      ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|row[11]                      ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|row[12]                      ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|row[1]                       ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|row[2]                       ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|row[3]                       ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|row[4]                       ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|row[5]                       ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|row[6]                       ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|row[7]                       ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|row[8]                       ;
; 4.344 ; 4.560        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|row[9]                       ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|A[11]                        ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|A[12]                        ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|A[1]                         ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|A[2]                         ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|A[3]                         ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|A[7]                         ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|A[9]                         ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|LDQM                         ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|UDQM                         ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|count_autorefresh[0]         ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|count_autorefresh[1]         ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|count_autorefresh[2]         ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|count_autorefresh[3]         ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|count_autorefresh[4]         ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|count_autorefresh[5]         ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|count_autorefresh[6]         ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|count_autorefresh[7]         ;
; 4.345 ; 4.561        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|refreshsdram                 ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|CASn                         ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|LDQM                         ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|RASn                         ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|UDQM                         ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|WEn                          ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|col[0]                       ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|col[1]                       ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|col[2]                       ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|col[3]                       ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|col[4]                       ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|col[5]                       ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|col[6]                       ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|col[7]                       ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|col[8]                       ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|col[9]                       ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|count_tmrd[0]                ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|count_trcd[0]                ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|count_trcd[1]                ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|count_twr[0]                 ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|count_twr[1]                 ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|present_state.ACTIVEROW_TRCD ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|present_state.CAS            ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|present_state.LOADMODE_TRMD  ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|present_state.READDATA       ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|present_state.WRITEDATA      ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|present_state.WRITEDATA_TWR  ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|readcamerafifo_t             ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|writemcufifo_t               ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|A[0]                         ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|A[10]                        ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|A[4]                         ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|A[6]                         ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|A[8]                         ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|BA[0]                        ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|BA[1]                        ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|CASn                         ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|RASn                         ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|WEn                          ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|col[0]                       ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|col[1]                       ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|col[2]                       ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|col[3]                       ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|col[4]                       ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|col[5]                       ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|col[6]                       ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|col[7]                       ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|col[8]                       ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|col[9]                       ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|count_init[3]                ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|present_state.CAS            ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|present_state.READDATA       ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|present_state.WRITEDATA      ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|present_state.WRITEDATA_TWR  ;
; 4.346 ; 4.562        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|writemcufifo_t               ;
; 4.347 ; 4.563        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controller:U2|present_state.S0                   ;
; 4.347 ; 4.563        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controller:U2|present_state.S1                   ;
; 4.347 ; 4.563        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controller:U2|present_state.S2                   ;
; 4.347 ; 4.563        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controller:U2|present_state.S3                   ;
; 4.347 ; 4.563        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controller:U2|present_state.S4                   ;
; 4.347 ; 4.563        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controller:U2|present_state.S5                   ;
; 4.347 ; 4.563        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controller:U2|wr_t[0]                            ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK48M'                                                                                            ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+
; 10.170 ; 10.354       ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[0]                             ;
; 10.170 ; 10.354       ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[10]                            ;
; 10.170 ; 10.354       ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[11]                            ;
; 10.170 ; 10.354       ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[12]                            ;
; 10.170 ; 10.354       ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[13]                            ;
; 10.170 ; 10.354       ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[14]                            ;
; 10.170 ; 10.354       ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[15]                            ;
; 10.170 ; 10.354       ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[16]                            ;
; 10.170 ; 10.354       ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[17]                            ;
; 10.170 ; 10.354       ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[18]                            ;
; 10.170 ; 10.354       ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[19]                            ;
; 10.170 ; 10.354       ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[1]                             ;
; 10.170 ; 10.354       ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[2]                             ;
; 10.170 ; 10.354       ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[3]                             ;
; 10.170 ; 10.354       ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[4]                             ;
; 10.170 ; 10.354       ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[5]                             ;
; 10.170 ; 10.354       ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[6]                             ;
; 10.170 ; 10.354       ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[7]                             ;
; 10.170 ; 10.354       ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[8]                             ;
; 10.170 ; 10.354       ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[9]                             ;
; 10.261 ; 10.477       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[0]                             ;
; 10.261 ; 10.477       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[10]                            ;
; 10.261 ; 10.477       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[11]                            ;
; 10.261 ; 10.477       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[12]                            ;
; 10.261 ; 10.477       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[13]                            ;
; 10.261 ; 10.477       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[14]                            ;
; 10.261 ; 10.477       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[15]                            ;
; 10.261 ; 10.477       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[16]                            ;
; 10.261 ; 10.477       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[17]                            ;
; 10.261 ; 10.477       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[18]                            ;
; 10.261 ; 10.477       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[19]                            ;
; 10.261 ; 10.477       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[1]                             ;
; 10.261 ; 10.477       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[2]                             ;
; 10.261 ; 10.477       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[3]                             ;
; 10.261 ; 10.477       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[4]                             ;
; 10.261 ; 10.477       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[5]                             ;
; 10.261 ; 10.477       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[6]                             ;
; 10.261 ; 10.477       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[7]                             ;
; 10.261 ; 10.477       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[8]                             ;
; 10.261 ; 10.477       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[9]                             ;
; 10.272 ; 10.272       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.272 ; 10.272       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.272 ; 10.272       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[0]|clk                                   ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[10]|clk                                  ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[11]|clk                                  ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[12]|clk                                  ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[13]|clk                                  ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[14]|clk                                  ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[15]|clk                                  ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[16]|clk                                  ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[17]|clk                                  ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[18]|clk                                  ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[19]|clk                                  ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[1]|clk                                   ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[2]|clk                                   ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[3]|clk                                   ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[4]|clk                                   ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[5]|clk                                   ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[6]|clk                                   ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[7]|clk                                   ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[8]|clk                                   ;
; 10.302 ; 10.302       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[9]|clk                                   ;
; 10.321 ; 10.321       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; CLK48M~input|o                                              ;
; 10.325 ; 10.325       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; CLK48M~inputclkctrl|inclk[0]                                ;
; 10.325 ; 10.325       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; CLK48M~inputclkctrl|outclk                                  ;
; 10.338 ; 10.338       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.416 ; 10.416       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; CLK48M~input|i                                              ;
; 10.417 ; 10.417       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; CLK48M~input|i                                              ;
; 10.495 ; 10.495       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.508 ; 10.508       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; CLK48M~inputclkctrl|inclk[0]                                ;
; 10.508 ; 10.508       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; CLK48M~inputclkctrl|outclk                                  ;
; 10.512 ; 10.512       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; CLK48M~input|o                                              ;
; 10.530 ; 10.530       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[0]|clk                                   ;
; 10.530 ; 10.530       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[10]|clk                                  ;
; 10.530 ; 10.530       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[11]|clk                                  ;
; 10.530 ; 10.530       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[12]|clk                                  ;
; 10.530 ; 10.530       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[13]|clk                                  ;
; 10.530 ; 10.530       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[14]|clk                                  ;
; 10.530 ; 10.530       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[15]|clk                                  ;
; 10.530 ; 10.530       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[16]|clk                                  ;
; 10.530 ; 10.530       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[17]|clk                                  ;
; 10.530 ; 10.530       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[18]|clk                                  ;
; 10.530 ; 10.530       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[19]|clk                                  ;
; 10.530 ; 10.530       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[1]|clk                                   ;
; 10.530 ; 10.530       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[2]|clk                                   ;
; 10.530 ; 10.530       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[3]|clk                                   ;
; 10.530 ; 10.530       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[4]|clk                                   ;
; 10.530 ; 10.530       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[5]|clk                                   ;
; 10.530 ; 10.530       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[6]|clk                                   ;
; 10.530 ; 10.530       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[7]|clk                                   ;
; 10.530 ; 10.530       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[8]|clk                                   ;
; 10.530 ; 10.530       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[9]|clk                                   ;
; 10.560 ; 10.560       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.560 ; 10.560       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.560 ; 10.560       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.833 ; 20.833       ; 4.000          ; Port Rate        ; CLK48M ; Rise       ; CLK48M                                                      ;
; 18.346 ; 20.833       ; 2.487          ; Min Period       ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[0]                             ;
; 18.346 ; 20.833       ; 2.487          ; Min Period       ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[10]                            ;
; 18.346 ; 20.833       ; 2.487          ; Min Period       ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[11]                            ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'U0|U0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 27.538 ; 27.768       ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 27.538 ; 27.768       ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_we_reg          ;
; 27.538 ; 27.768       ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_address_reg0   ;
; 27.538 ; 27.768       ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_we_reg         ;
; 27.538 ; 27.768       ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_address_reg0    ;
; 27.538 ; 27.768       ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_we_reg          ;
; 27.538 ; 27.768       ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_address_reg0    ;
; 27.538 ; 27.768       ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_we_reg          ;
; 27.539 ; 27.769       ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 27.539 ; 27.769       ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_datain_reg0    ;
; 27.539 ; 27.769       ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_datain_reg0     ;
; 27.539 ; 27.769       ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_datain_reg0     ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0]  ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10] ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1]  ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3]  ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6]  ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7]  ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[8]  ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9]  ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[10]                                          ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[2]                                           ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[3]                                           ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[4]                                           ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[5]                                           ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[6]                                           ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[7]                                           ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[9]                                           ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[0]                                ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[10]                               ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[1]                                ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[2]                                ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[5]                                ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[7]                                ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[8]                                ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[9]                                ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[0]                                ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[1]                                ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[2]                                ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[3]                                ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[4]                                ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[5]                                ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[7]                                ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[0]                                                   ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[1]                                                   ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[2]                                                   ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[3]                                                   ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[4]                                                   ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[5]                                                   ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[6]                                                   ;
; 27.541 ; 27.725       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[7]                                                   ;
; 27.542 ; 27.726       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ;
; 27.542 ; 27.726       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ;
; 27.542 ; 27.726       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ;
; 27.542 ; 27.726       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ;
; 27.542 ; 27.726       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[2]  ;
; 27.542 ; 27.726       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4]  ;
; 27.542 ; 27.726       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5]  ;
; 27.542 ; 27.726       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[0]                                           ;
; 27.542 ; 27.726       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[11]                                          ;
; 27.542 ; 27.726       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[1]                                           ;
; 27.542 ; 27.726       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[8]                                           ;
; 27.542 ; 27.726       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[3]                                ;
; 27.542 ; 27.726       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[4]                                ;
; 27.542 ; 27.726       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[6]                                ;
; 27.542 ; 27.726       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[10]                               ;
; 27.542 ; 27.726       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[6]                                ;
; 27.542 ; 27.726       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[8]                                ;
; 27.542 ; 27.726       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[9]                                ;
; 27.542 ; 27.726       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ;
; 27.542 ; 27.726       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ;
; 27.542 ; 27.726       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[10]                                                  ;
; 27.542 ; 27.726       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[11]                                                  ;
; 27.542 ; 27.726       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                   ;
; 27.542 ; 27.726       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[9]                                                   ;
; 27.543 ; 27.727       ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; Controller:U2|SLRD                                                                                                                            ;
; 27.549 ; 27.779       ; 0.230          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_address_reg0    ;
; 27.549 ; 27.779       ; 0.230          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_we_reg          ;
; 27.550 ; 27.780       ; 0.230          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 27.550 ; 27.780       ; 0.230          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_we_reg          ;
; 27.550 ; 27.780       ; 0.230          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_address_reg0   ;
; 27.550 ; 27.780       ; 0.230          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_we_reg         ;
; 27.550 ; 27.780       ; 0.230          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_datain_reg0     ;
; 27.550 ; 27.780       ; 0.230          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_address_reg0    ;
; 27.550 ; 27.780       ; 0.230          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_we_reg          ;
; 27.551 ; 27.781       ; 0.230          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 27.551 ; 27.781       ; 0.230          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_datain_reg0    ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; CPU_Data[*]  ; CPU_WR     ; 2.611 ; 2.707 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[0] ; CPU_WR     ; 2.045 ; 2.170 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[1] ; CPU_WR     ; 2.062 ; 2.189 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[2] ; CPU_WR     ; 2.192 ; 2.372 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[3] ; CPU_WR     ; 2.540 ; 2.647 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[4] ; CPU_WR     ; 2.437 ; 2.524 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[5] ; CPU_WR     ; 2.595 ; 2.692 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[6] ; CPU_WR     ; 2.290 ; 2.293 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[7] ; CPU_WR     ; 2.611 ; 2.707 ; Rise       ; CPU_WR                                            ;
; DQ0[*]       ; CLK48M     ; 5.991 ; 5.825 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[0]      ; CLK48M     ; 5.819 ; 5.655 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[1]      ; CLK48M     ; 5.625 ; 5.483 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[2]      ; CLK48M     ; 5.917 ; 5.793 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[3]      ; CLK48M     ; 5.950 ; 5.665 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[4]      ; CLK48M     ; 5.620 ; 5.527 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[5]      ; CLK48M     ; 5.991 ; 5.772 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[6]      ; CLK48M     ; 4.866 ; 4.798 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[7]      ; CLK48M     ; 5.230 ; 5.105 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[8]      ; CLK48M     ; 5.496 ; 5.395 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[9]      ; CLK48M     ; 5.458 ; 5.398 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[10]     ; CLK48M     ; 5.349 ; 5.296 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[11]     ; CLK48M     ; 5.399 ; 5.393 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[12]     ; CLK48M     ; 5.260 ; 5.239 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[13]     ; CLK48M     ; 5.472 ; 5.448 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[14]     ; CLK48M     ; 5.523 ; 5.367 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[15]     ; CLK48M     ; 5.984 ; 5.825 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DQ1[*]       ; CLK48M     ; 5.646 ; 5.493 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[0]      ; CLK48M     ; 5.227 ; 5.147 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[1]      ; CLK48M     ; 5.322 ; 5.235 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[2]      ; CLK48M     ; 5.646 ; 5.493 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[3]      ; CLK48M     ; 5.593 ; 5.364 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[4]      ; CLK48M     ; 5.307 ; 5.240 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[5]      ; CLK48M     ; 5.184 ; 5.102 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[6]      ; CLK48M     ; 4.517 ; 4.593 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[7]      ; CLK48M     ; 4.725 ; 4.743 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[8]      ; CLK48M     ; 5.075 ; 4.966 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[9]      ; CLK48M     ; 5.055 ; 4.948 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[10]     ; CLK48M     ; 4.971 ; 4.881 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[11]     ; CLK48M     ; 5.008 ; 4.939 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[12]     ; CLK48M     ; 4.756 ; 4.652 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[13]     ; CLK48M     ; 4.856 ; 4.764 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[14]     ; CLK48M     ; 5.431 ; 5.324 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[15]     ; CLK48M     ; 5.620 ; 5.435 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; RESETn       ; CLK48M     ; 6.980 ; 7.349 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DATAIN[*]    ; CLK48M     ; 4.063 ; 4.220 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[0]   ; CLK48M     ; 3.856 ; 3.990 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[1]   ; CLK48M     ; 3.643 ; 3.811 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[2]   ; CLK48M     ; 3.636 ; 3.801 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[3]   ; CLK48M     ; 3.934 ; 4.007 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[4]   ; CLK48M     ; 3.604 ; 3.772 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[5]   ; CLK48M     ; 3.689 ; 3.850 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[6]   ; CLK48M     ; 3.973 ; 4.047 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[7]   ; CLK48M     ; 3.891 ; 3.987 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[8]   ; CLK48M     ; 4.018 ; 4.171 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[9]   ; CLK48M     ; 4.063 ; 4.220 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[10]  ; CLK48M     ; 4.026 ; 4.175 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[11]  ; CLK48M     ; 4.003 ; 4.155 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[12]  ; CLK48M     ; 4.011 ; 4.187 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[13]  ; CLK48M     ; 3.693 ; 3.925 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[14]  ; CLK48M     ; 3.705 ; 3.967 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[15]  ; CLK48M     ; 4.015 ; 4.179 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
; FLAGC        ; CLK48M     ; 4.451 ; 4.576 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+--------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+--------+--------+------------+---------------------------------------------------+
; CPU_Data[*]  ; CPU_WR     ; -1.616 ; -1.728 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[0] ; CPU_WR     ; -1.616 ; -1.728 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[1] ; CPU_WR     ; -1.633 ; -1.746 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[2] ; CPU_WR     ; -1.773 ; -1.946 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[3] ; CPU_WR     ; -2.107 ; -2.210 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[4] ; CPU_WR     ; -1.993 ; -2.068 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[5] ; CPU_WR     ; -2.161 ; -2.255 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[6] ; CPU_WR     ; -1.825 ; -1.819 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[7] ; CPU_WR     ; -2.176 ; -2.269 ; Rise       ; CPU_WR                                            ;
; DQ0[*]       ; CLK48M     ; -4.135 ; -4.069 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[0]      ; CLK48M     ; -4.982 ; -4.816 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[1]      ; CLK48M     ; -4.859 ; -4.724 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[2]      ; CLK48M     ; -5.084 ; -4.952 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[3]      ; CLK48M     ; -5.174 ; -4.899 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[4]      ; CLK48M     ; -4.791 ; -4.703 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[5]      ; CLK48M     ; -5.148 ; -4.929 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[6]      ; CLK48M     ; -4.135 ; -4.069 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[7]      ; CLK48M     ; -4.483 ; -4.364 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[8]      ; CLK48M     ; -4.672 ; -4.577 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[9]      ; CLK48M     ; -4.634 ; -4.571 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[10]     ; CLK48M     ; -4.529 ; -4.471 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[11]     ; CLK48M     ; -4.587 ; -4.569 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[12]     ; CLK48M     ; -4.450 ; -4.415 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[13]     ; CLK48M     ; -4.655 ; -4.616 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[14]     ; CLK48M     ; -4.700 ; -4.549 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[15]     ; CLK48M     ; -5.149 ; -4.983 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DQ1[*]       ; CLK48M     ; -3.792 ; -3.870 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[0]      ; CLK48M     ; -4.455 ; -4.385 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[1]      ; CLK48M     ; -4.567 ; -4.483 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[2]      ; CLK48M     ; -4.882 ; -4.737 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[3]      ; CLK48M     ; -4.828 ; -4.606 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[4]      ; CLK48M     ; -4.530 ; -4.473 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[5]      ; CLK48M     ; -4.415 ; -4.340 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[6]      ; CLK48M     ; -3.792 ; -3.870 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[7]      ; CLK48M     ; -3.954 ; -3.971 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[8]      ; CLK48M     ; -4.310 ; -4.209 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[9]      ; CLK48M     ; -4.292 ; -4.192 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[10]     ; CLK48M     ; -4.213 ; -4.127 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[11]     ; CLK48M     ; -4.270 ; -4.204 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[12]     ; CLK48M     ; -4.028 ; -3.928 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[13]     ; CLK48M     ; -4.125 ; -4.036 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[14]     ; CLK48M     ; -4.652 ; -4.551 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[15]     ; CLK48M     ; -4.858 ; -4.680 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; RESETn       ; CLK48M     ; -6.302 ; -6.658 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DATAIN[*]    ; CLK48M     ; -2.917 ; -3.078 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[0]   ; CLK48M     ; -3.157 ; -3.288 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[1]   ; CLK48M     ; -2.956 ; -3.117 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[2]   ; CLK48M     ; -2.949 ; -3.107 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[3]   ; CLK48M     ; -3.234 ; -3.304 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[4]   ; CLK48M     ; -2.917 ; -3.078 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[5]   ; CLK48M     ; -2.998 ; -3.152 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[6]   ; CLK48M     ; -3.271 ; -3.342 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[7]   ; CLK48M     ; -3.192 ; -3.284 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[8]   ; CLK48M     ; -3.313 ; -3.463 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[9]   ; CLK48M     ; -3.359 ; -3.510 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[10]  ; CLK48M     ; -3.321 ; -3.467 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[11]  ; CLK48M     ; -3.299 ; -3.448 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[12]  ; CLK48M     ; -3.306 ; -3.479 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[13]  ; CLK48M     ; -3.001 ; -3.227 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[14]  ; CLK48M     ; -3.012 ; -3.267 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[15]  ; CLK48M     ; -3.310 ; -3.471 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
; FLAGC        ; CLK48M     ; -3.733 ; -3.847 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+--------------+----------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port    ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+--------------+----------------------------------+--------+--------+------------+---------------------------------------------------+
; CPU_Data[*]  ; CPU_RD                           ; 9.327  ; 8.602  ; Rise       ; CPU_RD                                            ;
;  CPU_Data[0] ; CPU_RD                           ; 6.977  ; 6.695  ; Rise       ; CPU_RD                                            ;
;  CPU_Data[1] ; CPU_RD                           ; 7.548  ; 7.159  ; Rise       ; CPU_RD                                            ;
;  CPU_Data[2] ; CPU_RD                           ; 7.605  ; 7.185  ; Rise       ; CPU_RD                                            ;
;  CPU_Data[3] ; CPU_RD                           ; 9.327  ; 8.602  ; Rise       ; CPU_RD                                            ;
;  CPU_Data[4] ; CPU_RD                           ; 7.622  ; 7.237  ; Rise       ; CPU_RD                                            ;
;  CPU_Data[5] ; CPU_RD                           ; 8.237  ; 7.785  ; Rise       ; CPU_RD                                            ;
;  CPU_Data[6] ; CPU_RD                           ; 7.935  ; 7.538  ; Rise       ; CPU_RD                                            ;
;  CPU_Data[7] ; CPU_RD                           ; 8.034  ; 7.705  ; Rise       ; CPU_RD                                            ;
; CPU_Data[*]  ; CPU_Set                          ; 11.089 ; 10.320 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[0] ; CPU_Set                          ; 9.052  ; 8.807  ; Rise       ; CPU_Set                                           ;
;  CPU_Data[1] ; CPU_Set                          ; 9.313  ; 8.880  ; Rise       ; CPU_Set                                           ;
;  CPU_Data[2] ; CPU_Set                          ; 9.363  ; 8.899  ; Rise       ; CPU_Set                                           ;
;  CPU_Data[3] ; CPU_Set                          ; 11.089 ; 10.320 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[4] ; CPU_Set                          ; 9.658  ; 9.300  ; Rise       ; CPU_Set                                           ;
;  CPU_Data[5] ; CPU_Set                          ; 9.567  ; 9.104  ; Rise       ; CPU_Set                                           ;
;  CPU_Data[6] ; CPU_Set                          ; 9.021  ; 8.661  ; Rise       ; CPU_Set                                           ;
;  CPU_Data[7] ; CPU_Set                          ; 9.486  ; 9.162  ; Rise       ; CPU_Set                                           ;
; CPU_Data[*]  ; CPU_Set                          ; 13.183 ; 12.212 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[0] ; CPU_Set                          ; 9.566  ; 9.238  ; Fall       ; CPU_Set                                           ;
;  CPU_Data[1] ; CPU_Set                          ; 11.169 ; 10.623 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[2] ; CPU_Set                          ; 10.818 ; 10.316 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[3] ; CPU_Set                          ; 13.183 ; 12.212 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[4] ; CPU_Set                          ; 10.801 ; 10.220 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[5] ; CPU_Set                          ; 10.850 ; 10.319 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[6] ; CPU_Set                          ; 10.401 ; 9.918  ; Fall       ; CPU_Set                                           ;
;  CPU_Data[7] ; CPU_Set                          ; 10.445 ; 9.903  ; Fall       ; CPU_Set                                           ;
; Check        ; LED_Check:U9|Low_Clk_Counter[19] ; 8.235  ; 7.755  ; Rise       ; LED_Check:U9|Low_Clk_Counter[19]                  ;
; A0[*]        ; CLK48M                           ; 7.135  ; 6.414  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[0]       ; CLK48M                           ; 4.862  ; 4.573  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[1]       ; CLK48M                           ; 4.486  ; 4.251  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[2]       ; CLK48M                           ; 5.220  ; 4.897  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[3]       ; CLK48M                           ; 7.135  ; 6.414  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[4]       ; CLK48M                           ; 5.177  ; 4.861  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[5]       ; CLK48M                           ; 5.093  ; 4.736  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[6]       ; CLK48M                           ; 4.853  ; 4.577  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[7]       ; CLK48M                           ; 5.117  ; 4.749  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[8]       ; CLK48M                           ; 5.101  ; 4.756  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[9]       ; CLK48M                           ; 5.170  ; 5.006  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[10]      ; CLK48M                           ; 4.944  ; 4.681  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[11]      ; CLK48M                           ; 5.171  ; 5.008  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[12]      ; CLK48M                           ; 4.541  ; 4.299  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; A1[*]        ; CLK48M                           ; 6.771  ; 6.074  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[0]       ; CLK48M                           ; 5.470  ; 5.062  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[1]       ; CLK48M                           ; 5.346  ; 5.080  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[2]       ; CLK48M                           ; 5.355  ; 5.061  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[3]       ; CLK48M                           ; 5.417  ; 5.122  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[4]       ; CLK48M                           ; 5.269  ; 4.896  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[5]       ; CLK48M                           ; 4.842  ; 4.551  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[6]       ; CLK48M                           ; 5.007  ; 4.633  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[7]       ; CLK48M                           ; 6.771  ; 6.074  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[8]       ; CLK48M                           ; 5.098  ; 4.734  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[9]       ; CLK48M                           ; 5.075  ; 4.744  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[10]      ; CLK48M                           ; 4.929  ; 4.624  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[11]      ; CLK48M                           ; 5.135  ; 4.783  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[12]      ; CLK48M                           ; 5.163  ; 4.807  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; BA0[*]       ; CLK48M                           ; 4.849  ; 4.556  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  BA0[0]      ; CLK48M                           ; 4.849  ; 4.556  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  BA0[1]      ; CLK48M                           ; 4.546  ; 4.304  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; BA1[*]       ; CLK48M                           ; 5.151  ; 4.769  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  BA1[0]      ; CLK48M                           ; 4.838  ; 4.559  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  BA1[1]      ; CLK48M                           ; 5.151  ; 4.769  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CASn0        ; CLK48M                           ; 5.115  ; 5.529  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CASn1        ; CLK48M                           ; 4.563  ; 4.839  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CLK0         ; CLK48M                           ; 2.938  ;        ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CLK1         ; CLK48M                           ; 2.949  ;        ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DQ0[*]       ; CLK48M                           ; 8.651  ; 7.744  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[0]      ; CLK48M                           ; 8.077  ; 7.256  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[1]      ; CLK48M                           ; 8.278  ; 7.521  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[2]      ; CLK48M                           ; 8.651  ; 7.744  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[3]      ; CLK48M                           ; 8.400  ; 7.556  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[4]      ; CLK48M                           ; 8.519  ; 7.726  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[5]      ; CLK48M                           ; 7.873  ; 7.085  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[6]      ; CLK48M                           ; 8.308  ; 7.498  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[7]      ; CLK48M                           ; 8.297  ; 7.524  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[8]      ; CLK48M                           ; 8.066  ; 7.307  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[9]      ; CLK48M                           ; 7.897  ; 7.157  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[10]     ; CLK48M                           ; 7.836  ; 7.104  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[11]     ; CLK48M                           ; 7.643  ; 6.966  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[12]     ; CLK48M                           ; 8.289  ; 7.475  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[13]     ; CLK48M                           ; 7.829  ; 7.042  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[14]     ; CLK48M                           ; 8.384  ; 7.571  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[15]     ; CLK48M                           ; 8.167  ; 7.413  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DQ1[*]       ; CLK48M                           ; 9.668  ; 8.545  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[0]      ; CLK48M                           ; 7.999  ; 7.210  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[1]      ; CLK48M                           ; 7.672  ; 6.926  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[2]      ; CLK48M                           ; 7.407  ; 6.771  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[3]      ; CLK48M                           ; 7.899  ; 7.117  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[4]      ; CLK48M                           ; 7.831  ; 7.140  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[5]      ; CLK48M                           ; 7.617  ; 6.952  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[6]      ; CLK48M                           ; 7.560  ; 6.858  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[7]      ; CLK48M                           ; 7.446  ; 6.759  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[8]      ; CLK48M                           ; 7.993  ; 7.173  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[9]      ; CLK48M                           ; 9.668  ; 8.545  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[10]     ; CLK48M                           ; 7.493  ; 6.750  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[11]     ; CLK48M                           ; 7.502  ; 6.712  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[12]     ; CLK48M                           ; 7.881  ; 7.058  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[13]     ; CLK48M                           ; 7.323  ; 6.613  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[14]     ; CLK48M                           ; 7.121  ; 6.495  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[15]     ; CLK48M                           ; 6.731  ; 6.202  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; LDQM0        ; CLK48M                           ; 4.448  ; 4.742  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; LDQM1        ; CLK48M                           ; 3.951  ; 4.167  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; RASn0        ; CLK48M                           ; 6.078  ; 6.753  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; RASn1        ; CLK48M                           ; 4.584  ; 4.884  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; UDQM0        ; CLK48M                           ; 4.320  ; 4.562  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; UDQM1        ; CLK48M                           ; 4.204  ; 4.493  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; WEn0         ; CLK48M                           ; 4.937  ; 5.273  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; WEn1         ; CLK48M                           ; 4.293  ; 4.520  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CLK0         ; CLK48M                           ;        ; 2.731  ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CLK1         ; CLK48M                           ;        ; 2.743  ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; IFCLK        ; CLK48M                           ; 2.772  ;        ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
; IFCLK        ; CLK48M                           ;        ; 2.633  ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
; SLRD         ; CLK48M                           ; 4.729  ; 5.058  ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+----------------------------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                     ;
+--------------+----------------------------------+--------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port                       ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+----------------------------------+--------+-------+------------+---------------------------------------------------+
; CPU_Data[*]  ; CPU_RD                           ; 6.684  ; 6.378 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[0] ; CPU_RD                           ; 6.684  ; 6.378 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[1] ; CPU_RD                           ; 7.231  ; 6.822 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[2] ; CPU_RD                           ; 7.286  ; 6.847 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[3] ; CPU_RD                           ; 9.011  ; 8.266 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[4] ; CPU_RD                           ; 7.303  ; 6.898 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[5] ; CPU_RD                           ; 7.871  ; 7.466 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[6] ; CPU_RD                           ; 7.582  ; 7.208 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[7] ; CPU_RD                           ; 7.666  ; 7.293 ; Rise       ; CPU_RD                                            ;
; CPU_Data[*]  ; CPU_Set                          ; 6.759  ; 6.477 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[0] ; CPU_Set                          ; 6.759  ; 6.477 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[1] ; CPU_Set                          ; 7.450  ; 7.047 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[2] ; CPU_Set                          ; 7.500  ; 7.075 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[3] ; CPU_Set                          ; 9.227  ; 8.496 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[4] ; CPU_Set                          ; 7.519  ; 7.150 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[5] ; CPU_Set                          ; 7.493  ; 7.060 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[6] ; CPU_Set                          ; 7.093  ; 6.683 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[7] ; CPU_Set                          ; 7.053  ; 6.687 ; Rise       ; CPU_Set                                           ;
; CPU_Data[*]  ; CPU_Set                          ; 8.436  ; 8.072 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[0] ; CPU_Set                          ; 8.650  ; 8.332 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[1] ; CPU_Set                          ; 8.790  ; 8.374 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[2] ; CPU_Set                          ; 8.840  ; 8.394 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[3] ; CPU_Set                          ; 10.568 ; 9.816 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[4] ; CPU_Set                          ; 9.139  ; 8.718 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[5] ; CPU_Set                          ; 9.110  ; 8.665 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[6] ; CPU_Set                          ; 8.436  ; 8.072 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[7] ; CPU_Set                          ; 9.066  ; 8.677 ; Fall       ; CPU_Set                                           ;
; Check        ; LED_Check:U9|Low_Clk_Counter[19] ; 7.892  ; 7.425 ; Rise       ; LED_Check:U9|Low_Clk_Counter[19]                  ;
; A0[*]        ; CLK48M                           ; 3.953  ; 3.722 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[0]       ; CLK48M                           ; 4.315  ; 4.033 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[1]       ; CLK48M                           ; 3.953  ; 3.722 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[2]       ; CLK48M                           ; 4.658  ; 4.343 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[3]       ; CLK48M                           ; 6.573  ; 5.861 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[4]       ; CLK48M                           ; 4.617  ; 4.310 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[5]       ; CLK48M                           ; 4.536  ; 4.189 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[6]       ; CLK48M                           ; 4.305  ; 4.036 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[7]       ; CLK48M                           ; 4.559  ; 4.202 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[8]       ; CLK48M                           ; 4.544  ; 4.208 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[9]       ; CLK48M                           ; 4.610  ; 4.449 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[10]      ; CLK48M                           ; 4.393  ; 4.136 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[11]      ; CLK48M                           ; 4.611  ; 4.450 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[12]      ; CLK48M                           ; 4.006  ; 3.769 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; A1[*]        ; CLK48M                           ; 4.296  ; 4.012 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[0]       ; CLK48M                           ; 4.898  ; 4.502 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[1]       ; CLK48M                           ; 4.779  ; 4.519 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[2]       ; CLK48M                           ; 4.788  ; 4.501 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[3]       ; CLK48M                           ; 4.848  ; 4.560 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[4]       ; CLK48M                           ; 4.704  ; 4.342 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[5]       ; CLK48M                           ; 4.296  ; 4.012 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[6]       ; CLK48M                           ; 4.453  ; 4.090 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[7]       ; CLK48M                           ; 6.224  ; 5.534 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[8]       ; CLK48M                           ; 4.541  ; 4.187 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[9]       ; CLK48M                           ; 4.515  ; 4.194 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[10]      ; CLK48M                           ; 4.379  ; 4.082 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[11]      ; CLK48M                           ; 4.576  ; 4.234 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[12]      ; CLK48M                           ; 4.605  ; 4.258 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; BA0[*]       ; CLK48M                           ; 4.011  ; 3.774 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  BA0[0]      ; CLK48M                           ; 4.302  ; 4.017 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  BA0[1]      ; CLK48M                           ; 4.011  ; 3.774 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; BA1[*]       ; CLK48M                           ; 4.292  ; 4.019 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  BA1[0]      ; CLK48M                           ; 4.292  ; 4.019 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  BA1[1]      ; CLK48M                           ; 4.592  ; 4.220 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CASn0        ; CLK48M                           ; 4.552  ; 4.953 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CASn1        ; CLK48M                           ; 4.023  ; 4.293 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CLK0         ; CLK48M                           ; 2.477  ;       ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CLK1         ; CLK48M                           ; 2.488  ;       ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DQ0[*]       ; CLK48M                           ; 5.829  ; 5.336 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[0]      ; CLK48M                           ; 5.926  ; 5.608 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[1]      ; CLK48M                           ; 6.272  ; 5.975 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[2]      ; CLK48M                           ; 6.732  ; 6.260 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[3]      ; CLK48M                           ; 6.284  ; 5.924 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[4]      ; CLK48M                           ; 6.258  ; 5.935 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[5]      ; CLK48M                           ; 5.829  ; 5.336 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[6]      ; CLK48M                           ; 6.246  ; 5.910 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[7]      ; CLK48M                           ; 6.342  ; 6.031 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[8]      ; CLK48M                           ; 5.958  ; 5.713 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[9]      ; CLK48M                           ; 5.920  ; 5.678 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[10]     ; CLK48M                           ; 5.903  ; 5.656 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[11]     ; CLK48M                           ; 5.943  ; 5.699 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[12]     ; CLK48M                           ; 6.173  ; 5.836 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[13]     ; CLK48M                           ; 6.086  ; 5.552 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[14]     ; CLK48M                           ; 6.161  ; 5.554 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[15]     ; CLK48M                           ; 5.903  ; 5.345 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DQ1[*]       ; CLK48M                           ; 5.092  ; 4.849 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[0]      ; CLK48M                           ; 5.984  ; 5.729 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[1]      ; CLK48M                           ; 5.825  ; 5.569 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[2]      ; CLK48M                           ; 5.666  ; 5.487 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[3]      ; CLK48M                           ; 5.927  ; 5.661 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[4]      ; CLK48M                           ; 5.728  ; 5.535 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[5]      ; CLK48M                           ; 5.645  ; 5.318 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[6]      ; CLK48M                           ; 5.693  ; 5.389 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[7]      ; CLK48M                           ; 5.682  ; 5.395 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[8]      ; CLK48M                           ; 6.063  ; 5.694 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[9]      ; CLK48M                           ; 7.865  ; 7.178 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[10]     ; CLK48M                           ; 5.739  ; 5.422 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[11]     ; CLK48M                           ; 5.960  ; 5.538 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[12]     ; CLK48M                           ; 5.937  ; 5.524 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[13]     ; CLK48M                           ; 5.638  ; 5.232 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[14]     ; CLK48M                           ; 5.355  ; 5.042 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[15]     ; CLK48M                           ; 5.092  ; 4.849 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; LDQM0        ; CLK48M                           ; 3.911  ; 4.197 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; LDQM1        ; CLK48M                           ; 3.436  ; 3.648 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; RASn0        ; CLK48M                           ; 5.538  ; 6.205 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; RASn1        ; CLK48M                           ; 4.042  ; 4.336 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; UDQM0        ; CLK48M                           ; 3.790  ; 4.026 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; UDQM1        ; CLK48M                           ; 3.679  ; 3.961 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; WEn0         ; CLK48M                           ; 4.383  ; 4.709 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; WEn1         ; CLK48M                           ; 3.764  ; 3.986 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CLK0         ; CLK48M                           ;        ; 2.274 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CLK1         ; CLK48M                           ;        ; 2.287 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; IFCLK        ; CLK48M                           ; 2.314  ;       ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
; IFCLK        ; CLK48M                           ;        ; 2.178 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
; SLRD         ; CLK48M                           ; 4.184  ; 4.504 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+----------------------------------+--------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                        ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; CPU_Data[*]  ; CPU_RD     ; 7.228 ; 7.043 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[0] ; CPU_RD     ; 7.270 ; 7.085 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[1] ; CPU_RD     ; 7.244 ; 7.059 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[2] ; CPU_RD     ; 7.244 ; 7.059 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[3] ; CPU_RD     ; 9.035 ; 8.511 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[4] ; CPU_RD     ; 7.228 ; 7.043 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[5] ; CPU_RD     ; 7.228 ; 7.043 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[6] ; CPU_RD     ; 7.482 ; 7.332 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[7] ; CPU_RD     ; 7.595 ; 7.410 ; Rise       ; CPU_RD                                            ;
; CPU_Data[*]  ; CPU_RD     ; 7.228 ; 7.043 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[0] ; CPU_RD     ; 7.270 ; 7.085 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[1] ; CPU_RD     ; 7.244 ; 7.059 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[2] ; CPU_RD     ; 7.244 ; 7.059 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[3] ; CPU_RD     ; 9.035 ; 8.511 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[4] ; CPU_RD     ; 7.228 ; 7.043 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[5] ; CPU_RD     ; 7.228 ; 7.043 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[6] ; CPU_RD     ; 7.482 ; 7.332 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[7] ; CPU_RD     ; 7.595 ; 7.410 ; Fall       ; CPU_RD                                            ;
; DQ0[*]       ; CLK48M     ; 6.790 ; 6.640 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[0]      ; CLK48M     ; 6.877 ; 6.692 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[1]      ; CLK48M     ; 6.790 ; 6.640 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[2]      ; CLK48M     ; 7.640 ; 7.474 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[3]      ; CLK48M     ; 6.903 ; 6.718 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[4]      ; CLK48M     ; 7.255 ; 7.089 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[5]      ; CLK48M     ; 6.903 ; 6.718 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[6]      ; CLK48M     ; 7.266 ; 7.081 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[7]      ; CLK48M     ; 7.266 ; 7.081 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[8]      ; CLK48M     ; 7.459 ; 7.293 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[9]      ; CLK48M     ; 7.459 ; 7.293 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[10]     ; CLK48M     ; 7.479 ; 7.313 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[11]     ; CLK48M     ; 7.479 ; 7.313 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[12]     ; CLK48M     ; 7.535 ; 7.369 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[13]     ; CLK48M     ; 7.535 ; 7.369 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[14]     ; CLK48M     ; 7.640 ; 7.474 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[15]     ; CLK48M     ; 7.640 ; 7.474 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DQ1[*]       ; CLK48M     ; 7.198 ; 7.032 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[0]      ; CLK48M     ; 7.545 ; 7.379 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[1]      ; CLK48M     ; 7.545 ; 7.379 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[2]      ; CLK48M     ; 7.590 ; 7.424 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[3]      ; CLK48M     ; 7.590 ; 7.424 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[4]      ; CLK48M     ; 7.590 ; 7.424 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[5]      ; CLK48M     ; 7.198 ; 7.032 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[6]      ; CLK48M     ; 7.199 ; 7.033 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[7]      ; CLK48M     ; 7.199 ; 7.033 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[8]      ; CLK48M     ; 7.913 ; 7.728 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[9]      ; CLK48M     ; 9.720 ; 9.196 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[10]     ; CLK48M     ; 7.917 ; 7.732 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[11]     ; CLK48M     ; 7.917 ; 7.732 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[12]     ; CLK48M     ; 7.918 ; 7.733 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[13]     ; CLK48M     ; 7.918 ; 7.733 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[14]     ; CLK48M     ; 7.590 ; 7.405 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[15]     ; CLK48M     ; 7.590 ; 7.405 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; CPU_Data[*]  ; CPU_RD     ; 6.990 ; 6.805 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[0] ; CPU_RD     ; 7.029 ; 6.844 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[1] ; CPU_RD     ; 7.005 ; 6.820 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[2] ; CPU_RD     ; 7.005 ; 6.820 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[3] ; CPU_RD     ; 8.797 ; 8.273 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[4] ; CPU_RD     ; 6.990 ; 6.805 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[5] ; CPU_RD     ; 6.990 ; 6.805 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[6] ; CPU_RD     ; 7.230 ; 7.080 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[7] ; CPU_RD     ; 7.342 ; 7.157 ; Rise       ; CPU_RD                                            ;
; CPU_Data[*]  ; CPU_RD     ; 6.990 ; 6.805 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[0] ; CPU_RD     ; 7.029 ; 6.844 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[1] ; CPU_RD     ; 7.005 ; 6.820 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[2] ; CPU_RD     ; 7.005 ; 6.820 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[3] ; CPU_RD     ; 8.797 ; 8.273 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[4] ; CPU_RD     ; 6.990 ; 6.805 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[5] ; CPU_RD     ; 6.990 ; 6.805 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[6] ; CPU_RD     ; 7.230 ; 7.080 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[7] ; CPU_RD     ; 7.342 ; 7.157 ; Fall       ; CPU_RD                                            ;
; DQ0[*]       ; CLK48M     ; 5.996 ; 5.846 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[0]      ; CLK48M     ; 6.083 ; 5.898 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[1]      ; CLK48M     ; 5.996 ; 5.846 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[2]      ; CLK48M     ; 6.770 ; 6.604 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[3]      ; CLK48M     ; 6.108 ; 5.923 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[4]      ; CLK48M     ; 6.400 ; 6.234 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[5]      ; CLK48M     ; 6.108 ; 5.923 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[6]      ; CLK48M     ; 6.457 ; 6.272 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[7]      ; CLK48M     ; 6.457 ; 6.272 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[8]      ; CLK48M     ; 6.596 ; 6.430 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[9]      ; CLK48M     ; 6.596 ; 6.430 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[10]     ; CLK48M     ; 6.615 ; 6.449 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[11]     ; CLK48M     ; 6.615 ; 6.449 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[12]     ; CLK48M     ; 6.669 ; 6.503 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[13]     ; CLK48M     ; 6.669 ; 6.503 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[14]     ; CLK48M     ; 6.770 ; 6.604 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[15]     ; CLK48M     ; 6.770 ; 6.604 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DQ1[*]       ; CLK48M     ; 5.681 ; 5.515 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[0]      ; CLK48M     ; 6.014 ; 5.848 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[1]      ; CLK48M     ; 6.014 ; 5.848 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[2]      ; CLK48M     ; 6.058 ; 5.892 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[3]      ; CLK48M     ; 6.058 ; 5.892 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[4]      ; CLK48M     ; 6.058 ; 5.892 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[5]      ; CLK48M     ; 5.681 ; 5.515 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[6]      ; CLK48M     ; 5.682 ; 5.516 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[7]      ; CLK48M     ; 5.682 ; 5.516 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[8]      ; CLK48M     ; 6.414 ; 6.229 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[9]      ; CLK48M     ; 8.221 ; 7.697 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[10]     ; CLK48M     ; 6.418 ; 6.233 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[11]     ; CLK48M     ; 6.418 ; 6.233 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[12]     ; CLK48M     ; 6.419 ; 6.234 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[13]     ; CLK48M     ; 6.419 ; 6.234 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[14]     ; CLK48M     ; 6.103 ; 5.918 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[15]     ; CLK48M     ; 6.103 ; 5.918 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------+
; CPU_Data[*]  ; CPU_RD     ; 7.138     ; 7.323     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[0] ; CPU_RD     ; 7.153     ; 7.338     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[1] ; CPU_RD     ; 7.153     ; 7.338     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[2] ; CPU_RD     ; 7.153     ; 7.338     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[3] ; CPU_RD     ; 8.606     ; 9.130     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[4] ; CPU_RD     ; 7.138     ; 7.323     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[5] ; CPU_RD     ; 7.138     ; 7.323     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[6] ; CPU_RD     ; 7.379     ; 7.529     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[7] ; CPU_RD     ; 7.455     ; 7.640     ; Rise       ; CPU_RD                                            ;
; CPU_Data[*]  ; CPU_RD     ; 7.138     ; 7.323     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[0] ; CPU_RD     ; 7.153     ; 7.338     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[1] ; CPU_RD     ; 7.153     ; 7.338     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[2] ; CPU_RD     ; 7.153     ; 7.338     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[3] ; CPU_RD     ; 8.606     ; 9.130     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[4] ; CPU_RD     ; 7.138     ; 7.323     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[5] ; CPU_RD     ; 7.138     ; 7.323     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[6] ; CPU_RD     ; 7.379     ; 7.529     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[7] ; CPU_RD     ; 7.455     ; 7.640     ; Fall       ; CPU_RD                                            ;
; DQ0[*]       ; CLK48M     ; 6.361     ; 6.511     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[0]      ; CLK48M     ; 6.411     ; 6.596     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[1]      ; CLK48M     ; 6.361     ; 6.511     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[2]      ; CLK48M     ; 7.094     ; 7.260     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[3]      ; CLK48M     ; 6.437     ; 6.622     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[4]      ; CLK48M     ; 6.743     ; 6.909     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[5]      ; CLK48M     ; 6.437     ; 6.622     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[6]      ; CLK48M     ; 6.760     ; 6.945     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[7]      ; CLK48M     ; 6.760     ; 6.945     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[8]      ; CLK48M     ; 6.907     ; 7.073     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[9]      ; CLK48M     ; 6.907     ; 7.073     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[10]     ; CLK48M     ; 6.921     ; 7.087     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[11]     ; CLK48M     ; 6.921     ; 7.087     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[12]     ; CLK48M     ; 6.955     ; 7.121     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[13]     ; CLK48M     ; 6.955     ; 7.121     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[14]     ; CLK48M     ; 7.094     ; 7.260     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[15]     ; CLK48M     ; 7.094     ; 7.260     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DQ1[*]       ; CLK48M     ; 6.610     ; 6.776     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[0]      ; CLK48M     ; 6.886     ; 7.052     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[1]      ; CLK48M     ; 6.886     ; 7.052     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[2]      ; CLK48M     ; 6.913     ; 7.079     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[3]      ; CLK48M     ; 6.913     ; 7.079     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[4]      ; CLK48M     ; 6.913     ; 7.079     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[5]      ; CLK48M     ; 6.610     ; 6.776     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[6]      ; CLK48M     ; 6.611     ; 6.777     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[7]      ; CLK48M     ; 6.611     ; 6.777     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[8]      ; CLK48M     ; 7.190     ; 7.375     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[9]      ; CLK48M     ; 8.657     ; 9.181     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[10]     ; CLK48M     ; 7.194     ; 7.379     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[11]     ; CLK48M     ; 7.194     ; 7.379     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[12]     ; CLK48M     ; 7.195     ; 7.380     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[13]     ; CLK48M     ; 7.195     ; 7.380     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[14]     ; CLK48M     ; 6.864     ; 7.049     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[15]     ; CLK48M     ; 6.864     ; 7.049     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------+
; CPU_Data[*]  ; CPU_RD     ; 6.897     ; 7.082     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[0] ; CPU_RD     ; 6.911     ; 7.096     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[1] ; CPU_RD     ; 6.910     ; 7.095     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[2] ; CPU_RD     ; 6.910     ; 7.095     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[3] ; CPU_RD     ; 8.365     ; 8.889     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[4] ; CPU_RD     ; 6.897     ; 7.082     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[5] ; CPU_RD     ; 6.897     ; 7.082     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[6] ; CPU_RD     ; 7.125     ; 7.275     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[7] ; CPU_RD     ; 7.201     ; 7.386     ; Rise       ; CPU_RD                                            ;
; CPU_Data[*]  ; CPU_RD     ; 6.897     ; 7.082     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[0] ; CPU_RD     ; 6.911     ; 7.096     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[1] ; CPU_RD     ; 6.910     ; 7.095     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[2] ; CPU_RD     ; 6.910     ; 7.095     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[3] ; CPU_RD     ; 8.365     ; 8.889     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[4] ; CPU_RD     ; 6.897     ; 7.082     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[5] ; CPU_RD     ; 6.897     ; 7.082     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[6] ; CPU_RD     ; 7.125     ; 7.275     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[7] ; CPU_RD     ; 7.201     ; 7.386     ; Fall       ; CPU_RD                                            ;
; DQ0[*]       ; CLK48M     ; 5.569     ; 5.719     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[0]      ; CLK48M     ; 5.620     ; 5.805     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[1]      ; CLK48M     ; 5.569     ; 5.719     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[2]      ; CLK48M     ; 6.230     ; 6.396     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[3]      ; CLK48M     ; 5.645     ; 5.830     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[4]      ; CLK48M     ; 5.893     ; 6.059     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[5]      ; CLK48M     ; 5.645     ; 5.830     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[6]      ; CLK48M     ; 5.955     ; 6.140     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[7]      ; CLK48M     ; 5.955     ; 6.140     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[8]      ; CLK48M     ; 6.050     ; 6.216     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[9]      ; CLK48M     ; 6.050     ; 6.216     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[10]     ; CLK48M     ; 6.064     ; 6.230     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[11]     ; CLK48M     ; 6.064     ; 6.230     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[12]     ; CLK48M     ; 6.096     ; 6.262     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[13]     ; CLK48M     ; 6.096     ; 6.262     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[14]     ; CLK48M     ; 6.230     ; 6.396     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[15]     ; CLK48M     ; 6.230     ; 6.396     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DQ1[*]       ; CLK48M     ; 5.386     ; 5.552     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[0]      ; CLK48M     ; 5.652     ; 5.818     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[1]      ; CLK48M     ; 5.652     ; 5.818     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[2]      ; CLK48M     ; 5.677     ; 5.843     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[3]      ; CLK48M     ; 5.677     ; 5.843     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[4]      ; CLK48M     ; 5.677     ; 5.843     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[5]      ; CLK48M     ; 5.386     ; 5.552     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[6]      ; CLK48M     ; 5.387     ; 5.553     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[7]      ; CLK48M     ; 5.387     ; 5.553     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[8]      ; CLK48M     ; 5.988     ; 6.173     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[9]      ; CLK48M     ; 7.456     ; 7.980     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[10]     ; CLK48M     ; 5.993     ; 6.178     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[11]     ; CLK48M     ; 5.993     ; 6.178     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[12]     ; CLK48M     ; 5.994     ; 6.179     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[13]     ; CLK48M     ; 5.994     ; 6.179     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[14]     ; CLK48M     ; 5.675     ; 5.860     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[15]     ; CLK48M     ; 5.675     ; 5.860     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; LED_Check:U9|Low_Clk_Counter[19]                  ; -3.027 ; -16.011       ;
; CPU_Set                                           ; -2.464 ; -19.412       ;
; CLK48M                                            ; -0.082 ; -0.082        ;
; CPU_WR                                            ; 0.459  ; 0.000         ;
; CPU_RD                                            ; 0.497  ; 0.000         ;
; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 3.003  ; 0.000         ;
; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 7.612  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CPU_Set                                           ; -0.897 ; -6.416        ;
; CLK48M                                            ; -0.339 ; -0.339        ;
; CPU_RD                                            ; 0.116  ; 0.000         ;
; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.156  ; 0.000         ;
; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.166  ; 0.000         ;
; LED_Check:U9|Low_Clk_Counter[19]                  ; 0.179  ; 0.000         ;
; CPU_WR                                            ; 0.217  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+--------+--------+---------------------+
; Clock  ; Slack  ; End Point TNS       ;
+--------+--------+---------------------+
; CPU_RD ; -0.620 ; -4.488              ;
+--------+--------+---------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+--------+-------+---------------------+
; Clock  ; Slack ; End Point TNS       ;
+--------+-------+---------------------+
; CPU_RD ; 0.059 ; 0.000               ;
+--------+-------+---------------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CPU_WR                                            ; -3.000 ; -24.934       ;
; CPU_Set                                           ; -3.000 ; -15.649       ;
; CPU_RD                                            ; -3.000 ; -14.062       ;
; LED_Check:U9|Low_Clk_Counter[19]                  ; -1.000 ; -12.000       ;
; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.364  ; 0.000         ;
; CLK48M                                            ; 9.680  ; 0.000         ;
; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 27.521 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'LED_Check:U9|Low_Clk_Counter[19]'                                                                                                                        ;
+--------+-------------------------------+-------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -3.027 ; Check_Led[4]                  ; LED_Check:U9|Check_Counter[2] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.239     ; 1.265      ;
; -2.941 ; Check_Led[5]                  ; LED_Check:U9|Check_Counter[2] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.183     ; 1.235      ;
; -2.934 ; Check_Led[4]                  ; LED_Check:U9|Check_Counter[1] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.063     ; 1.348      ;
; -2.933 ; Check_Led[4]                  ; LED_Check:U9|Check_Counter[4] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.063     ; 1.347      ;
; -2.871 ; Check_Led[1]                  ; LED_Check:U9|Check_Counter[2] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.184     ; 1.164      ;
; -2.851 ; Check_Led[4]                  ; LED_Check:U9|Check_Counter[0] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.063     ; 1.265      ;
; -2.848 ; Check_Led[5]                  ; LED_Check:U9|Check_Counter[1] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.007     ; 1.318      ;
; -2.847 ; Check_Led[5]                  ; LED_Check:U9|Check_Counter[4] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.007     ; 1.317      ;
; -2.828 ; Check_Led[0]                  ; LED_Check:U9|Check_Counter[2] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.183     ; 1.122      ;
; -2.816 ; Check_Led[4]                  ; LED_Check:U9|Check_Counter[5] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.063     ; 1.230      ;
; -2.788 ; Check_Led[2]                  ; LED_Check:U9|Check_Counter[2] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.163     ; 1.102      ;
; -2.773 ; Check_Led[7]                  ; LED_Check:U9|Check_Counter[2] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.183     ; 1.067      ;
; -2.765 ; Check_Led[5]                  ; LED_Check:U9|Check_Counter[0] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.007     ; 1.235      ;
; -2.759 ; Check_Led[6]                  ; LED_Check:U9|Check_Counter[2] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.164     ; 1.072      ;
; -2.755 ; Check_Led[1]                  ; LED_Check:U9|Check_Counter[1] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.008     ; 1.224      ;
; -2.754 ; Check_Led[1]                  ; LED_Check:U9|Check_Counter[4] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.008     ; 1.223      ;
; -2.730 ; Check_Led[5]                  ; LED_Check:U9|Check_Counter[5] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.007     ; 1.200      ;
; -2.715 ; Check_Led[3]                  ; LED_Check:U9|Check_Counter[2] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.163     ; 1.029      ;
; -2.712 ; Check_Led[0]                  ; LED_Check:U9|Check_Counter[1] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.007     ; 1.182      ;
; -2.711 ; Check_Led[0]                  ; LED_Check:U9|Check_Counter[4] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.007     ; 1.181      ;
; -2.696 ; Check_Led[1]                  ; LED_Check:U9|Check_Counter[0] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.008     ; 1.165      ;
; -2.682 ; Check_Led[2]                  ; LED_Check:U9|Check_Counter[1] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -1.987     ; 1.172      ;
; -2.681 ; Check_Led[2]                  ; LED_Check:U9|Check_Counter[4] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -1.987     ; 1.171      ;
; -2.680 ; Check_Led[7]                  ; LED_Check:U9|Check_Counter[1] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.007     ; 1.150      ;
; -2.679 ; Check_Led[7]                  ; LED_Check:U9|Check_Counter[4] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.007     ; 1.149      ;
; -2.666 ; Check_Led[6]                  ; LED_Check:U9|Check_Counter[1] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -1.988     ; 1.155      ;
; -2.665 ; Check_Led[6]                  ; LED_Check:U9|Check_Counter[4] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -1.988     ; 1.154      ;
; -2.653 ; Check_Led[0]                  ; LED_Check:U9|Check_Counter[0] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.007     ; 1.123      ;
; -2.637 ; Check_Led[1]                  ; LED_Check:U9|Check_Counter[5] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.008     ; 1.106      ;
; -2.612 ; Check_Led[2]                  ; LED_Check:U9|Check_Counter[0] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -1.987     ; 1.102      ;
; -2.609 ; Check_Led[3]                  ; LED_Check:U9|Check_Counter[1] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -1.987     ; 1.099      ;
; -2.608 ; Check_Led[3]                  ; LED_Check:U9|Check_Counter[4] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -1.987     ; 1.098      ;
; -2.597 ; Check_Led[7]                  ; LED_Check:U9|Check_Counter[0] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.007     ; 1.067      ;
; -2.594 ; Check_Led[0]                  ; LED_Check:U9|Check_Counter[5] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.007     ; 1.064      ;
; -2.583 ; Check_Led[6]                  ; LED_Check:U9|Check_Counter[0] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -1.988     ; 1.072      ;
; -2.564 ; Check_Led[2]                  ; LED_Check:U9|Check_Counter[5] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -1.987     ; 1.054      ;
; -2.562 ; Check_Led[7]                  ; LED_Check:U9|Check_Counter[5] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -2.007     ; 1.032      ;
; -2.548 ; Check_Led[6]                  ; LED_Check:U9|Check_Counter[5] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -1.988     ; 1.037      ;
; -2.539 ; Check_Led[3]                  ; LED_Check:U9|Check_Counter[0] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -1.987     ; 1.029      ;
; -2.491 ; Check_Led[3]                  ; LED_Check:U9|Check_Counter[5] ; CPU_Set                          ; LED_Check:U9|Low_Clk_Counter[19] ; 0.500        ; -1.987     ; 0.981      ;
; -0.419 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.037     ; 1.369      ;
; -0.365 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.220     ; 1.132      ;
; -0.365 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.220     ; 1.132      ;
; -0.365 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.220     ; 1.132      ;
; -0.335 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.220     ; 1.102      ;
; -0.335 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.220     ; 1.102      ;
; -0.335 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.220     ; 1.102      ;
; -0.318 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.220     ; 1.085      ;
; -0.318 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.220     ; 1.085      ;
; -0.318 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.220     ; 1.085      ;
; -0.310 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; 0.139      ; 1.436      ;
; -0.309 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; 0.139      ; 1.435      ;
; -0.309 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.037     ; 1.259      ;
; -0.309 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.220     ; 1.076      ;
; -0.309 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.220     ; 1.076      ;
; -0.309 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.220     ; 1.076      ;
; -0.274 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.037     ; 1.224      ;
; -0.274 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.037     ; 1.224      ;
; -0.274 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.037     ; 1.224      ;
; -0.270 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.037     ; 1.220      ;
; -0.270 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.037     ; 1.220      ;
; -0.270 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.037     ; 1.220      ;
; -0.244 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; 0.139      ; 1.370      ;
; -0.216 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; 0.139      ; 1.342      ;
; -0.215 ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.247     ; 0.955      ;
; -0.215 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; 0.139      ; 1.341      ;
; -0.202 ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.071     ; 1.118      ;
; -0.192 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; 0.139      ; 1.318      ;
; -0.189 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.044     ; 1.132      ;
; -0.189 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.044     ; 1.132      ;
; -0.189 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.044     ; 1.132      ;
; -0.189 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.044     ; 1.132      ;
; -0.189 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.044     ; 1.132      ;
; -0.186 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.220     ; 0.953      ;
; -0.186 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.220     ; 0.953      ;
; -0.186 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.220     ; 0.953      ;
; -0.182 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.220     ; 0.949      ;
; -0.174 ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.071     ; 1.090      ;
; -0.173 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.220     ; 0.940      ;
; -0.159 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.220     ; 0.926      ;
; -0.159 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.037     ; 1.109      ;
; -0.159 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.037     ; 1.109      ;
; -0.159 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.037     ; 1.109      ;
; -0.159 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.044     ; 1.102      ;
; -0.159 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.044     ; 1.102      ;
; -0.159 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.044     ; 1.102      ;
; -0.159 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.044     ; 1.102      ;
; -0.159 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.044     ; 1.102      ;
; -0.144 ; LED_Check:U9|Check_t          ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.037     ; 1.094      ;
; -0.142 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.220     ; 0.909      ;
; -0.142 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.044     ; 1.085      ;
; -0.142 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.044     ; 1.085      ;
; -0.142 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.044     ; 1.085      ;
; -0.142 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.044     ; 1.085      ;
; -0.142 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.044     ; 1.085      ;
; -0.135 ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.247     ; 0.875      ;
; -0.133 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; 0.139      ; 1.259      ;
; -0.133 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.044     ; 1.076      ;
; -0.133 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.044     ; 1.076      ;
; -0.133 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 1.000        ; -0.044     ; 1.076      ;
+--------+-------------------------------+-------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CPU_Set'                                                                                 ;
+--------+------------------+---------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+---------------------+--------------+-------------+--------------+------------+------------+
; -2.464 ; CPU_Read_1_t[0]  ; CPU_Read_1[0]~latch ; CPU_Set      ; CPU_Set     ; 0.500        ; -2.203     ; 0.182      ;
; -2.461 ; CPU_Read_1_t[6]  ; CPU_Read_1[6]~latch ; CPU_Set      ; CPU_Set     ; 0.500        ; -2.198     ; 0.190      ;
; -2.368 ; CPU_Read_1_t[1]  ; CPU_Read_1[1]~latch ; CPU_Set      ; CPU_Set     ; 0.500        ; -2.208     ; 0.190      ;
; -2.301 ; CPU_Read_1_t[2]  ; CPU_Read_1[2]~latch ; CPU_Set      ; CPU_Set     ; 0.500        ; -2.147     ; 0.184      ;
; -2.301 ; CPU_Read_1_t[4]  ; CPU_Read_1[4]~latch ; CPU_Set      ; CPU_Set     ; 0.500        ; -2.145     ; 0.188      ;
; -2.297 ; CPU_Read_1_t[3]  ; CPU_Read_1[3]~latch ; CPU_Set      ; CPU_Set     ; 0.500        ; -2.147     ; 0.182      ;
; -2.296 ; CPU_Read_1_t[7]  ; CPU_Read_1[7]~latch ; CPU_Set      ; CPU_Set     ; 0.500        ; -2.137     ; 0.190      ;
; -2.289 ; CPU_Read_1_t[5]  ; CPU_Read_1[5]~latch ; CPU_Set      ; CPU_Set     ; 0.500        ; -2.138     ; 0.182      ;
; -0.319 ; Check_Led[0]     ; CPU_Read_1_t[0]     ; CPU_Set      ; CPU_Set     ; 1.000        ; -0.114     ; 0.764      ;
; -0.204 ; Check_Led[6]     ; CPU_Read_1_t[6]     ; CPU_Set      ; CPU_Set     ; 1.000        ; -0.094     ; 0.663      ;
; -0.067 ; Check_Led[7]     ; CPU_Read_1_t[7]     ; CPU_Set      ; CPU_Set     ; 1.000        ; -0.112     ; 0.508      ;
; -0.045 ; Check_Led[5]     ; CPU_Read_1_t[5]     ; CPU_Set      ; CPU_Set     ; 1.000        ; -0.109     ; 0.506      ;
; 0.050  ; Check_Led[4]     ; CPU_Read_1_t[4]     ; CPU_Set      ; CPU_Set     ; 1.000        ; -0.149     ; 0.354      ;
; 0.093  ; Check_Led[1]     ; CPU_Read_1_t[1]     ; CPU_Set      ; CPU_Set     ; 1.000        ; -0.034     ; 0.528      ;
; 0.165  ; Check_Led[2]     ; CPU_Read_1_t[2]     ; CPU_Set      ; CPU_Set     ; 1.000        ; -0.072     ; 0.327      ;
; 0.174  ; Check_Led[3]     ; CPU_Read_1_t[3]     ; CPU_Set      ; CPU_Set     ; 1.000        ; -0.072     ; 0.325      ;
; 0.979  ; CPU_Command_2[2] ; Check_Led[2]        ; CPU_WR       ; CPU_Set     ; 0.500        ; 2.127      ; 1.188      ;
; 0.979  ; CPU_Command_2[3] ; Check_Led[3]        ; CPU_WR       ; CPU_Set     ; 0.500        ; 2.127      ; 1.189      ;
; 1.025  ; CPU_Command_2[5] ; Check_Led[5]        ; CPU_WR       ; CPU_Set     ; 0.500        ; 2.146      ; 1.257      ;
; 1.048  ; CPU_Command_2[7] ; Check_Led[7]        ; CPU_WR       ; CPU_Set     ; 0.500        ; 2.146      ; 1.236      ;
; 1.060  ; CPU_Command_2[6] ; Check_Led[6]        ; CPU_WR       ; CPU_Set     ; 0.500        ; 2.004      ; 1.087      ;
; 1.100  ; CPU_Command_2[1] ; Check_Led[1]        ; CPU_WR       ; CPU_Set     ; 0.500        ; 2.147      ; 1.183      ;
; 1.101  ; CPU_Command_2[0] ; Check_Led[0]        ; CPU_WR       ; CPU_Set     ; 0.500        ; 2.145      ; 1.181      ;
; 1.185  ; CPU_Command_2[4] ; Check_Led[4]        ; CPU_WR       ; CPU_Set     ; 0.500        ; 2.200      ; 1.158      ;
+--------+------------------+---------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK48M'                                                                                                                                   ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -0.082 ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M      ; 0.001        ; 1.051      ; 1.216      ;
; -0.031 ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M      ; 0.001        ; 1.051      ; 1.165      ;
; 18.913 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.870      ;
; 18.961 ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.822      ;
; 18.961 ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.822      ;
; 18.981 ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.802      ;
; 19.029 ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.754      ;
; 19.049 ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.734      ;
; 19.098 ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.685      ;
; 19.117 ; LED_Check:U9|Low_Clk_Counter[8]  ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.666      ;
; 19.166 ; LED_Check:U9|Low_Clk_Counter[7]  ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.617      ;
; 19.186 ; LED_Check:U9|Low_Clk_Counter[10] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.597      ;
; 19.234 ; LED_Check:U9|Low_Clk_Counter[9]  ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.549      ;
; 19.253 ; LED_Check:U9|Low_Clk_Counter[12] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.530      ;
; 19.301 ; LED_Check:U9|Low_Clk_Counter[11] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.482      ;
; 19.321 ; LED_Check:U9|Low_Clk_Counter[14] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.462      ;
; 19.369 ; LED_Check:U9|Low_Clk_Counter[13] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.414      ;
; 19.393 ; LED_Check:U9|Low_Clk_Counter[16] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.390      ;
; 19.437 ; LED_Check:U9|Low_Clk_Counter[15] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.346      ;
; 19.456 ; LED_Check:U9|Low_Clk_Counter[18] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.327      ;
; 19.480 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.303      ;
; 19.484 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.299      ;
; 19.494 ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.289      ;
; 19.494 ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.289      ;
; 19.504 ; LED_Check:U9|Low_Clk_Counter[17] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.279      ;
; 19.532 ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.251      ;
; 19.532 ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.251      ;
; 19.548 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.235      ;
; 19.548 ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.235      ;
; 19.552 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.231      ;
; 19.552 ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.231      ;
; 19.562 ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.221      ;
; 19.562 ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.221      ;
; 19.562 ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.221      ;
; 19.600 ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.183      ;
; 19.600 ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.183      ;
; 19.600 ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.183      ;
; 19.616 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.167      ;
; 19.616 ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.167      ;
; 19.616 ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.167      ;
; 19.620 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.163      ;
; 19.620 ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.163      ;
; 19.620 ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.163      ;
; 19.630 ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.153      ;
; 19.630 ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.153      ;
; 19.630 ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.153      ;
; 19.630 ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.153      ;
; 19.668 ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.115      ;
; 19.668 ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.115      ;
; 19.668 ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.115      ;
; 19.669 ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.114      ;
; 19.684 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[12] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.099      ;
; 19.684 ; LED_Check:U9|Low_Clk_Counter[8]  ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.099      ;
; 19.684 ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.099      ;
; 19.684 ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.099      ;
; 19.688 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[11] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.095      ;
; 19.688 ; LED_Check:U9|Low_Clk_Counter[8]  ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.095      ;
; 19.688 ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.095      ;
; 19.688 ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.095      ;
; 19.698 ; LED_Check:U9|Low_Clk_Counter[7]  ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.085      ;
; 19.698 ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.085      ;
; 19.698 ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.085      ;
; 19.698 ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[12] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.085      ;
; 19.698 ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[12] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.085      ;
; 19.736 ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.047      ;
; 19.736 ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[11] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.047      ;
; 19.736 ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[11] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.047      ;
; 19.737 ; LED_Check:U9|Low_Clk_Counter[7]  ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.046      ;
; 19.737 ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.046      ;
; 19.752 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[10] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.031      ;
; 19.752 ; LED_Check:U9|Low_Clk_Counter[8]  ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.031      ;
; 19.752 ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.031      ;
; 19.752 ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[12] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.031      ;
; 19.753 ; LED_Check:U9|Low_Clk_Counter[10] ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.030      ;
; 19.756 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[9]  ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.027      ;
; 19.756 ; LED_Check:U9|Low_Clk_Counter[8]  ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.027      ;
; 19.756 ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.027      ;
; 19.756 ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[11] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.027      ;
; 19.757 ; LED_Check:U9|Low_Clk_Counter[10] ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.026      ;
; 19.766 ; LED_Check:U9|Low_Clk_Counter[7]  ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.017      ;
; 19.766 ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.017      ;
; 19.766 ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[12] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.017      ;
; 19.766 ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[10] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.017      ;
; 19.766 ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[10] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.017      ;
; 19.767 ; LED_Check:U9|Low_Clk_Counter[9]  ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 1.016      ;
; 19.804 ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[11] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 0.979      ;
; 19.804 ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[9]  ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 0.979      ;
; 19.804 ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[9]  ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 0.979      ;
; 19.805 ; LED_Check:U9|Low_Clk_Counter[9]  ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 0.978      ;
; 19.805 ; LED_Check:U9|Low_Clk_Counter[7]  ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 0.978      ;
; 19.805 ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 0.978      ;
; 19.820 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[8]  ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 0.963      ;
; 19.820 ; LED_Check:U9|Low_Clk_Counter[12] ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 0.963      ;
; 19.820 ; LED_Check:U9|Low_Clk_Counter[8]  ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 0.963      ;
; 19.820 ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[12] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 0.963      ;
; 19.820 ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[10] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 0.963      ;
; 19.821 ; LED_Check:U9|Low_Clk_Counter[10] ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 0.962      ;
; 19.824 ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[7]  ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 0.959      ;
; 19.824 ; LED_Check:U9|Low_Clk_Counter[12] ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 0.959      ;
; 19.824 ; LED_Check:U9|Low_Clk_Counter[8]  ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 20.833       ; -0.037     ; 0.959      ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CPU_WR'                                                                              ;
+-------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; 0.459 ; CPU_Command_1[4] ; CPU_Command_2[4] ; CPU_WR       ; CPU_WR      ; 1.000        ; -0.023     ; 0.525      ;
; 0.523 ; CPU_Command_1[1] ; CPU_Command_2[1] ; CPU_WR       ; CPU_WR      ; 1.000        ; -0.023     ; 0.461      ;
; 0.534 ; CPU_Command_1[3] ; CPU_Command_2[3] ; CPU_WR       ; CPU_WR      ; 1.000        ; -0.023     ; 0.450      ;
; 0.535 ; CPU_Command_1[5] ; CPU_Command_2[5] ; CPU_WR       ; CPU_WR      ; 1.000        ; -0.023     ; 0.449      ;
; 0.536 ; CPU_Command_1[2] ; CPU_Command_2[2] ; CPU_WR       ; CPU_WR      ; 1.000        ; -0.023     ; 0.448      ;
; 0.538 ; CPU_Command_1[0] ; CPU_Command_2[0] ; CPU_WR       ; CPU_WR      ; 1.000        ; -0.023     ; 0.446      ;
; 0.543 ; CPU_Command_1[7] ; CPU_Command_2[7] ; CPU_WR       ; CPU_WR      ; 1.000        ; -0.023     ; 0.441      ;
; 0.599 ; CPU_Command_1[6] ; CPU_Command_2[6] ; CPU_WR       ; CPU_WR      ; 1.000        ; -0.024     ; 0.384      ;
+-------+------------------+------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CPU_RD'                                                                                        ;
+-------+---------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node           ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.497 ; CPU_Read_1[3]~latch ; CPU_Read_1[3]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; -0.175     ; 0.305      ;
; 0.497 ; CPU_Read_1[4]~latch ; CPU_Read_1[4]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; -0.176     ; 0.304      ;
; 0.500 ; CPU_Read_1[1]~latch ; CPU_Read_1[1]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; -0.176     ; 0.301      ;
; 0.501 ; CPU_Read_1[2]~latch ; CPU_Read_1[2]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; -0.175     ; 0.301      ;
; 0.550 ; CPU_Read_1[6]~latch ; CPU_Read_1[6]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; -0.043     ; 0.384      ;
; 0.561 ; CPU_Read_1[0]~latch ; CPU_Read_1[0]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; -0.037     ; 0.379      ;
; 0.596 ; CPU_Read_1[5]~latch ; CPU_Read_1[5]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; -0.072     ; 0.309      ;
; 0.604 ; CPU_Read_1[7]~latch ; CPU_Read_1[7]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; -0.072     ; 0.301      ;
+-------+---------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U0|U0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 3.003 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[3]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.072     ; 1.542      ;
; 3.003 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[2]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.072     ; 1.542      ;
; 3.003 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[0]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.072     ; 1.542      ;
; 3.003 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[1]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.072     ; 1.542      ;
; 3.006 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[4]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.078     ; 1.533      ;
; 3.006 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[5]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.078     ; 1.533      ;
; 3.089 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.071     ; 1.457      ;
; 3.090 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.071     ; 1.456      ;
; 3.094 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.071     ; 1.452      ;
; 3.101 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.067     ; 1.449      ;
; 3.105 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.069      ; 1.549      ;
; 3.105 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.069      ; 1.549      ;
; 3.105 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.069      ; 1.549      ;
; 3.105 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.069      ; 1.549      ;
; 3.106 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.068      ; 1.547      ;
; 3.106 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.068      ; 1.547      ;
; 3.106 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.068      ; 1.547      ;
; 3.106 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.068      ; 1.547      ;
; 3.109 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.071     ; 1.437      ;
; 3.110 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.071     ; 1.436      ;
; 3.113 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.075      ; 1.547      ;
; 3.113 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.075      ; 1.547      ;
; 3.113 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.075      ; 1.547      ;
; 3.113 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.075      ; 1.547      ;
; 3.137 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~portb_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.069      ; 1.571      ;
; 3.149 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.067     ; 1.401      ;
; 3.159 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~portb_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.068      ; 1.548      ;
; 3.164 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[3]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.072     ; 1.381      ;
; 3.164 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[2]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.072     ; 1.381      ;
; 3.164 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[0]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.072     ; 1.381      ;
; 3.164 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[1]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.072     ; 1.381      ;
; 3.167 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~portb_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.075      ; 1.547      ;
; 3.167 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[4]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.078     ; 1.372      ;
; 3.167 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[5]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.078     ; 1.372      ;
; 3.215 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.071     ; 1.331      ;
; 3.215 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.071     ; 1.331      ;
; 3.215 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.071     ; 1.331      ;
; 3.215 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.071     ; 1.331      ;
; 3.215 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.071     ; 1.331      ;
; 3.245 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.071     ; 1.301      ;
; 3.246 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.071     ; 1.300      ;
; 3.250 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.071     ; 1.296      ;
; 3.257 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.067     ; 1.293      ;
; 3.265 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.071     ; 1.281      ;
; 3.266 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.069      ; 1.388      ;
; 3.266 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.069      ; 1.388      ;
; 3.266 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.069      ; 1.388      ;
; 3.266 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.069      ; 1.388      ;
; 3.266 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.071     ; 1.280      ;
; 3.267 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.068      ; 1.386      ;
; 3.267 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.068      ; 1.386      ;
; 3.267 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.068      ; 1.386      ;
; 3.267 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.068      ; 1.386      ;
; 3.272 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdemp_eq_comp_msb_aeb                                      ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.073     ; 1.272      ;
; 3.274 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.075      ; 1.386      ;
; 3.274 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.075      ; 1.386      ;
; 3.274 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.075      ; 1.386      ;
; 3.274 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.075      ; 1.386      ;
; 3.282 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdemp_eq_comp_lsb_aeb                                      ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.073     ; 1.262      ;
; 3.292 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.071     ; 1.254      ;
; 3.293 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.075      ; 1.367      ;
; 3.293 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.075      ; 1.367      ;
; 3.293 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.075      ; 1.367      ;
; 3.293 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.075      ; 1.367      ;
; 3.295 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[10]                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.072     ; 1.250      ;
; 3.295 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[11]                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.072     ; 1.250      ;
; 3.295 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[9]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.072     ; 1.250      ;
; 3.295 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[8]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.072     ; 1.250      ;
; 3.295 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[7]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.072     ; 1.250      ;
; 3.295 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[6]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.072     ; 1.250      ;
; 3.298 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~portb_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.069      ; 1.410      ;
; 3.305 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.067     ; 1.245      ;
; 3.310 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.071     ; 1.236      ;
; 3.320 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~portb_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.068      ; 1.387      ;
; 3.328 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~portb_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.075      ; 1.386      ;
; 3.376 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.071     ; 1.170      ;
; 3.376 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.071     ; 1.170      ;
; 3.376 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.071     ; 1.170      ;
; 3.376 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.071     ; 1.170      ;
; 3.376 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.071     ; 1.170      ;
; 3.433 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdemp_eq_comp_msb_aeb                                      ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.073     ; 1.111      ;
; 3.443 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdemp_eq_comp_lsb_aeb                                      ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.073     ; 1.101      ;
; 3.446 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~portb_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.075      ; 1.268      ;
; 3.450 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.071     ; 1.096      ;
; 3.454 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.075      ; 1.206      ;
; 3.454 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.075      ; 1.206      ;
; 3.454 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.075      ; 1.206      ;
; 3.454 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.075      ; 1.206      ;
; 3.456 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[10]                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.072     ; 1.089      ;
; 3.456 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[11]                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.072     ; 1.089      ;
; 3.456 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[9]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.072     ; 1.089      ;
; 3.456 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[8]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.072     ; 1.089      ;
; 3.456 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[7]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.072     ; 1.089      ;
; 3.456 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[6]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.072     ; 1.089      ;
; 3.468 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.071     ; 1.078      ;
; 3.470 ; SDRAM_Controller:U3|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.073     ; 1.074      ;
; 3.586 ; SDRAM_Controller:U3|readcamerafifo_t ; SDRAM_Controller:U3|ReadUSBFIFO                                                                                                             ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.629        ; -0.002     ; 1.028      ;
; 3.607 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~portb_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; 0.075      ; 1.107      ;
; 3.626 ; SDRAM_Controller:U4|readcamerafifo_t ; SDRAM_Controller:U4|ReadUSBFIFO                                                                                                             ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.629        ; -0.013     ; 0.977      ;
; 3.631 ; SDRAM_Controller:U4|ReadUSBFIFO      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4.630        ; -0.073     ; 0.913      ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U0|U0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 7.612  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[6]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 9.259        ; -0.055     ; 1.579      ;
; 7.618  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[7]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 9.259        ; -0.055     ; 1.573      ;
; 7.803  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[5]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 9.259        ; -0.050     ; 1.393      ;
; 7.920  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[11]                                                  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 9.259        ; -0.055     ; 1.271      ;
; 8.034  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[3]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 9.259        ; -0.056     ; 1.156      ;
; 8.037  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[9]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 9.259        ; -0.055     ; 1.154      ;
; 8.045  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[0]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 9.259        ; -0.056     ; 1.145      ;
; 8.045  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[2]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 9.259        ; -0.056     ; 1.145      ;
; 8.121  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[10]                                                  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 9.259        ; -0.055     ; 1.070      ;
; 8.132  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[4]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 9.259        ; -0.050     ; 1.064      ;
; 8.230  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[1]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 9.259        ; -0.056     ; 0.960      ;
; 8.239  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[8]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 9.259        ; -0.055     ; 0.952      ;
; 52.648 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.039     ; 2.854      ;
; 52.684 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.039     ; 2.818      ;
; 52.968 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.038     ; 2.535      ;
; 52.969 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.040     ; 2.532      ;
; 53.004 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.038     ; 2.499      ;
; 53.201 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.036     ; 2.304      ;
; 53.237 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.036     ; 2.268      ;
; 53.289 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.039     ; 2.213      ;
; 53.320 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.037     ; 2.184      ;
; 53.329 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.039     ; 2.173      ;
; 53.356 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.037     ; 2.148      ;
; 53.408 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.041     ; 2.092      ;
; 53.448 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[3]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.040     ; 2.053      ;
; 53.448 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[1]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.040     ; 2.053      ;
; 53.448 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[0]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.040     ; 2.053      ;
; 53.475 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.038     ; 2.028      ;
; 53.478 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.038     ; 2.025      ;
; 53.488 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[1]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.045     ; 2.008      ;
; 53.490 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[0]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.044     ; 2.007      ;
; 53.493 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.038     ; 2.010      ;
; 53.498 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.037     ; 2.006      ;
; 53.511 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.038     ; 1.992      ;
; 53.514 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.038     ; 1.989      ;
; 53.519 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[0]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.045     ; 1.977      ;
; 53.522 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.037     ; 1.982      ;
; 53.534 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.037     ; 1.970      ;
; 53.538 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[3]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.045     ; 1.958      ;
; 53.546 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[2]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.044     ; 1.951      ;
; 53.550 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.041     ; 1.950      ;
; 53.563 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[1]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.044     ; 1.934      ;
; 53.576 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.041     ; 1.924      ;
; 53.587 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[2]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.045     ; 1.909      ;
; 53.607 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[5]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.045     ; 1.889      ;
; 53.630 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[11]                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.039     ; 1.872      ;
; 53.630 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[10]                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.039     ; 1.872      ;
; 53.630 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[9]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.039     ; 1.872      ;
; 53.630 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.039     ; 1.872      ;
; 53.630 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.039     ; 1.872      ;
; 53.637 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[2]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.040     ; 1.864      ;
; 53.641 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.038     ; 1.862      ;
; 53.642 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[5]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.040     ; 1.859      ;
; 53.646 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[6]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.041     ; 1.854      ;
; 53.652 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[4]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.045     ; 1.844      ;
; 53.654 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[3]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.040     ; 1.847      ;
; 53.689 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[7]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.045     ; 1.807      ;
; 53.697 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[5]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.044     ; 1.800      ;
; 53.701 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[4]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.045     ; 1.795      ;
; 53.712 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[3]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.045     ; 1.784      ;
; 53.720 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.039     ; 1.782      ;
; 53.728 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.040     ; 1.773      ;
; 53.747 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.039     ; 1.755      ;
; 53.761 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[8]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.044     ; 1.736      ;
; 53.765 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[7]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.044     ; 1.732      ;
; 53.767 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[6]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.045     ; 1.729      ;
; 53.787 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[4]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.040     ; 1.714      ;
; 53.796 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.039     ; 1.706      ;
; 53.797 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[0]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.040     ; 1.704      ;
; 53.798 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.040     ; 1.703      ;
; 53.798 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[1]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.040     ; 1.703      ;
; 53.799 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.039     ; 1.703      ;
; 53.819 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.038     ; 1.684      ;
; 53.819 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[6]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.045     ; 1.677      ;
; 53.822 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[11]                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.038     ; 1.681      ;
; 53.822 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[10]                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.038     ; 1.681      ;
; 53.822 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[9]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.038     ; 1.681      ;
; 53.822 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.038     ; 1.681      ;
; 53.822 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.038     ; 1.681      ;
; 53.823 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.038     ; 1.680      ;
; 53.831 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_we_reg        ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; 0.140      ; 1.872      ;
; 53.831 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; 0.140      ; 1.872      ;
; 53.832 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_datain_reg0   ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; 0.142      ; 1.873      ;
; 53.835 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_we_reg       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; 0.140      ; 1.868      ;
; 53.835 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; 0.140      ; 1.868      ;
; 53.835 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[9]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.045     ; 1.661      ;
; 53.836 ; Controller:U2|SLRD                                                                                                                            ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_datain_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; 0.142      ; 1.869      ;
; 53.847 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[9]                                ; Controller:U2|SLRD                                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.044     ; 1.650      ;
; 53.850 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9]  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[3]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.036     ; 1.655      ;
; 53.859 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[4]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.040     ; 1.642      ;
; 53.859 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.038     ; 1.644      ;
; 53.861 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[10]                                                  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[3]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.040     ; 1.640      ;
; 53.861 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[10]                                                  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[1]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.040     ; 1.640      ;
; 53.861 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[10]                                                  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[0]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.040     ; 1.640      ;
; 53.869 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[6]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.040     ; 1.632      ;
; 53.869 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[9]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[3]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.040     ; 1.632      ;
; 53.869 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[9]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[1]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.040     ; 1.632      ;
; 53.869 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[9]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[0]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.040     ; 1.632      ;
; 53.870 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.040     ; 1.631      ;
; 53.874 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 55.554       ; -0.038     ; 1.629      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CPU_Set'                                                                                  ;
+--------+------------------+---------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+---------------------+--------------+-------------+--------------+------------+------------+
; -0.897 ; CPU_Command_2[4] ; Check_Led[4]        ; CPU_WR       ; CPU_Set     ; -0.500       ; 2.346      ; 0.979      ;
; -0.816 ; CPU_Command_2[0] ; Check_Led[0]        ; CPU_WR       ; CPU_Set     ; -0.500       ; 2.290      ; 1.004      ;
; -0.815 ; CPU_Command_2[1] ; Check_Led[1]        ; CPU_WR       ; CPU_Set     ; -0.500       ; 2.291      ; 1.006      ;
; -0.793 ; CPU_Command_2[3] ; Check_Led[3]        ; CPU_WR       ; CPU_Set     ; -0.500       ; 2.270      ; 1.007      ;
; -0.790 ; CPU_Command_2[2] ; Check_Led[2]        ; CPU_WR       ; CPU_Set     ; -0.500       ; 2.270      ; 1.010      ;
; -0.774 ; CPU_Command_2[7] ; Check_Led[7]        ; CPU_WR       ; CPU_Set     ; -0.500       ; 2.290      ; 1.046      ;
; -0.769 ; CPU_Command_2[6] ; Check_Led[6]        ; CPU_WR       ; CPU_Set     ; -0.500       ; 2.153      ; 0.914      ;
; -0.762 ; CPU_Command_2[5] ; Check_Led[5]        ; CPU_WR       ; CPU_Set     ; -0.500       ; 2.290      ; 1.058      ;
; 0.222  ; Check_Led[2]     ; CPU_Read_1_t[2]     ; CPU_Set      ; CPU_Set     ; 0.000        ; 0.046      ; 0.268      ;
; 0.223  ; Check_Led[3]     ; CPU_Read_1_t[3]     ; CPU_Set      ; CPU_Set     ; 0.000        ; 0.046      ; 0.269      ;
; 0.332  ; Check_Led[4]     ; CPU_Read_1_t[4]     ; CPU_Set      ; CPU_Set     ; 0.000        ; -0.028     ; 0.304      ;
; 0.348  ; Check_Led[1]     ; CPU_Read_1_t[1]     ; CPU_Set      ; CPU_Set     ; 0.000        ; 0.088      ; 0.436      ;
; 0.419  ; Check_Led[5]     ; CPU_Read_1_t[5]     ; CPU_Set      ; CPU_Set     ; 0.000        ; 0.009      ; 0.428      ;
; 0.423  ; Check_Led[7]     ; CPU_Read_1_t[7]     ; CPU_Set      ; CPU_Set     ; 0.000        ; 0.007      ; 0.430      ;
; 0.539  ; Check_Led[6]     ; CPU_Read_1_t[6]     ; CPU_Set      ; CPU_Set     ; 0.000        ; 0.024      ; 0.563      ;
; 0.647  ; Check_Led[0]     ; CPU_Read_1_t[0]     ; CPU_Set      ; CPU_Set     ; 0.000        ; 0.005      ; 0.652      ;
; 2.636  ; CPU_Read_1_t[5]  ; CPU_Read_1[5]~latch ; CPU_Set      ; CPU_Set     ; -0.500       ; -1.993     ; 0.163      ;
; 2.638  ; CPU_Read_1_t[7]  ; CPU_Read_1[7]~latch ; CPU_Set      ; CPU_Set     ; -0.500       ; -1.990     ; 0.168      ;
; 2.643  ; CPU_Read_1_t[3]  ; CPU_Read_1[3]~latch ; CPU_Set      ; CPU_Set     ; -0.500       ; -2.000     ; 0.163      ;
; 2.644  ; CPU_Read_1_t[2]  ; CPU_Read_1[2]~latch ; CPU_Set      ; CPU_Set     ; -0.500       ; -2.000     ; 0.164      ;
; 2.646  ; CPU_Read_1_t[4]  ; CPU_Read_1[4]~latch ; CPU_Set      ; CPU_Set     ; -0.500       ; -1.998     ; 0.168      ;
; 2.707  ; CPU_Read_1_t[0]  ; CPU_Read_1[0]~latch ; CPU_Set      ; CPU_Set     ; -0.500       ; -2.068     ; 0.159      ;
; 2.707  ; CPU_Read_1_t[1]  ; CPU_Read_1[1]~latch ; CPU_Set      ; CPU_Set     ; -0.500       ; -2.058     ; 0.169      ;
; 2.711  ; CPU_Read_1_t[6]  ; CPU_Read_1[6]~latch ; CPU_Set      ; CPU_Set     ; -0.500       ; -2.063     ; 0.168      ;
+--------+------------------+---------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK48M'                                                                                                                                    ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -0.339 ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M      ; 0.000        ; 1.096      ; 0.976      ;
; -0.267 ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; CLK48M      ; 0.000        ; 1.096      ; 1.048      ;
; 0.193  ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[0]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.314      ;
; 0.292  ; LED_Check:U9|Low_Clk_Counter[16] ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.413      ;
; 0.292  ; LED_Check:U9|Low_Clk_Counter[10] ; LED_Check:U9|Low_Clk_Counter[10] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.413      ;
; 0.292  ; LED_Check:U9|Low_Clk_Counter[9]  ; LED_Check:U9|Low_Clk_Counter[9]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.413      ;
; 0.293  ; LED_Check:U9|Low_Clk_Counter[18] ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.414      ;
; 0.293  ; LED_Check:U9|Low_Clk_Counter[15] ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.414      ;
; 0.293  ; LED_Check:U9|Low_Clk_Counter[13] ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.414      ;
; 0.293  ; LED_Check:U9|Low_Clk_Counter[12] ; LED_Check:U9|Low_Clk_Counter[12] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.414      ;
; 0.293  ; LED_Check:U9|Low_Clk_Counter[8]  ; LED_Check:U9|Low_Clk_Counter[8]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.414      ;
; 0.293  ; LED_Check:U9|Low_Clk_Counter[7]  ; LED_Check:U9|Low_Clk_Counter[7]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.414      ;
; 0.293  ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[6]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.414      ;
; 0.293  ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[5]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.414      ;
; 0.293  ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[4]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.414      ;
; 0.293  ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[2]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.414      ;
; 0.294  ; LED_Check:U9|Low_Clk_Counter[17] ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.415      ;
; 0.294  ; LED_Check:U9|Low_Clk_Counter[14] ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.415      ;
; 0.294  ; LED_Check:U9|Low_Clk_Counter[11] ; LED_Check:U9|Low_Clk_Counter[11] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.415      ;
; 0.294  ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[3]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.415      ;
; 0.299  ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[1]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[1]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.420      ;
; 0.441  ; LED_Check:U9|Low_Clk_Counter[16] ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.562      ;
; 0.441  ; LED_Check:U9|Low_Clk_Counter[10] ; LED_Check:U9|Low_Clk_Counter[11] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.562      ;
; 0.442  ; LED_Check:U9|Low_Clk_Counter[8]  ; LED_Check:U9|Low_Clk_Counter[9]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.563      ;
; 0.442  ; LED_Check:U9|Low_Clk_Counter[12] ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.563      ;
; 0.442  ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[7]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.563      ;
; 0.442  ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[5]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.563      ;
; 0.442  ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[3]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.563      ;
; 0.443  ; LED_Check:U9|Low_Clk_Counter[14] ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.564      ;
; 0.450  ; LED_Check:U9|Low_Clk_Counter[9]  ; LED_Check:U9|Low_Clk_Counter[10] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.571      ;
; 0.451  ; LED_Check:U9|Low_Clk_Counter[15] ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.572      ;
; 0.451  ; LED_Check:U9|Low_Clk_Counter[7]  ; LED_Check:U9|Low_Clk_Counter[8]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.572      ;
; 0.451  ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[6]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.572      ;
; 0.451  ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[2]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.572      ;
; 0.451  ; LED_Check:U9|Low_Clk_Counter[13] ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.572      ;
; 0.452  ; LED_Check:U9|Low_Clk_Counter[17] ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.573      ;
; 0.452  ; LED_Check:U9|Low_Clk_Counter[11] ; LED_Check:U9|Low_Clk_Counter[12] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.573      ;
; 0.452  ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[4]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.573      ;
; 0.452  ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[2]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.573      ;
; 0.453  ; LED_Check:U9|Low_Clk_Counter[9]  ; LED_Check:U9|Low_Clk_Counter[11] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.574      ;
; 0.454  ; LED_Check:U9|Low_Clk_Counter[15] ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.575      ;
; 0.454  ; LED_Check:U9|Low_Clk_Counter[7]  ; LED_Check:U9|Low_Clk_Counter[9]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.575      ;
; 0.454  ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[7]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.575      ;
; 0.454  ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[3]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.575      ;
; 0.454  ; LED_Check:U9|Low_Clk_Counter[13] ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.575      ;
; 0.455  ; LED_Check:U9|Low_Clk_Counter[11] ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.576      ;
; 0.455  ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[5]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.576      ;
; 0.455  ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[3]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.576      ;
; 0.504  ; LED_Check:U9|Low_Clk_Counter[16] ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.625      ;
; 0.504  ; LED_Check:U9|Low_Clk_Counter[10] ; LED_Check:U9|Low_Clk_Counter[12] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.625      ;
; 0.505  ; LED_Check:U9|Low_Clk_Counter[8]  ; LED_Check:U9|Low_Clk_Counter[10] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.626      ;
; 0.505  ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[8]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.626      ;
; 0.505  ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[6]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.626      ;
; 0.505  ; LED_Check:U9|Low_Clk_Counter[12] ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.626      ;
; 0.505  ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[4]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.626      ;
; 0.506  ; LED_Check:U9|Low_Clk_Counter[14] ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.627      ;
; 0.507  ; LED_Check:U9|Low_Clk_Counter[10] ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.628      ;
; 0.508  ; LED_Check:U9|Low_Clk_Counter[8]  ; LED_Check:U9|Low_Clk_Counter[11] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.629      ;
; 0.508  ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[9]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.629      ;
; 0.508  ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[7]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.629      ;
; 0.508  ; LED_Check:U9|Low_Clk_Counter[12] ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.629      ;
; 0.508  ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[5]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.629      ;
; 0.509  ; LED_Check:U9|Low_Clk_Counter[14] ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.630      ;
; 0.516  ; LED_Check:U9|Low_Clk_Counter[9]  ; LED_Check:U9|Low_Clk_Counter[12] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.637      ;
; 0.517  ; LED_Check:U9|Low_Clk_Counter[15] ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.638      ;
; 0.517  ; LED_Check:U9|Low_Clk_Counter[7]  ; LED_Check:U9|Low_Clk_Counter[10] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.638      ;
; 0.517  ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[8]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.638      ;
; 0.517  ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[4]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.638      ;
; 0.517  ; LED_Check:U9|Low_Clk_Counter[13] ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.638      ;
; 0.518  ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[6]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.639      ;
; 0.518  ; LED_Check:U9|Low_Clk_Counter[11] ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.639      ;
; 0.518  ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[4]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.639      ;
; 0.519  ; LED_Check:U9|Low_Clk_Counter[9]  ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.640      ;
; 0.520  ; LED_Check:U9|Low_Clk_Counter[7]  ; LED_Check:U9|Low_Clk_Counter[11] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.641      ;
; 0.520  ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[9]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.641      ;
; 0.520  ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[5]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.641      ;
; 0.520  ; LED_Check:U9|Low_Clk_Counter[13] ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.641      ;
; 0.521  ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[7]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.642      ;
; 0.521  ; LED_Check:U9|Low_Clk_Counter[11] ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.642      ;
; 0.521  ; LED_Check:U9|Low_Clk_Counter[1]  ; LED_Check:U9|Low_Clk_Counter[5]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.642      ;
; 0.570  ; LED_Check:U9|Low_Clk_Counter[10] ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.691      ;
; 0.571  ; LED_Check:U9|Low_Clk_Counter[8]  ; LED_Check:U9|Low_Clk_Counter[12] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.692      ;
; 0.571  ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[10] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.692      ;
; 0.571  ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[8]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.692      ;
; 0.571  ; LED_Check:U9|Low_Clk_Counter[12] ; LED_Check:U9|Low_Clk_Counter[16] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.692      ;
; 0.571  ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[6]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.692      ;
; 0.572  ; LED_Check:U9|Low_Clk_Counter[14] ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.693      ;
; 0.573  ; LED_Check:U9|Low_Clk_Counter[10] ; LED_Check:U9|Low_Clk_Counter[15] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.694      ;
; 0.574  ; LED_Check:U9|Low_Clk_Counter[8]  ; LED_Check:U9|Low_Clk_Counter[13] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.695      ;
; 0.574  ; LED_Check:U9|Low_Clk_Counter[6]  ; LED_Check:U9|Low_Clk_Counter[11] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.695      ;
; 0.574  ; LED_Check:U9|Low_Clk_Counter[4]  ; LED_Check:U9|Low_Clk_Counter[9]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.695      ;
; 0.574  ; LED_Check:U9|Low_Clk_Counter[12] ; LED_Check:U9|Low_Clk_Counter[17] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.695      ;
; 0.574  ; LED_Check:U9|Low_Clk_Counter[2]  ; LED_Check:U9|Low_Clk_Counter[7]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.695      ;
; 0.582  ; LED_Check:U9|Low_Clk_Counter[9]  ; LED_Check:U9|Low_Clk_Counter[14] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.703      ;
; 0.583  ; LED_Check:U9|Low_Clk_Counter[7]  ; LED_Check:U9|Low_Clk_Counter[12] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.704      ;
; 0.583  ; LED_Check:U9|Low_Clk_Counter[5]  ; LED_Check:U9|Low_Clk_Counter[10] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.704      ;
; 0.583  ; LED_Check:U9|Low_Clk_Counter[0]  ; LED_Check:U9|Low_Clk_Counter[6]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.704      ;
; 0.583  ; LED_Check:U9|Low_Clk_Counter[13] ; LED_Check:U9|Low_Clk_Counter[18] ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.704      ;
; 0.584  ; LED_Check:U9|Low_Clk_Counter[3]  ; LED_Check:U9|Low_Clk_Counter[8]  ; CLK48M                           ; CLK48M      ; 0.000        ; 0.037      ; 0.705      ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CPU_RD'                                                                                         ;
+-------+---------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node           ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.116 ; CPU_Read_1[5]~latch ; CPU_Read_1[5]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; 0.022      ; 0.252      ;
; 0.129 ; CPU_Read_1[7]~latch ; CPU_Read_1[7]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; 0.023      ; 0.266      ;
; 0.180 ; CPU_Read_1[0]~latch ; CPU_Read_1[0]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; 0.046      ; 0.340      ;
; 0.188 ; CPU_Read_1[6]~latch ; CPU_Read_1[6]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; 0.040      ; 0.342      ;
; 0.236 ; CPU_Read_1[2]~latch ; CPU_Read_1[2]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; -0.084     ; 0.266      ;
; 0.237 ; CPU_Read_1[1]~latch ; CPU_Read_1[1]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; -0.085     ; 0.266      ;
; 0.238 ; CPU_Read_1[3]~latch ; CPU_Read_1[3]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; -0.084     ; 0.268      ;
; 0.239 ; CPU_Read_1[4]~latch ; CPU_Read_1[4]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; -0.085     ; 0.268      ;
+-------+---------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U0|U0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.156 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[4]                              ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.486      ;
; 0.164 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~portb_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.451      ;
; 0.166 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[2]                              ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.496      ;
; 0.166 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[5]                              ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.496      ;
; 0.170 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[3]                              ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.492      ;
; 0.171 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[0]                              ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.501      ;
; 0.176 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[3]                              ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.506      ;
; 0.176 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~portb_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.464      ;
; 0.179 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[3]                              ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.502      ;
; 0.186 ; SDRAM_Controller:U3|refreshsdram                                                                                         ; SDRAM_Controller:U3|refreshsdram                                                                                                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_Controller:U3|present_state.PRECHARGE_TRP                                                                          ; SDRAM_Controller:U3|present_state.PRECHARGE_TRP                                                                                             ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_Controller:U3|init_precharge                                                                                       ; SDRAM_Controller:U3|init_precharge                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_Controller:U3|count_trp[0]                                                                                         ; SDRAM_Controller:U3|count_trp[0]                                                                                                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_Controller:U3|count_trp[1]                                                                                         ; SDRAM_Controller:U3|count_trp[1]                                                                                                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_Controller:U3|autorefresh_en                                                                                       ; SDRAM_Controller:U3|autorefresh_en                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_Controller:U3|present_state.AUTOREFRESH_TRC                                                                        ; SDRAM_Controller:U3|present_state.AUTOREFRESH_TRC                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_Controller:U3|count_tmrd[1]                                                                                        ; SDRAM_Controller:U3|count_tmrd[1]                                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4  ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7  ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Controller:U2|wr_t[2]                                                                                                    ; Controller:U2|wr_t[2]                                                                                                                       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Controller:U2|wr_t[1]                                                                                                    ; Controller:U2|wr_t[1]                                                                                                                       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0  ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1  ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2  ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3  ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5  ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6  ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8  ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Controller:U2|present_state.S2                                                                                           ; Controller:U2|present_state.S2                                                                                                              ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Controller:U2|present_state.S3                                                                                           ; Controller:U2|present_state.S3                                                                                                              ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Controller:U2|present_state.S0                                                                                           ; Controller:U2|present_state.S0                                                                                                              ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Controller:U2|present_state.S1                                                                                           ; Controller:U2|present_state.S1                                                                                                              ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Controller:U2|present_state.S5                                                                                           ; Controller:U2|present_state.S5                                                                                                              ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_Controller:U4|present_state.INIT                                                                                   ; SDRAM_Controller:U4|present_state.INIT                                                                                                      ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_Controller:U4|present_state.PRECHARGE_TRP                                                                          ; SDRAM_Controller:U4|present_state.PRECHARGE_TRP                                                                                             ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_Controller:U4|bank[1]                                                                                              ; SDRAM_Controller:U4|bank[1]                                                                                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_Controller:U4|bank[0]                                                                                              ; SDRAM_Controller:U4|bank[0]                                                                                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_Controller:U4|init_precharge                                                                                       ; SDRAM_Controller:U4|init_precharge                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_Controller:U4|autorefresh_en                                                                                       ; SDRAM_Controller:U4|autorefresh_en                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_Controller:U4|present_state.ACTIVEROW_TRCD                                                                         ; SDRAM_Controller:U4|present_state.ACTIVEROW_TRCD                                                                                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_Controller:U4|present_state.AUTOREFRESH_TRC                                                                        ; SDRAM_Controller:U4|present_state.AUTOREFRESH_TRC                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_Controller:U4|count_trc_init                                                                                       ; SDRAM_Controller:U4|count_trc_init                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_Controller:U4|count_tmrd[0]                                                                                        ; SDRAM_Controller:U4|count_tmrd[0]                                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_Controller:U4|present_state.LOADMODE_TRMD                                                                          ; SDRAM_Controller:U4|present_state.LOADMODE_TRMD                                                                                             ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_Controller:U4|count_tmrd[1]                                                                                        ; SDRAM_Controller:U4|count_tmrd[1]                                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_Controller:U4|count_trc[1]                                                                                         ; SDRAM_Controller:U4|count_trc[1]                                                                                                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_Controller:U4|count_trc[0]                                                                                         ; SDRAM_Controller:U4|count_trc[0]                                                                                                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_Controller:U4|count_twr[1]                                                                                         ; SDRAM_Controller:U4|count_twr[1]                                                                                                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_Controller:U4|count_twr[0]                                                                                         ; SDRAM_Controller:U4|count_twr[0]                                                                                                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_Controller:U4|A[9]                                                                                                 ; SDRAM_Controller:U4|A[9]                                                                                                                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; SDRAM_Controller:U3|present_state.INIT                                                                                   ; SDRAM_Controller:U3|present_state.INIT                                                                                                      ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Controller:U3|present_state.WRITEDATA                                                                              ; SDRAM_Controller:U3|present_state.WRITEDATA                                                                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Controller:U3|present_state.READDATA                                                                               ; SDRAM_Controller:U3|present_state.READDATA                                                                                                  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Controller:U3|present_state.COMMANDDONE                                                                            ; SDRAM_Controller:U3|present_state.COMMANDDONE                                                                                               ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Controller:U3|bank[0]                                                                                              ; SDRAM_Controller:U3|bank[0]                                                                                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Controller:U3|bank[1]                                                                                              ; SDRAM_Controller:U3|bank[1]                                                                                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Controller:U3|count_done[1]                                                                                        ; SDRAM_Controller:U3|count_done[1]                                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Controller:U3|count_done[0]                                                                                        ; SDRAM_Controller:U3|count_done[0]                                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Controller:U3|present_state.ACTIVEROW_TRCD                                                                         ; SDRAM_Controller:U3|present_state.ACTIVEROW_TRCD                                                                                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Controller:U3|count_trc[0]                                                                                         ; SDRAM_Controller:U3|count_trc[0]                                                                                                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Controller:U3|count_trc[1]                                                                                         ; SDRAM_Controller:U3|count_trc[1]                                                                                                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Controller:U3|count_trc_init                                                                                       ; SDRAM_Controller:U3|count_trc_init                                                                                                          ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Controller:U3|count_tmrd[0]                                                                                        ; SDRAM_Controller:U3|count_tmrd[0]                                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Controller:U3|present_state.LOADMODE_TRMD                                                                          ; SDRAM_Controller:U3|present_state.LOADMODE_TRMD                                                                                             ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Controller:U3|count_twr[0]                                                                                         ; SDRAM_Controller:U3|count_twr[0]                                                                                                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Controller:U3|count_twr[1]                                                                                         ; SDRAM_Controller:U3|count_twr[1]                                                                                                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Controller:U3|readcamerafifo_t                                                                                     ; SDRAM_Controller:U3|readcamerafifo_t                                                                                                        ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Controller:U3|RASn                                                                                                 ; SDRAM_Controller:U3|RASn                                                                                                                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Controller:U3|CASn                                                                                                 ; SDRAM_Controller:U3|CASn                                                                                                                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Controller:U3|WEn                                                                                                  ; SDRAM_Controller:U3|WEn                                                                                                                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Controller:U3|A[9]                                                                                                 ; SDRAM_Controller:U3|A[9]                                                                                                                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Controller:U3|A[10]                                                                                                ; SDRAM_Controller:U3|A[10]                                                                                                                   ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9  ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Controller:U3|Empty                                                                                                ; SDRAM_Controller:U3|Empty                                                                                                                   ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Controller:U4|Full                                                                                                 ; SDRAM_Controller:U4|Full                                                                                                                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Controller:U4|Empty                                                                                                ; SDRAM_Controller:U4|Empty                                                                                                                   ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Controller:U3|Full                                                                                                 ; SDRAM_Controller:U3|Full                                                                                                                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Controller:U4|refreshsdram                                                                                         ; SDRAM_Controller:U4|refreshsdram                                                                                                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Controller:U4|present_state.READDATA                                                                               ; SDRAM_Controller:U4|present_state.READDATA                                                                                                  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Controller:U4|present_state.COMMANDDONE                                                                            ; SDRAM_Controller:U4|present_state.COMMANDDONE                                                                                               ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Controller:U4|count_trp[1]                                                                                         ; SDRAM_Controller:U4|count_trp[1]                                                                                                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Controller:U4|count_trp[0]                                                                                         ; SDRAM_Controller:U4|count_trp[0]                                                                                                            ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Controller:U4|count_done[1]                                                                                        ; SDRAM_Controller:U4|count_done[1]                                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Controller:U4|count_done[0]                                                                                        ; SDRAM_Controller:U4|count_done[0]                                                                                                           ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Controller:U4|readcamerafifo_t                                                                                     ; SDRAM_Controller:U4|readcamerafifo_t                                                                                                        ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Controller:U4|RASn                                                                                                 ; SDRAM_Controller:U4|RASn                                                                                                                    ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U0|U0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.166 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.489      ;
; 0.168 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[0]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.490      ;
; 0.173 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[0]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.494      ;
; 0.174 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[2]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.496      ;
; 0.175 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[5]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.497      ;
; 0.176 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[1]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.497      ;
; 0.177 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[4]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.498      ;
; 0.183 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[1]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.506      ;
; 0.184 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[3]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.506      ;
; 0.185 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[4]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.508      ;
; 0.192 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[1]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.514      ;
; 0.193 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[2]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.516      ;
; 0.195 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1]  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[0]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.317      ;
; 0.198 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1]  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[1]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.320      ;
; 0.199 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[0]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.522      ;
; 0.204 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[8]                                         ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.326      ;
; 0.205 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5]  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[4]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.328      ;
; 0.205 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[11]                                                  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[11]                                        ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.327      ;
; 0.206 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[1]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.529      ;
; 0.206 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[7]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.530      ;
; 0.207 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[10]                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.329      ;
; 0.210 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]               ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.332      ;
; 0.212 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.334      ;
; 0.215 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[7]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[7]                                         ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.337      ;
; 0.216 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[0]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.338      ;
; 0.216 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.338      ;
; 0.217 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[2]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.540      ;
; 0.218 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[2]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[2]                                         ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.340      ;
; 0.218 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]               ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.340      ;
; 0.250 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                        ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.372      ;
; 0.259 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7]  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[7]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.381      ;
; 0.265 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.387      ;
; 0.265 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[6]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.589      ;
; 0.267 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3]  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[2]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]               ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.390      ;
; 0.269 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[1]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.391      ;
; 0.275 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]               ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.397      ;
; 0.278 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[3]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[3]                                         ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.400      ;
; 0.279 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[6]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[6]                                         ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.401      ;
; 0.283 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[11]                                                ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.405      ;
; 0.283 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[4]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.405      ;
; 0.284 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[9]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.407      ;
; 0.284 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[7]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.406      ;
; 0.284 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.407      ;
; 0.284 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                    ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.407      ;
; 0.284 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.407      ;
; 0.285 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[6]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.407      ;
; 0.289 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[3]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.411      ;
; 0.291 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.414      ;
; 0.292 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[2]                                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.415      ;
; 0.293 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.416      ;
; 0.294 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[4]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[4]                                         ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0]  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[0]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.417      ;
; 0.296 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.417      ;
; 0.305 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4]  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[4]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.428      ;
; 0.311 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]               ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.433      ;
; 0.313 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.435      ;
; 0.313 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]               ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.435      ;
; 0.317 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[3]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.640      ;
; 0.320 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.442      ;
; 0.323 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.445      ;
; 0.324 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[2]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.645      ;
; 0.325 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.648      ;
; 0.326 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[5]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.649      ;
; 0.329 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[5]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.650      ;
; 0.330 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[9]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.651      ;
; 0.333 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[3]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.656      ;
; 0.334 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[7]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.657      ;
; 0.341 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[3]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.662      ;
; 0.346 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[0]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.669      ;
; 0.346 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.468      ;
; 0.350 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[5]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.673      ;
; 0.352 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[4]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_address_reg0  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.675      ;
; 0.352 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[4]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_address_reg0 ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.675      ;
; 0.365 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9]  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[9]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.489      ;
; 0.371 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]               ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.493      ;
; 0.372 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                        ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.492      ;
; 0.380 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10] ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[10]                             ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.504      ;
; 0.383 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10] ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[9]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.507      ;
; 0.396 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.518      ;
; 0.397 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.521      ;
; 0.399 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                     ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.520      ;
; 0.399 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]               ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.522      ;
; 0.401 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[4]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[2]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.521      ;
; 0.404 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[4]                                                   ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[4]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.524      ;
; 0.408 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|rdptr_g[11]                                                  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.118      ; 0.630      ;
; 0.415 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6]  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[5]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.537      ;
; 0.425 ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[8]  ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[8]                              ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.547      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'LED_Check:U9|Low_Clk_Counter[19]'                                                                                                                        ;
+-------+-------------------------------+-------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.179 ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; LED_Check:U9|Check_t          ; LED_Check:U9|Check_t          ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.037      ; 0.307      ;
; 0.217 ; LED_Check:U9|Check_t          ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.037      ; 0.338      ;
; 0.264 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.220      ; 0.568      ;
; 0.269 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.247      ; 0.600      ;
; 0.277 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.220      ; 0.581      ;
; 0.291 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.044      ; 0.419      ;
; 0.291 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.044      ; 0.419      ;
; 0.293 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.044      ; 0.421      ;
; 0.298 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.044      ; 0.427      ;
; 0.304 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.044      ; 0.432      ;
; 0.327 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.220      ; 0.631      ;
; 0.330 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.220      ; 0.634      ;
; 0.340 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.220      ; 0.644      ;
; 0.343 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.220      ; 0.647      ;
; 0.371 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.247      ; 0.702      ;
; 0.404 ; LED_Check:U9|Check_t          ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.247      ; 0.735      ;
; 0.441 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.044      ; 0.569      ;
; 0.450 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.044      ; 0.578      ;
; 0.451 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.220      ; 0.755      ;
; 0.451 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.044      ; 0.579      ;
; 0.453 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.044      ; 0.581      ;
; 0.457 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.037      ; 0.578      ;
; 0.500 ; LED_Check:U9|Check_t          ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.220      ; 0.804      ;
; 0.501 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.220      ; 0.805      ;
; 0.505 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.044      ; 0.633      ;
; 0.516 ; LED_Check:U9|Check_t          ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.220      ; 0.820      ;
; 0.520 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.044      ; 0.648      ;
; 0.568 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.044      ; 0.696      ;
; 0.571 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.044      ; 0.699      ;
; 0.576 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.037      ; 0.697      ;
; 0.583 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.044      ; 0.711      ;
; 0.586 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.044      ; 0.714      ;
; 0.589 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.037      ; 0.710      ;
; 0.591 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.037      ; 0.712      ;
; 0.596 ; LED_Check:U9|Check_t          ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.220      ; 0.900      ;
; 0.598 ; LED_Check:U9|Check_t          ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.220      ; 0.902      ;
; 0.618 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.220      ; 0.922      ;
; 0.619 ; LED_Check:U9|Check_t          ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.220      ; 0.923      ;
; 0.622 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.139     ; 0.567      ;
; 0.625 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_t          ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.037      ; 0.746      ;
; 0.637 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.139     ; 0.582      ;
; 0.638 ; LED_Check:U9|Check_t          ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.037      ; 0.759      ;
; 0.641 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.139     ; 0.586      ;
; 0.645 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.037      ; 0.766      ;
; 0.652 ; LED_Check:U9|Check_t          ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.037      ; 0.773      ;
; 0.656 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.037      ; 0.777      ;
; 0.661 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_t          ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.139     ; 0.606      ;
; 0.664 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.247      ; 0.995      ;
; 0.669 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.247      ; 1.000      ;
; 0.672 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.220      ; 0.976      ;
; 0.679 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.220      ; 0.983      ;
; 0.685 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.139     ; 0.630      ;
; 0.687 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.139     ; 0.632      ;
; 0.697 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.247      ; 1.028      ;
; 0.697 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.071      ; 0.852      ;
; 0.698 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.220      ; 1.002      ;
; 0.699 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.139     ; 0.644      ;
; 0.700 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.139     ; 0.645      ;
; 0.715 ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.017      ; 0.816      ;
; 0.718 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.220      ; 1.022      ;
; 0.721 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.220      ; 1.025      ;
; 0.722 ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.017      ; 0.823      ;
; 0.723 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.071      ; 0.878      ;
; 0.730 ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.017      ; 0.831      ;
; 0.731 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.220      ; 1.035      ;
; 0.731 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.220      ; 1.035      ;
; 0.731 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.220      ; 1.035      ;
; 0.731 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.220      ; 1.035      ;
; 0.731 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.220      ; 1.035      ;
; 0.741 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.037      ; 0.862      ;
; 0.745 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.071      ; 0.900      ;
; 0.747 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.037      ; 0.868      ;
; 0.747 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_t          ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.037      ; 0.868      ;
; 0.747 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_t          ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.037      ; 0.868      ;
; 0.752 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.037      ; 0.873      ;
; 0.758 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.044      ; 0.886      ;
; 0.758 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.044      ; 0.886      ;
; 0.767 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.139     ; 0.712      ;
; 0.770 ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.220      ; 1.074      ;
; 0.771 ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.037      ; 0.892      ;
; 0.776 ; LED_Check:U9|Check_Counter[3] ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.037      ; 0.897      ;
; 0.780 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.139     ; 0.725      ;
; 0.781 ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.037      ; 0.902      ;
; 0.782 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_t          ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.139     ; 0.727      ;
; 0.791 ; LED_Check:U9|Check_Counter[6] ; LED_Check:U9|Check_t          ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.139     ; 0.736      ;
; 0.797 ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.139     ; 0.742      ;
; 0.800 ; LED_Check:U9|Check_Counter[5] ; LED_Check:U9|Check_t          ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.139     ; 0.745      ;
; 0.802 ; LED_Check:U9|Check_t          ; LED_Check:U9|Check_Counter[2] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.037      ; 0.923      ;
; 0.804 ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.220      ; 1.108      ;
; 0.809 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Index[1]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.139     ; 0.754      ;
; 0.817 ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Check_Counter[7] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.139     ; 0.762      ;
; 0.818 ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Check_Counter[4] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.017      ; 0.919      ;
; 0.820 ; LED_Check:U9|Check_Index[2]   ; LED_Check:U9|Check_Counter[1] ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; 0.017      ; 0.921      ;
; 0.828 ; LED_Check:U9|Check_Counter[0] ; LED_Check:U9|Check_Index[0]   ; LED_Check:U9|Low_Clk_Counter[19] ; LED_Check:U9|Low_Clk_Counter[19] ; 0.000        ; -0.139     ; 0.773      ;
+-------+-------------------------------+-------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CPU_WR'                                                                               ;
+-------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; 0.217 ; CPU_Command_1[6] ; CPU_Command_2[6] ; CPU_WR       ; CPU_WR      ; 0.000        ; 0.024      ; 0.325      ;
; 0.282 ; CPU_Command_1[7] ; CPU_Command_2[7] ; CPU_WR       ; CPU_WR      ; 0.000        ; 0.023      ; 0.389      ;
; 0.286 ; CPU_Command_1[0] ; CPU_Command_2[0] ; CPU_WR       ; CPU_WR      ; 0.000        ; 0.023      ; 0.393      ;
; 0.287 ; CPU_Command_1[2] ; CPU_Command_2[2] ; CPU_WR       ; CPU_WR      ; 0.000        ; 0.023      ; 0.394      ;
; 0.291 ; CPU_Command_1[3] ; CPU_Command_2[3] ; CPU_WR       ; CPU_WR      ; 0.000        ; 0.023      ; 0.398      ;
; 0.291 ; CPU_Command_1[5] ; CPU_Command_2[5] ; CPU_WR       ; CPU_WR      ; 0.000        ; 0.023      ; 0.398      ;
; 0.299 ; CPU_Command_1[1] ; CPU_Command_2[1] ; CPU_WR       ; CPU_WR      ; 0.000        ; 0.023      ; 0.406      ;
; 0.360 ; CPU_Command_1[4] ; CPU_Command_2[4] ; CPU_WR       ; CPU_WR      ; 0.000        ; 0.023      ; 0.467      ;
+-------+------------------+------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CPU_RD'                                                                            ;
+--------+-----------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------+--------------+-------------+--------------+------------+------------+
; -0.620 ; CPU_Set   ; CPU_Read_1[1]~_emulated ; CPU_Set      ; CPU_RD      ; 0.500        ; 0.904      ; 2.001      ;
; -0.620 ; CPU_Set   ; CPU_Read_1[2]~_emulated ; CPU_Set      ; CPU_RD      ; 0.500        ; 0.904      ; 2.001      ;
; -0.620 ; CPU_Set   ; CPU_Read_1[3]~_emulated ; CPU_Set      ; CPU_RD      ; 0.500        ; 0.904      ; 2.001      ;
; -0.620 ; CPU_Set   ; CPU_Read_1[4]~_emulated ; CPU_Set      ; CPU_RD      ; 0.500        ; 0.904      ; 2.001      ;
; -0.520 ; CPU_Set   ; CPU_Read_1[5]~_emulated ; CPU_Set      ; CPU_RD      ; 0.500        ; 0.997      ; 1.994      ;
; -0.520 ; CPU_Set   ; CPU_Read_1[7]~_emulated ; CPU_Set      ; CPU_RD      ; 0.500        ; 0.997      ; 1.994      ;
; -0.484 ; CPU_Set   ; CPU_Read_1[0]~_emulated ; CPU_Set      ; CPU_RD      ; 0.500        ; 0.952      ; 1.913      ;
; -0.484 ; CPU_Set   ; CPU_Read_1[6]~_emulated ; CPU_Set      ; CPU_RD      ; 0.500        ; 0.952      ; 1.913      ;
; 0.548  ; CPU_Set   ; CPU_Read_1[1]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; 0.904      ; 1.333      ;
; 0.548  ; CPU_Set   ; CPU_Read_1[2]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; 0.904      ; 1.333      ;
; 0.548  ; CPU_Set   ; CPU_Read_1[3]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; 0.904      ; 1.333      ;
; 0.548  ; CPU_Set   ; CPU_Read_1[4]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; 0.904      ; 1.333      ;
; 0.653  ; CPU_Set   ; CPU_Read_1[5]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; 0.997      ; 1.321      ;
; 0.653  ; CPU_Set   ; CPU_Read_1[7]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; 0.997      ; 1.321      ;
; 0.681  ; CPU_Set   ; CPU_Read_1[0]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; 0.952      ; 1.248      ;
; 0.681  ; CPU_Set   ; CPU_Read_1[6]~_emulated ; CPU_Set      ; CPU_RD      ; 1.000        ; 0.952      ; 1.248      ;
+--------+-----------+-------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CPU_RD'                                                                            ;
+-------+-----------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------+--------------+-------------+--------------+------------+------------+
; 0.059 ; CPU_Set   ; CPU_Read_1[0]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; 0.998      ; 1.171      ;
; 0.059 ; CPU_Set   ; CPU_Read_1[6]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; 0.998      ; 1.171      ;
; 0.083 ; CPU_Set   ; CPU_Read_1[5]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; 1.044      ; 1.241      ;
; 0.083 ; CPU_Set   ; CPU_Read_1[7]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; 1.044      ; 1.241      ;
; 0.192 ; CPU_Set   ; CPU_Read_1[1]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; 0.947      ; 1.253      ;
; 0.192 ; CPU_Set   ; CPU_Read_1[2]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; 0.947      ; 1.253      ;
; 0.192 ; CPU_Set   ; CPU_Read_1[3]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; 0.947      ; 1.253      ;
; 0.192 ; CPU_Set   ; CPU_Read_1[4]~_emulated ; CPU_Set      ; CPU_RD      ; 0.000        ; 0.947      ; 1.253      ;
; 1.225 ; CPU_Set   ; CPU_Read_1[0]~_emulated ; CPU_Set      ; CPU_RD      ; -0.500       ; 0.998      ; 1.837      ;
; 1.225 ; CPU_Set   ; CPU_Read_1[6]~_emulated ; CPU_Set      ; CPU_RD      ; -0.500       ; 0.998      ; 1.837      ;
; 1.256 ; CPU_Set   ; CPU_Read_1[5]~_emulated ; CPU_Set      ; CPU_RD      ; -0.500       ; 1.044      ; 1.914      ;
; 1.256 ; CPU_Set   ; CPU_Read_1[7]~_emulated ; CPU_Set      ; CPU_RD      ; -0.500       ; 1.044      ; 1.914      ;
; 1.360 ; CPU_Set   ; CPU_Read_1[1]~_emulated ; CPU_Set      ; CPU_RD      ; -0.500       ; 0.947      ; 1.921      ;
; 1.360 ; CPU_Set   ; CPU_Read_1[2]~_emulated ; CPU_Set      ; CPU_RD      ; -0.500       ; 0.947      ; 1.921      ;
; 1.360 ; CPU_Set   ; CPU_Read_1[3]~_emulated ; CPU_Set      ; CPU_RD      ; -0.500       ; 0.947      ; 1.921      ;
; 1.360 ; CPU_Set   ; CPU_Read_1[4]~_emulated ; CPU_Set      ; CPU_RD      ; -0.500       ; 0.947      ; 1.921      ;
+-------+-----------+-------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CPU_WR'                                                     ;
+--------+--------------+----------------+------------------+--------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+--------+------------+----------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CPU_WR ; Rise       ; CPU_WR               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_1[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_1[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_1[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_1[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_1[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_1[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_1[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_1[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_2[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_2[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_2[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_2[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_2[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_2[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_2[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CPU_WR ; Rise       ; CPU_Command_2[7]     ;
; -0.290 ; -0.106       ; 0.184          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[6]     ;
; -0.290 ; -0.106       ; 0.184          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[6]     ;
; -0.271 ; -0.087       ; 0.184          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[0]     ;
; -0.271 ; -0.087       ; 0.184          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[1]     ;
; -0.271 ; -0.087       ; 0.184          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[2]     ;
; -0.271 ; -0.087       ; 0.184          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[3]     ;
; -0.271 ; -0.087       ; 0.184          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[4]     ;
; -0.271 ; -0.087       ; 0.184          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[5]     ;
; -0.271 ; -0.087       ; 0.184          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[7]     ;
; -0.271 ; -0.087       ; 0.184          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[0]     ;
; -0.271 ; -0.087       ; 0.184          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[1]     ;
; -0.271 ; -0.087       ; 0.184          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[2]     ;
; -0.271 ; -0.087       ; 0.184          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[3]     ;
; -0.271 ; -0.087       ; 0.184          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[4]     ;
; -0.271 ; -0.087       ; 0.184          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[5]     ;
; -0.271 ; -0.087       ; 0.184          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[7]     ;
; -0.110 ; -0.110       ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[6]|clk ;
; -0.110 ; -0.110       ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[6]|clk ;
; -0.092 ; -0.092       ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[0]|clk ;
; -0.092 ; -0.092       ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[1]|clk ;
; -0.092 ; -0.092       ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[2]|clk ;
; -0.092 ; -0.092       ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[3]|clk ;
; -0.092 ; -0.092       ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[4]|clk ;
; -0.092 ; -0.092       ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[5]|clk ;
; -0.092 ; -0.092       ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_1[7]|clk ;
; -0.092 ; -0.092       ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[0]|clk ;
; -0.092 ; -0.092       ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[1]|clk ;
; -0.092 ; -0.092       ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[2]|clk ;
; -0.092 ; -0.092       ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[3]|clk ;
; -0.092 ; -0.092       ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[4]|clk ;
; -0.092 ; -0.092       ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[5]|clk ;
; -0.092 ; -0.092       ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_Command_2[7]|clk ;
; -0.052 ; -0.052       ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_WR~input|o       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_WR~input|i       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_WR ; Rise       ; CPU_WR~input|i       ;
; 0.870  ; 1.086        ; 0.216          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[0]     ;
; 0.870  ; 1.086        ; 0.216          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[1]     ;
; 0.870  ; 1.086        ; 0.216          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[2]     ;
; 0.870  ; 1.086        ; 0.216          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[3]     ;
; 0.870  ; 1.086        ; 0.216          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[4]     ;
; 0.870  ; 1.086        ; 0.216          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[5]     ;
; 0.870  ; 1.086        ; 0.216          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[7]     ;
; 0.870  ; 1.086        ; 0.216          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[0]     ;
; 0.870  ; 1.086        ; 0.216          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[1]     ;
; 0.870  ; 1.086        ; 0.216          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[2]     ;
; 0.870  ; 1.086        ; 0.216          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[3]     ;
; 0.870  ; 1.086        ; 0.216          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[4]     ;
; 0.870  ; 1.086        ; 0.216          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[5]     ;
; 0.870  ; 1.086        ; 0.216          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[7]     ;
; 0.887  ; 1.103        ; 0.216          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[6]     ;
; 0.887  ; 1.103        ; 0.216          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[6]     ;
; 1.052  ; 1.052        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_WR~input|o       ;
; 1.091  ; 1.091        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[0]|clk ;
; 1.091  ; 1.091        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[1]|clk ;
; 1.091  ; 1.091        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[2]|clk ;
; 1.091  ; 1.091        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[3]|clk ;
; 1.091  ; 1.091        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[4]|clk ;
; 1.091  ; 1.091        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[5]|clk ;
; 1.091  ; 1.091        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[7]|clk ;
; 1.091  ; 1.091        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[0]|clk ;
; 1.091  ; 1.091        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[1]|clk ;
; 1.091  ; 1.091        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[2]|clk ;
; 1.091  ; 1.091        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[3]|clk ;
; 1.091  ; 1.091        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[4]|clk ;
; 1.091  ; 1.091        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[5]|clk ;
; 1.091  ; 1.091        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[7]|clk ;
; 1.109  ; 1.109        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_1[6]|clk ;
; 1.109  ; 1.109        ; 0.000          ; High Pulse Width ; CPU_WR ; Rise       ; CPU_Command_2[6]|clk ;
+--------+--------------+----------------+------------------+--------+------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CPU_Set'                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CPU_Set ; Rise       ; CPU_Set                           ;
; -0.262 ; -0.262       ; 0.000          ; High Pulse Width ; CPU_Set ; Fall       ; Check_Led[4]                      ;
; -0.260 ; -0.260       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; Check_Led[0]|datad                ;
; -0.260 ; -0.260       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; Check_Led[1]|datad                ;
; -0.260 ; -0.260       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; Check_Led[5]|datad                ;
; -0.260 ; -0.260       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; Check_Led[7]|datad                ;
; -0.259 ; -0.259       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; Check_Led[4]|datac                ;
; -0.258 ; -0.258       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; Check_Led[2]|datad                ;
; -0.258 ; -0.258       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; Check_Led[3]|datad                ;
; -0.258 ; -0.258       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; Check_Led[6]|datad                ;
; -0.255 ; -0.255       ; 0.000          ; High Pulse Width ; CPU_Set ; Fall       ; Check_Led[0]                      ;
; -0.255 ; -0.255       ; 0.000          ; High Pulse Width ; CPU_Set ; Fall       ; Check_Led[1]                      ;
; -0.255 ; -0.255       ; 0.000          ; High Pulse Width ; CPU_Set ; Fall       ; Check_Led[5]                      ;
; -0.255 ; -0.255       ; 0.000          ; High Pulse Width ; CPU_Set ; Fall       ; Check_Led[7]                      ;
; -0.253 ; -0.253       ; 0.000          ; High Pulse Width ; CPU_Set ; Fall       ; Check_Led[2]                      ;
; -0.253 ; -0.253       ; 0.000          ; High Pulse Width ; CPU_Set ; Fall       ; Check_Led[3]                      ;
; -0.253 ; -0.253       ; 0.000          ; High Pulse Width ; CPU_Set ; Fall       ; Check_Led[6]                      ;
; -0.250 ; -0.250       ; 0.000          ; High Pulse Width ; CPU_Set ; Fall       ; CPU_Read_1_t[1]                   ;
; -0.247 ; -0.247       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[1]|datac             ;
; -0.247 ; -0.247       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[3]|datad             ;
; -0.246 ; -0.246       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[2]|datad             ;
; -0.246 ; -0.246       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[4]|datad             ;
; -0.245 ; -0.245       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[0]|datad             ;
; -0.245 ; -0.245       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[7]|datad             ;
; -0.244 ; -0.244       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[5]|datad             ;
; -0.244 ; -0.244       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[6]|datad             ;
; -0.242 ; -0.242       ; 0.000          ; High Pulse Width ; CPU_Set ; Fall       ; CPU_Read_1_t[3]                   ;
; -0.241 ; -0.241       ; 0.000          ; High Pulse Width ; CPU_Set ; Fall       ; CPU_Read_1_t[2]                   ;
; -0.241 ; -0.241       ; 0.000          ; High Pulse Width ; CPU_Set ; Fall       ; CPU_Read_1_t[4]                   ;
; -0.240 ; -0.240       ; 0.000          ; High Pulse Width ; CPU_Set ; Fall       ; CPU_Read_1_t[0]                   ;
; -0.240 ; -0.240       ; 0.000          ; High Pulse Width ; CPU_Set ; Fall       ; CPU_Read_1_t[7]                   ;
; -0.239 ; -0.239       ; 0.000          ; High Pulse Width ; CPU_Set ; Fall       ; CPU_Read_1_t[5]                   ;
; -0.239 ; -0.239       ; 0.000          ; High Pulse Width ; CPU_Set ; Fall       ; CPU_Read_1_t[6]                   ;
; -0.214 ; -0.214       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; Check_Led[7]~1clkctrl|inclk[0]    ;
; -0.214 ; -0.214       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; Check_Led[7]~1clkctrl|outclk      ;
; -0.202 ; -0.202       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[7]~1clkctrl|inclk[0] ;
; -0.202 ; -0.202       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[7]~1clkctrl|outclk   ;
; -0.184 ; -0.184       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[5]~latch               ;
; -0.183 ; -0.183       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[7]~latch               ;
; -0.182 ; -0.182       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; Check_Led[7]~1|datad              ;
; -0.181 ; -0.181       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[7]~1|datad           ;
; -0.178 ; -0.178       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[2]~latch               ;
; -0.178 ; -0.178       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[3]~latch               ;
; -0.177 ; -0.177       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[1]~latch               ;
; -0.177 ; -0.177       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[4]~latch               ;
; -0.177 ; -0.177       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; Check_Led[7]~1|combout            ;
; -0.176 ; -0.176       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[7]~1|combout         ;
; -0.173 ; -0.173       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[5]~latch|dataa         ;
; -0.172 ; -0.172       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[7]~latch|dataa         ;
; -0.167 ; -0.167       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[2]~latch|dataa         ;
; -0.167 ; -0.167       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[3]~latch|dataa         ;
; -0.166 ; -0.166       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[1]~latch|dataa         ;
; -0.166 ; -0.166       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[4]~latch|dataa         ;
; -0.165 ; -0.165       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[6]~latch               ;
; -0.163 ; -0.163       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[0]~latch               ;
; -0.158 ; -0.158       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[6]~latch|dataa         ;
; -0.156 ; -0.156       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1[0]~latch|dataa         ;
; -0.156 ; -0.156       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[7]~0|dataa           ;
; -0.154 ; -0.154       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Read_1_t[7]~0|combout         ;
; -0.051 ; -0.051       ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Set~input|o                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Set~input|i                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Rise       ; CPU_Set~input|i                   ;
; 1.051  ; 1.051        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Set~input|o                   ;
; 1.150  ; 1.150        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[7]~0|combout         ;
; 1.152  ; 1.152        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[0]~latch|dataa         ;
; 1.152  ; 1.152        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[7]~0|dataa           ;
; 1.154  ; 1.154        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[6]~latch|dataa         ;
; 1.158  ; 1.158        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[0]~latch               ;
; 1.160  ; 1.160        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[6]~latch               ;
; 1.161  ; 1.161        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[4]~latch|dataa         ;
; 1.162  ; 1.162        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[1]~latch|dataa         ;
; 1.162  ; 1.162        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[2]~latch|dataa         ;
; 1.162  ; 1.162        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[3]~latch|dataa         ;
; 1.165  ; 1.165        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[4]~latch               ;
; 1.166  ; 1.166        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[1]~latch               ;
; 1.166  ; 1.166        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[2]~latch               ;
; 1.166  ; 1.166        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[3]~latch               ;
; 1.167  ; 1.167        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[5]~latch|dataa         ;
; 1.168  ; 1.168        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[7]~latch|dataa         ;
; 1.171  ; 1.171        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[5]~latch               ;
; 1.172  ; 1.172        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1[7]~latch               ;
; 1.172  ; 1.172        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[7]~1|combout         ;
; 1.173  ; 1.173        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; Check_Led[7]~1|combout            ;
; 1.176  ; 1.176        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[7]~1|datad           ;
; 1.177  ; 1.177        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; Check_Led[7]~1|datad              ;
; 1.197  ; 1.197        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[7]~1clkctrl|inclk[0] ;
; 1.197  ; 1.197        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[7]~1clkctrl|outclk   ;
; 1.209  ; 1.209        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; Check_Led[7]~1clkctrl|inclk[0]    ;
; 1.209  ; 1.209        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; Check_Led[7]~1clkctrl|outclk      ;
; 1.234  ; 1.234        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; CPU_Read_1_t[0]                   ;
; 1.234  ; 1.234        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; CPU_Read_1_t[5]                   ;
; 1.234  ; 1.234        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; CPU_Read_1_t[6]                   ;
; 1.234  ; 1.234        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; CPU_Read_1_t[7]                   ;
; 1.235  ; 1.235        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; CPU_Read_1_t[2]                   ;
; 1.236  ; 1.236        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; CPU_Read_1_t[3]                   ;
; 1.236  ; 1.236        ; 0.000          ; Low Pulse Width  ; CPU_Set ; Fall       ; CPU_Read_1_t[4]                   ;
; 1.238  ; 1.238        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[0]|datad             ;
; 1.238  ; 1.238        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[5]|datad             ;
; 1.238  ; 1.238        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[6]|datad             ;
; 1.238  ; 1.238        ; 0.000          ; High Pulse Width ; CPU_Set ; Rise       ; CPU_Read_1_t[7]|datad             ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CPU_RD'                                                            ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CPU_RD ; Rise       ; CPU_RD                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CPU_RD ; Rise       ; CPU_Read_1[0]~_emulated     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CPU_RD ; Rise       ; CPU_Read_1[1]~_emulated     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CPU_RD ; Rise       ; CPU_Read_1[2]~_emulated     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CPU_RD ; Rise       ; CPU_Read_1[3]~_emulated     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CPU_RD ; Rise       ; CPU_Read_1[4]~_emulated     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CPU_RD ; Rise       ; CPU_Read_1[5]~_emulated     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CPU_RD ; Rise       ; CPU_Read_1[6]~_emulated     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CPU_RD ; Rise       ; CPU_Read_1[7]~_emulated     ;
; -0.283 ; -0.099       ; 0.184          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[0]~_emulated     ;
; -0.283 ; -0.099       ; 0.184          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[5]~_emulated     ;
; -0.283 ; -0.099       ; 0.184          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[6]~_emulated     ;
; -0.283 ; -0.099       ; 0.184          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[7]~_emulated     ;
; -0.273 ; -0.089       ; 0.184          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[1]~_emulated     ;
; -0.273 ; -0.089       ; 0.184          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[2]~_emulated     ;
; -0.273 ; -0.089       ; 0.184          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[3]~_emulated     ;
; -0.273 ; -0.089       ; 0.184          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[4]~_emulated     ;
; -0.104 ; -0.104       ; 0.000          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[0]~_emulated|clk ;
; -0.104 ; -0.104       ; 0.000          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[6]~_emulated|clk ;
; -0.103 ; -0.103       ; 0.000          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[5]~_emulated|clk ;
; -0.103 ; -0.103       ; 0.000          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[7]~_emulated|clk ;
; -0.093 ; -0.093       ; 0.000          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[1]~_emulated|clk ;
; -0.093 ; -0.093       ; 0.000          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[2]~_emulated|clk ;
; -0.093 ; -0.093       ; 0.000          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[3]~_emulated|clk ;
; -0.093 ; -0.093       ; 0.000          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_Read_1[4]~_emulated|clk ;
; -0.052 ; -0.052       ; 0.000          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_RD~input|o              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_RD~input|i              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CPU_RD ; Rise       ; CPU_RD~input|i              ;
; 0.871  ; 1.087        ; 0.216          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[1]~_emulated     ;
; 0.871  ; 1.087        ; 0.216          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[2]~_emulated     ;
; 0.871  ; 1.087        ; 0.216          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[3]~_emulated     ;
; 0.871  ; 1.087        ; 0.216          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[4]~_emulated     ;
; 0.881  ; 1.097        ; 0.216          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[5]~_emulated     ;
; 0.881  ; 1.097        ; 0.216          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[7]~_emulated     ;
; 0.882  ; 1.098        ; 0.216          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[0]~_emulated     ;
; 0.882  ; 1.098        ; 0.216          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[6]~_emulated     ;
; 1.052  ; 1.052        ; 0.000          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_RD~input|o              ;
; 1.093  ; 1.093        ; 0.000          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[1]~_emulated|clk ;
; 1.093  ; 1.093        ; 0.000          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[2]~_emulated|clk ;
; 1.093  ; 1.093        ; 0.000          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[3]~_emulated|clk ;
; 1.093  ; 1.093        ; 0.000          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[4]~_emulated|clk ;
; 1.103  ; 1.103        ; 0.000          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[0]~_emulated|clk ;
; 1.103  ; 1.103        ; 0.000          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[5]~_emulated|clk ;
; 1.103  ; 1.103        ; 0.000          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[6]~_emulated|clk ;
; 1.103  ; 1.103        ; 0.000          ; High Pulse Width ; CPU_RD ; Rise       ; CPU_Read_1[7]~_emulated|clk ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'LED_Check:U9|Low_Clk_Counter[19]'                                                                        ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Index[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Index[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Index[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_t                    ;
; 0.239  ; 0.423        ; 0.184          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Index[2]             ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[0]           ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[1]           ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[4]           ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[5]           ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[6]           ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[2]           ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[3]           ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[7]           ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Index[0]             ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Index[1]             ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_t                    ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[2]           ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[3]           ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[7]           ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Index[0]             ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Index[1]             ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_t                    ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[0]           ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[1]           ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[4]           ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[5]           ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Counter[6]           ;
; 0.356  ; 0.572        ; 0.216          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; LED_Check:U9|Check_Index[2]             ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Index[2]|clk                   ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[0]|clk                 ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[1]|clk                 ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[4]|clk                 ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[5]|clk                 ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[6]|clk                 ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[2]|clk                 ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[3]|clk                 ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[7]|clk                 ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Index[0]|clk                   ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Index[1]|clk                   ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_t|clk                          ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Low_Clk_Counter[19]~clkctrl|inclk[0] ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Low_Clk_Counter[19]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Low_Clk_Counter[19]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Low_Clk_Counter[19]|q                ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Low_Clk_Counter[19]~clkctrl|inclk[0] ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Low_Clk_Counter[19]~clkctrl|outclk   ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[2]|clk                 ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[3]|clk                 ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[7]|clk                 ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Index[0]|clk                   ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Index[1]|clk                   ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_t|clk                          ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[0]|clk                 ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[1]|clk                 ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[4]|clk                 ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[5]|clk                 ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Counter[6]|clk                 ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; LED_Check:U9|Low_Clk_Counter[19] ; Rise       ; U9|Check_Index[2]|clk                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'U0|U0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                      ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; 4.364 ; 4.594        ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_address_reg0  ;
; 4.364 ; 4.594        ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_we_reg        ;
; 4.365 ; 4.595        ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_address_reg0  ;
; 4.365 ; 4.595        ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_we_reg        ;
; 4.365 ; 4.595        ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_address_reg0 ;
; 4.365 ; 4.595        ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_we_reg       ;
; 4.365 ; 4.595        ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_address_reg0  ;
; 4.365 ; 4.595        ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_we_reg        ;
; 4.366 ; 4.596        ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                           ;
; 4.366 ; 4.596        ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                           ;
; 4.366 ; 4.596        ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                           ;
; 4.366 ; 4.596        ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                           ;
; 4.366 ; 4.596        ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                           ;
; 4.366 ; 4.596        ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                           ;
; 4.366 ; 4.596        ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                            ;
; 4.366 ; 4.596        ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                            ;
; 4.366 ; 4.596        ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                            ;
; 4.366 ; 4.596        ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                            ;
; 4.366 ; 4.596        ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                            ;
; 4.366 ; 4.596        ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                            ;
; 4.366 ; 4.596        ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~portb_address_reg0 ;
; 4.366 ; 4.596        ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~portb_address_reg0  ;
; 4.366 ; 4.596        ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~portb_address_reg0  ;
; 4.366 ; 4.596        ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_datain_reg0   ;
; 4.367 ; 4.597        ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                            ;
; 4.367 ; 4.597        ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                            ;
; 4.367 ; 4.597        ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                            ;
; 4.367 ; 4.597        ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                            ;
; 4.367 ; 4.597        ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~portb_address_reg0  ;
; 4.367 ; 4.597        ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_datain_reg0   ;
; 4.367 ; 4.597        ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_datain_reg0  ;
; 4.367 ; 4.597        ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U5|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_datain_reg0   ;
; 4.386 ; 4.602        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SDRAM_Controller:U3|ReadUSBFIFO                                                                                                             ;
; 4.386 ; 4.602        ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SDRAM_Controller:U4|ReadUSBFIFO                                                                                                             ;
; 4.425 ; 4.655        ; 0.230          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                            ;
; 4.425 ; 4.655        ; 0.230          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                            ;
; 4.425 ; 4.655        ; 0.230          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                            ;
; 4.425 ; 4.655        ; 0.230          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                            ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ;
; 4.426 ; 4.656        ; 0.230          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~portb_address_reg0  ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|A[0]                                                                                                                    ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|A[10]                                                                                                                   ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|A[11]                                                                                                                   ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|A[12]                                                                                                                   ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|A[1]                                                                                                                    ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|A[2]                                                                                                                    ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|A[3]                                                                                                                    ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|A[4]                                                                                                                    ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|A[5]                                                                                                                    ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|A[6]                                                                                                                    ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|A[7]                                                                                                                    ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|A[8]                                                                                                                    ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|A[9]                                                                                                                    ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|BA[0]                                                                                                                   ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|BA[1]                                                                                                                   ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|bank[0]                                                                                                                 ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|bank[1]                                                                                                                 ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|count_init[0]                                                                                                           ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|count_init[10]                                                                                                          ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|count_init[11]                                                                                                          ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|count_init[12]                                                                                                          ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|count_init[13]                                                                                                          ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|count_init[2]                                                                                                           ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|count_init[3]                                                                                                           ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|count_init[4]                                                                                                           ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|count_init[5]                                                                                                           ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|count_init[6]                                                                                                           ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|count_init[7]                                                                                                           ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|count_init[8]                                                                                                           ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|count_init[9]                                                                                                           ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U3|present_state.INIT                                                                                                      ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|autorefresh_en                                                                                                          ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|bank[0]                                                                                                                 ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|bank[1]                                                                                                                 ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|present_state.INIT                                                                                                      ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|present_state.PRECHARGE                                                                                                 ;
; 4.426 ; 4.610        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Controller:U4|present_state.PRECHARGE_TRP                                                                                             ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controller:U2|present_state.S0                                                                                                              ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controller:U2|present_state.S1                                                                                                              ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controller:U2|present_state.S2                                                                                                              ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controller:U2|present_state.S3                                                                                                              ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controller:U2|present_state.S4                                                                                                              ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controller:U2|present_state.S5                                                                                                              ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controller:U2|wr_t[0]                                                                                                                       ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controller:U2|wr_t[1]                                                                                                                       ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controller:U2|wr_t[2]                                                                                                                       ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Controller:U2|wr_t[3]                                                                                                                       ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[0]                ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[1]                ;
; 4.427 ; 4.611        ; 0.184          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]                ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK48M'                                                                                            ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+
; 9.680  ; 9.864        ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[0]                             ;
; 9.680  ; 9.864        ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[10]                            ;
; 9.680  ; 9.864        ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[11]                            ;
; 9.680  ; 9.864        ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[12]                            ;
; 9.680  ; 9.864        ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[13]                            ;
; 9.680  ; 9.864        ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[14]                            ;
; 9.680  ; 9.864        ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[15]                            ;
; 9.680  ; 9.864        ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[16]                            ;
; 9.680  ; 9.864        ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[17]                            ;
; 9.680  ; 9.864        ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[18]                            ;
; 9.680  ; 9.864        ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[19]                            ;
; 9.680  ; 9.864        ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[1]                             ;
; 9.680  ; 9.864        ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[2]                             ;
; 9.680  ; 9.864        ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[3]                             ;
; 9.680  ; 9.864        ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[4]                             ;
; 9.680  ; 9.864        ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[5]                             ;
; 9.680  ; 9.864        ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[6]                             ;
; 9.680  ; 9.864        ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[7]                             ;
; 9.680  ; 9.864        ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[8]                             ;
; 9.680  ; 9.864        ; 0.184          ; Low Pulse Width  ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[9]                             ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[0]|clk                                   ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[10]|clk                                  ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[11]|clk                                  ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[12]|clk                                  ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[13]|clk                                  ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[14]|clk                                  ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[15]|clk                                  ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[16]|clk                                  ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[17]|clk                                  ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[18]|clk                                  ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[19]|clk                                  ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[1]|clk                                   ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[2]|clk                                   ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[3]|clk                                   ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[4]|clk                                   ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[5]|clk                                   ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[6]|clk                                   ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[7]|clk                                   ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[8]|clk                                   ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U9|Low_Clk_Counter[9]|clk                                   ;
; 9.865  ; 9.865        ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; CLK48M~input|o                                              ;
; 9.867  ; 9.867        ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; CLK48M~inputclkctrl|inclk[0]                                ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; CLK48M~inputclkctrl|outclk                                  ;
; 10.416 ; 10.416       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; CLK48M~input|i                                              ;
; 10.417 ; 10.417       ; 0.000          ; Low Pulse Width  ; CLK48M ; Rise       ; CLK48M~input|i                                              ;
; 10.751 ; 10.967       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[0]                             ;
; 10.751 ; 10.967       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[10]                            ;
; 10.751 ; 10.967       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[11]                            ;
; 10.751 ; 10.967       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[12]                            ;
; 10.751 ; 10.967       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[13]                            ;
; 10.751 ; 10.967       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[14]                            ;
; 10.751 ; 10.967       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[15]                            ;
; 10.751 ; 10.967       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[16]                            ;
; 10.751 ; 10.967       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[17]                            ;
; 10.751 ; 10.967       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[18]                            ;
; 10.751 ; 10.967       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[19]                            ;
; 10.751 ; 10.967       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[1]                             ;
; 10.751 ; 10.967       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[2]                             ;
; 10.751 ; 10.967       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[3]                             ;
; 10.751 ; 10.967       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[4]                             ;
; 10.751 ; 10.967       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[5]                             ;
; 10.751 ; 10.967       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[6]                             ;
; 10.751 ; 10.967       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[7]                             ;
; 10.751 ; 10.967       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[8]                             ;
; 10.751 ; 10.967       ; 0.216          ; High Pulse Width ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[9]                             ;
; 10.949 ; 10.949       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; CLK48M~inputclkctrl|inclk[0]                                ;
; 10.949 ; 10.949       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; CLK48M~inputclkctrl|outclk                                  ;
; 10.965 ; 10.965       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.968 ; 10.968       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; CLK48M~input|o                                              ;
; 10.973 ; 10.973       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[0]|clk                                   ;
; 10.973 ; 10.973       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[10]|clk                                  ;
; 10.973 ; 10.973       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[11]|clk                                  ;
; 10.973 ; 10.973       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[12]|clk                                  ;
; 10.973 ; 10.973       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[13]|clk                                  ;
; 10.973 ; 10.973       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[14]|clk                                  ;
; 10.973 ; 10.973       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[15]|clk                                  ;
; 10.973 ; 10.973       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[16]|clk                                  ;
; 10.973 ; 10.973       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[17]|clk                                  ;
; 10.973 ; 10.973       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[18]|clk                                  ;
; 10.973 ; 10.973       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[19]|clk                                  ;
; 10.973 ; 10.973       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[1]|clk                                   ;
; 10.973 ; 10.973       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[2]|clk                                   ;
; 10.973 ; 10.973       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[3]|clk                                   ;
; 10.973 ; 10.973       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[4]|clk                                   ;
; 10.973 ; 10.973       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[5]|clk                                   ;
; 10.973 ; 10.973       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[6]|clk                                   ;
; 10.973 ; 10.973       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[7]|clk                                   ;
; 10.973 ; 10.973       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[8]|clk                                   ;
; 10.973 ; 10.973       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U9|Low_Clk_Counter[9]|clk                                   ;
; 10.992 ; 10.992       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.992 ; 10.992       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.992 ; 10.992       ; 0.000          ; High Pulse Width ; CLK48M ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.833 ; 20.833       ; 4.000          ; Port Rate        ; CLK48M ; Rise       ; CLK48M                                                      ;
; 18.833 ; 20.833       ; 2.000          ; Min Period       ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[0]                             ;
; 18.833 ; 20.833       ; 2.000          ; Min Period       ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[10]                            ;
; 18.833 ; 20.833       ; 2.000          ; Min Period       ; CLK48M ; Rise       ; LED_Check:U9|Low_Clk_Counter[11]                            ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'U0|U0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 27.521 ; 27.751       ; 0.230          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_address_reg0   ;
; 27.521 ; 27.751       ; 0.230          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_datain_reg0    ;
; 27.521 ; 27.751       ; 0.230          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_we_reg         ;
; 27.521 ; 27.751       ; 0.230          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_address_reg0    ;
; 27.521 ; 27.751       ; 0.230          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_datain_reg0     ;
; 27.521 ; 27.751       ; 0.230          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_we_reg          ;
; 27.521 ; 27.751       ; 0.230          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_address_reg0    ;
; 27.521 ; 27.751       ; 0.230          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_datain_reg0     ;
; 27.521 ; 27.751       ; 0.230          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_we_reg          ;
; 27.523 ; 27.753       ; 0.230          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 27.523 ; 27.753       ; 0.230          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 27.523 ; 27.753       ; 0.230          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_we_reg          ;
; 27.533 ; 27.749       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; Controller:U2|SLRD                                                                                                                            ;
; 27.533 ; 27.749       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                       ;
; 27.533 ; 27.749       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                       ;
; 27.533 ; 27.749       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                      ;
; 27.533 ; 27.749       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                      ;
; 27.533 ; 27.749       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                       ;
; 27.533 ; 27.749       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                       ;
; 27.533 ; 27.749       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                       ;
; 27.533 ; 27.749       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[0]                 ;
; 27.533 ; 27.749       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[2]                 ;
; 27.533 ; 27.749       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ;
; 27.533 ; 27.749       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[0]                                           ;
; 27.533 ; 27.749       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[10]                                          ;
; 27.533 ; 27.749       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[11]                                          ;
; 27.533 ; 27.749       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[1]                                           ;
; 27.533 ; 27.749       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[2]                                           ;
; 27.533 ; 27.749       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[3]                                           ;
; 27.533 ; 27.749       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[8]                                           ;
; 27.533 ; 27.749       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[9]                                           ;
; 27.533 ; 27.749       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ;
; 27.533 ; 27.749       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[0]                                                   ;
; 27.533 ; 27.749       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[10]                                                  ;
; 27.533 ; 27.749       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[11]                                                  ;
; 27.533 ; 27.749       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[1]                                                   ;
; 27.533 ; 27.749       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[2]                                                   ;
; 27.533 ; 27.749       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[3]                                                   ;
; 27.533 ; 27.749       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[4]                                                   ;
; 27.533 ; 27.749       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[5]                                                   ;
; 27.533 ; 27.749       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[8]                                                   ;
; 27.533 ; 27.749       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[9]                                                   ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                       ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                       ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                       ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                       ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                       ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity9                          ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity10a[1]                 ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0]  ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1]  ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[2]  ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3]  ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4]  ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5]  ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6]  ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7]  ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[8]  ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[4]                                           ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[5]                                           ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[6]                                           ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|delayed_wrptr_g[7]                                           ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[0]                                ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[10]                               ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[1]                                ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[2]                                ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[3]                                ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[4]                                ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[5]                                ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[6]                                ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[7]                                ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[8]                                ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_brp|dffe12a[9]                                ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[0]                                ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[10]                               ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[1]                                ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[2]                                ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[3]                                ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[4]                                ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[5]                                ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[6]                                ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[7]                                ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[8]                                ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|dffpipe_qe9:ws_bwp|dffe12a[9]                                ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[6]                                                   ;
; 27.534 ; 27.750       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|wrptr_g[7]                                                   ;
; 27.535 ; 27.751       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10] ;
; 27.535 ; 27.751       ; 0.216          ; High Pulse Width ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9]  ;
; 27.568 ; 27.798       ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_address_reg0    ;
; 27.568 ; 27.798       ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_datain_reg0     ;
; 27.568 ; 27.798       ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a0~porta_we_reg          ;
; 27.568 ; 27.798       ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_address_reg0    ;
; 27.568 ; 27.798       ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_datain_reg0     ;
; 27.568 ; 27.798       ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a8~porta_we_reg          ;
; 27.569 ; 27.799       ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_address_reg0   ;
; 27.569 ; 27.799       ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_datain_reg0    ;
; 27.569 ; 27.799       ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a12~porta_we_reg         ;
; 27.569 ; 27.799       ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_address_reg0    ;
; 27.569 ; 27.799       ; 0.230          ; Low Pulse Width  ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; FIFO_16Bit_2K:U1|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_d7n1:auto_generated|altsyncram_gm31:fifo_ram|ram_block11a4~porta_datain_reg0     ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; CPU_Data[*]  ; CPU_WR     ; 1.437 ; 2.223 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[0] ; CPU_WR     ; 1.188 ; 1.960 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[1] ; CPU_WR     ; 1.196 ; 1.971 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[2] ; CPU_WR     ; 1.257 ; 2.024 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[3] ; CPU_WR     ; 1.395 ; 2.174 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[4] ; CPU_WR     ; 1.378 ; 2.173 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[5] ; CPU_WR     ; 1.430 ; 2.215 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[6] ; CPU_WR     ; 1.324 ; 2.114 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[7] ; CPU_WR     ; 1.437 ; 2.223 ; Rise       ; CPU_WR                                            ;
; DQ0[*]       ; CLK48M     ; 3.019 ; 3.906 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[0]      ; CLK48M     ; 2.949 ; 3.809 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[1]      ; CLK48M     ; 2.867 ; 3.717 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[2]      ; CLK48M     ; 2.990 ; 3.880 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[3]      ; CLK48M     ; 2.970 ; 3.820 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[4]      ; CLK48M     ; 2.899 ; 3.766 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[5]      ; CLK48M     ; 3.019 ; 3.883 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[6]      ; CLK48M     ; 2.537 ; 3.356 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[7]      ; CLK48M     ; 2.728 ; 3.554 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[8]      ; CLK48M     ; 2.811 ; 3.676 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[9]      ; CLK48M     ; 2.828 ; 3.699 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[10]     ; CLK48M     ; 2.766 ; 3.616 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[11]     ; CLK48M     ; 2.796 ; 3.674 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[12]     ; CLK48M     ; 2.727 ; 3.582 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[13]     ; CLK48M     ; 2.830 ; 3.712 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[14]     ; CLK48M     ; 2.810 ; 3.650 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[15]     ; CLK48M     ; 3.015 ; 3.906 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DQ1[*]       ; CLK48M     ; 2.861 ; 3.726 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[0]      ; CLK48M     ; 2.697 ; 3.541 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[1]      ; CLK48M     ; 2.753 ; 3.594 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[2]      ; CLK48M     ; 2.861 ; 3.726 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[3]      ; CLK48M     ; 2.824 ; 3.662 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[4]      ; CLK48M     ; 2.748 ; 3.600 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[5]      ; CLK48M     ; 2.679 ; 3.522 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[6]      ; CLK48M     ; 2.411 ; 3.227 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[7]      ; CLK48M     ; 2.510 ; 3.314 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[8]      ; CLK48M     ; 2.619 ; 3.430 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[9]      ; CLK48M     ; 2.590 ; 3.413 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[10]     ; CLK48M     ; 2.571 ; 3.383 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[11]     ; CLK48M     ; 2.587 ; 3.403 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[12]     ; CLK48M     ; 2.456 ; 3.233 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[13]     ; CLK48M     ; 2.516 ; 3.308 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[14]     ; CLK48M     ; 2.786 ; 3.630 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[15]     ; CLK48M     ; 2.827 ; 3.674 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; RESETn       ; CLK48M     ; 3.754 ; 4.405 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DATAIN[*]    ; CLK48M     ; 2.235 ; 3.031 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[0]   ; CLK48M     ; 2.109 ; 2.901 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[1]   ; CLK48M     ; 2.029 ; 2.790 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[2]   ; CLK48M     ; 2.022 ; 2.781 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[3]   ; CLK48M     ; 2.126 ; 2.898 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[4]   ; CLK48M     ; 2.012 ; 2.768 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[5]   ; CLK48M     ; 2.041 ; 2.809 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[6]   ; CLK48M     ; 2.147 ; 2.924 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[7]   ; CLK48M     ; 2.124 ; 2.892 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[8]   ; CLK48M     ; 2.198 ; 3.019 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[9]   ; CLK48M     ; 2.235 ; 3.031 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[10]  ; CLK48M     ; 2.208 ; 3.012 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[11]  ; CLK48M     ; 2.192 ; 2.997 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[12]  ; CLK48M     ; 2.212 ; 3.026 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[13]  ; CLK48M     ; 2.077 ; 2.882 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[14]  ; CLK48M     ; 2.103 ; 2.915 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[15]  ; CLK48M     ; 2.226 ; 3.025 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
; FLAGC        ; CLK48M     ; 2.393 ; 3.190 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+--------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+--------+--------+------------+---------------------------------------------------+
; CPU_Data[*]  ; CPU_WR     ; -0.981 ; -1.739 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[0] ; CPU_WR     ; -0.981 ; -1.739 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[1] ; CPU_WR     ; -0.989 ; -1.750 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[2] ; CPU_WR     ; -1.052 ; -1.812 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[3] ; CPU_WR     ; -1.184 ; -1.956 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[4] ; CPU_WR     ; -1.164 ; -1.944 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[5] ; CPU_WR     ; -1.219 ; -1.996 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[6] ; CPU_WR     ; -1.102 ; -1.878 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[7] ; CPU_WR     ; -1.226 ; -2.004 ; Rise       ; CPU_WR                                            ;
; DQ0[*]       ; CLK48M     ; -2.153 ; -2.964 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[0]      ; CLK48M     ; -2.522 ; -3.364 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[1]      ; CLK48M     ; -2.471 ; -3.311 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[2]      ; CLK48M     ; -2.562 ; -3.437 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[3]      ; CLK48M     ; -2.571 ; -3.411 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[4]      ; CLK48M     ; -2.477 ; -3.320 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[5]      ; CLK48M     ; -2.589 ; -3.435 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[6]      ; CLK48M     ; -2.153 ; -2.964 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[7]      ; CLK48M     ; -2.337 ; -3.153 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[8]      ; CLK48M     ; -2.394 ; -3.236 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[9]      ; CLK48M     ; -2.409 ; -3.260 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[10]     ; CLK48M     ; -2.348 ; -3.179 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[11]     ; CLK48M     ; -2.376 ; -3.239 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[12]     ; CLK48M     ; -2.309 ; -3.147 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[13]     ; CLK48M     ; -2.409 ; -3.274 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[14]     ; CLK48M     ; -2.392 ; -3.210 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[15]     ; CLK48M     ; -2.586 ; -3.461 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DQ1[*]       ; CLK48M     ; -2.034 ; -2.839 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[0]      ; CLK48M     ; -2.305 ; -3.124 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[1]      ; CLK48M     ; -2.364 ; -3.192 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[2]      ; CLK48M     ; -2.467 ; -3.320 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[3]      ; CLK48M     ; -2.432 ; -3.256 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[4]      ; CLK48M     ; -2.352 ; -3.184 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[5]      ; CLK48M     ; -2.286 ; -3.105 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[6]      ; CLK48M     ; -2.034 ; -2.839 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[7]      ; CLK48M     ; -2.109 ; -2.901 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[8]      ; CLK48M     ; -2.227 ; -3.022 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[9]      ; CLK48M     ; -2.200 ; -3.001 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[10]     ; CLK48M     ; -2.181 ; -2.973 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[11]     ; CLK48M     ; -2.202 ; -3.008 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[12]     ; CLK48M     ; -2.075 ; -2.844 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[13]     ; CLK48M     ; -2.134 ; -2.917 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[14]     ; CLK48M     ; -2.386 ; -3.213 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[15]     ; CLK48M     ; -2.432 ; -3.268 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; RESETn       ; CLK48M     ; -3.393 ; -4.040 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DATAIN[*]    ; CLK48M     ; -1.651 ; -2.400 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[0]   ; CLK48M     ; -1.745 ; -2.526 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[1]   ; CLK48M     ; -1.667 ; -2.420 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[2]   ; CLK48M     ; -1.660 ; -2.412 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[3]   ; CLK48M     ; -1.759 ; -2.523 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[4]   ; CLK48M     ; -1.651 ; -2.400 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[5]   ; CLK48M     ; -1.679 ; -2.439 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[6]   ; CLK48M     ; -1.781 ; -2.550 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[7]   ; CLK48M     ; -1.758 ; -2.518 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[8]   ; CLK48M     ; -1.832 ; -2.641 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[9]   ; CLK48M     ; -1.866 ; -2.653 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[10]  ; CLK48M     ; -1.841 ; -2.635 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[11]  ; CLK48M     ; -1.826 ; -2.620 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[12]  ; CLK48M     ; -1.845 ; -2.649 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[13]  ; CLK48M     ; -1.715 ; -2.510 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[14]  ; CLK48M     ; -1.740 ; -2.541 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[15]  ; CLK48M     ; -1.859 ; -2.647 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
; FLAGC        ; CLK48M     ; -2.021 ; -2.802 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+--------------+----------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+----------------------------------+-------+-------+------------+---------------------------------------------------+
; CPU_Data[*]  ; CPU_RD                           ; 5.071 ; 4.896 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[0] ; CPU_RD                           ; 3.436 ; 3.439 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[1] ; CPU_RD                           ; 3.651 ; 3.678 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[2] ; CPU_RD                           ; 3.668 ; 3.691 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[3] ; CPU_RD                           ; 5.071 ; 4.896 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[4] ; CPU_RD                           ; 3.699 ; 3.732 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[5] ; CPU_RD                           ; 3.938 ; 3.967 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[6] ; CPU_RD                           ; 3.811 ; 3.857 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[7] ; CPU_RD                           ; 3.874 ; 3.883 ; Rise       ; CPU_RD                                            ;
; CPU_Data[*]  ; CPU_Set                          ; 6.934 ; 6.742 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[0] ; CPU_Set                          ; 5.427 ; 5.440 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[1] ; CPU_Set                          ; 5.515 ; 5.525 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[2] ; CPU_Set                          ; 5.527 ; 5.533 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[3] ; CPU_Set                          ; 6.934 ; 6.742 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[4] ; CPU_Set                          ; 5.707 ; 5.748 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[5] ; CPU_Set                          ; 5.651 ; 5.657 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[6] ; CPU_Set                          ; 5.285 ; 5.328 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[7] ; CPU_Set                          ; 5.622 ; 5.648 ; Rise       ; CPU_Set                                           ;
; CPU_Data[*]  ; CPU_Set                          ; 7.625 ; 7.517 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[0] ; CPU_Set                          ; 5.459 ; 5.470 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[1] ; CPU_Set                          ; 6.125 ; 6.200 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[2] ; CPU_Set                          ; 5.987 ; 6.053 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[3] ; CPU_Set                          ; 7.625 ; 7.517 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[4] ; CPU_Set                          ; 5.976 ; 6.031 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[5] ; CPU_Set                          ; 5.999 ; 6.060 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[6] ; CPU_Set                          ; 5.730 ; 5.798 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[7] ; CPU_Set                          ; 5.787 ; 5.834 ; Fall       ; CPU_Set                                           ;
; Check        ; LED_Check:U9|Low_Clk_Counter[19] ; 4.159 ; 4.308 ; Rise       ; LED_Check:U9|Low_Clk_Counter[19]                  ;
; A0[*]        ; CLK48M                           ; 4.007 ; 3.817 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[0]       ; CLK48M                           ; 2.321 ; 2.352 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[1]       ; CLK48M                           ; 2.141 ; 2.155 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[2]       ; CLK48M                           ; 2.477 ; 2.529 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[3]       ; CLK48M                           ; 4.007 ; 3.817 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[4]       ; CLK48M                           ; 2.476 ; 2.524 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[5]       ; CLK48M                           ; 2.400 ; 2.429 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[6]       ; CLK48M                           ; 2.319 ; 2.352 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[7]       ; CLK48M                           ; 2.413 ; 2.446 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[8]       ; CLK48M                           ; 2.418 ; 2.453 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[9]       ; CLK48M                           ; 2.569 ; 2.662 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[10]      ; CLK48M                           ; 2.375 ; 2.421 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[11]      ; CLK48M                           ; 2.570 ; 2.663 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[12]      ; CLK48M                           ; 2.172 ; 2.190 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; A1[*]        ; CLK48M                           ; 3.827 ; 3.620 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[0]       ; CLK48M                           ; 2.583 ; 2.637 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[1]       ; CLK48M                           ; 2.584 ; 2.675 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[2]       ; CLK48M                           ; 2.565 ; 2.639 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[3]       ; CLK48M                           ; 2.578 ; 2.657 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[4]       ; CLK48M                           ; 2.485 ; 2.539 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[5]       ; CLK48M                           ; 2.312 ; 2.335 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[6]       ; CLK48M                           ; 2.344 ; 2.375 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[7]       ; CLK48M                           ; 3.827 ; 3.620 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[8]       ; CLK48M                           ; 2.390 ; 2.436 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[9]       ; CLK48M                           ; 2.372 ; 2.430 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[10]      ; CLK48M                           ; 2.348 ; 2.388 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[11]      ; CLK48M                           ; 2.413 ; 2.464 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[12]      ; CLK48M                           ; 2.449 ; 2.498 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; BA0[*]       ; CLK48M                           ; 2.285 ; 2.318 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  BA0[0]      ; CLK48M                           ; 2.285 ; 2.318 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  BA0[1]      ; CLK48M                           ; 2.175 ; 2.192 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; BA1[*]       ; CLK48M                           ; 2.422 ; 2.461 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  BA1[0]      ; CLK48M                           ; 2.316 ; 2.342 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  BA1[1]      ; CLK48M                           ; 2.422 ; 2.461 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CASn0        ; CLK48M                           ; 2.648 ; 2.575 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CASn1        ; CLK48M                           ; 2.343 ; 2.318 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CLK0         ; CLK48M                           ; 1.441 ;       ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CLK1         ; CLK48M                           ; 1.448 ;       ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DQ0[*]       ; CLK48M                           ; 3.926 ; 4.130 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[0]      ; CLK48M                           ; 3.712 ; 3.851 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[1]      ; CLK48M                           ; 3.763 ; 3.975 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[2]      ; CLK48M                           ; 3.917 ; 4.110 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[3]      ; CLK48M                           ; 3.875 ; 4.033 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[4]      ; CLK48M                           ; 3.926 ; 4.130 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[5]      ; CLK48M                           ; 3.631 ; 3.781 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[6]      ; CLK48M                           ; 3.857 ; 4.029 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[7]      ; CLK48M                           ; 3.853 ; 4.019 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[8]      ; CLK48M                           ; 3.721 ; 3.900 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[9]      ; CLK48M                           ; 3.661 ; 3.813 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[10]     ; CLK48M                           ; 3.634 ; 3.782 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[11]     ; CLK48M                           ; 3.541 ; 3.691 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[12]     ; CLK48M                           ; 3.792 ; 3.980 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[13]     ; CLK48M                           ; 3.602 ; 3.756 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[14]     ; CLK48M                           ; 3.846 ; 4.048 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[15]     ; CLK48M                           ; 3.766 ; 3.927 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DQ1[*]       ; CLK48M                           ; 5.043 ; 4.987 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[0]      ; CLK48M                           ; 3.650 ; 3.818 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[1]      ; CLK48M                           ; 3.476 ; 3.629 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[2]      ; CLK48M                           ; 3.395 ; 3.543 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[3]      ; CLK48M                           ; 3.606 ; 3.766 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[4]      ; CLK48M                           ; 3.622 ; 3.802 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[5]      ; CLK48M                           ; 3.530 ; 3.674 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[6]      ; CLK48M                           ; 3.490 ; 3.630 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[7]      ; CLK48M                           ; 3.433 ; 3.557 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[8]      ; CLK48M                           ; 3.664 ; 3.818 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[9]      ; CLK48M                           ; 5.043 ; 4.987 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[10]     ; CLK48M                           ; 3.462 ; 3.581 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[11]     ; CLK48M                           ; 3.408 ; 3.533 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[12]     ; CLK48M                           ; 3.605 ; 3.745 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[13]     ; CLK48M                           ; 3.384 ; 3.498 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[14]     ; CLK48M                           ; 3.322 ; 3.448 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[15]     ; CLK48M                           ; 3.165 ; 3.264 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; LDQM0        ; CLK48M                           ; 2.273 ; 2.236 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; LDQM1        ; CLK48M                           ; 1.986 ; 1.999 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; RASn0        ; CLK48M                           ; 3.611 ; 3.816 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; RASn1        ; CLK48M                           ; 2.353 ; 2.322 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; UDQM0        ; CLK48M                           ; 2.207 ; 2.185 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; UDQM1        ; CLK48M                           ; 2.143 ; 2.148 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; WEn0         ; CLK48M                           ; 2.565 ; 2.499 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; WEn1         ; CLK48M                           ; 2.188 ; 2.173 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CLK0         ; CLK48M                           ;       ; 1.431 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CLK1         ; CLK48M                           ;       ; 1.437 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; IFCLK        ; CLK48M                           ; 1.378 ;       ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
; IFCLK        ; CLK48M                           ;       ; 1.375 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
; SLRD         ; CLK48M                           ; 2.493 ; 2.451 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+----------------------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+--------------+----------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+----------------------------------+-------+-------+------------+---------------------------------------------------+
; CPU_Data[*]  ; CPU_RD                           ; 3.304 ; 3.300 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[0] ; CPU_RD                           ; 3.304 ; 3.300 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[1] ; CPU_RD                           ; 3.512 ; 3.530 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[2] ; CPU_RD                           ; 3.528 ; 3.542 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[3] ; CPU_RD                           ; 4.931 ; 4.749 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[4] ; CPU_RD                           ; 3.558 ; 3.583 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[5] ; CPU_RD                           ; 3.770 ; 3.777 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[6] ; CPU_RD                           ; 3.614 ; 3.637 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[7] ; CPU_RD                           ; 3.645 ; 3.673 ; Rise       ; CPU_RD                                            ;
; CPU_Data[*]  ; CPU_Set                          ; 3.299 ; 3.312 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[0] ; CPU_Set                          ; 3.299 ; 3.312 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[1] ; CPU_Set                          ; 3.627 ; 3.649 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[2] ; CPU_Set                          ; 3.640 ; 3.656 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[3] ; CPU_Set                          ; 5.046 ; 4.866 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[4] ; CPU_Set                          ; 3.673 ; 3.716 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[5] ; CPU_Set                          ; 3.648 ; 3.667 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[6] ; CPU_Set                          ; 3.385 ; 3.412 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[7] ; CPU_Set                          ; 3.440 ; 3.441 ; Rise       ; CPU_Set                                           ;
; CPU_Data[*]  ; CPU_Set                          ; 4.306 ; 4.348 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[0] ; CPU_Set                          ; 4.446 ; 4.417 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[1] ; CPU_Set                          ; 4.528 ; 4.542 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[2] ; CPU_Set                          ; 4.539 ; 4.549 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[3] ; CPU_Set                          ; 5.945 ; 5.759 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[4] ; CPU_Set                          ; 4.703 ; 4.705 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[5] ; CPU_Set                          ; 4.651 ; 4.662 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[6] ; CPU_Set                          ; 4.306 ; 4.348 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[7] ; CPU_Set                          ; 4.617 ; 4.604 ; Fall       ; CPU_Set                                           ;
; Check        ; LED_Check:U9|Low_Clk_Counter[19] ; 4.011 ; 4.151 ; Rise       ; LED_Check:U9|Low_Clk_Counter[19]                  ;
; A0[*]        ; CLK48M                           ; 1.872 ; 1.884 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[0]       ; CLK48M                           ; 2.046 ; 2.074 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[1]       ; CLK48M                           ; 1.872 ; 1.884 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[2]       ; CLK48M                           ; 2.196 ; 2.244 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[3]       ; CLK48M                           ; 3.725 ; 3.532 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[4]       ; CLK48M                           ; 2.195 ; 2.240 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[5]       ; CLK48M                           ; 2.121 ; 2.147 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[6]       ; CLK48M                           ; 2.044 ; 2.074 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[7]       ; CLK48M                           ; 2.135 ; 2.164 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[8]       ; CLK48M                           ; 2.139 ; 2.171 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[9]       ; CLK48M                           ; 2.284 ; 2.371 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[10]      ; CLK48M                           ; 2.097 ; 2.140 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[11]      ; CLK48M                           ; 2.285 ; 2.372 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[12]      ; CLK48M                           ; 1.903 ; 1.918 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; A1[*]        ; CLK48M                           ; 2.038 ; 2.058 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[0]       ; CLK48M                           ; 2.298 ; 2.348 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[1]       ; CLK48M                           ; 2.297 ; 2.383 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[2]       ; CLK48M                           ; 2.280 ; 2.349 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[3]       ; CLK48M                           ; 2.292 ; 2.366 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[4]       ; CLK48M                           ; 2.202 ; 2.252 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[5]       ; CLK48M                           ; 2.038 ; 2.058 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[6]       ; CLK48M                           ; 2.067 ; 2.095 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[7]       ; CLK48M                           ; 3.552 ; 3.341 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[8]       ; CLK48M                           ; 2.112 ; 2.154 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[9]       ; CLK48M                           ; 2.094 ; 2.148 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[10]      ; CLK48M                           ; 2.072 ; 2.108 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[11]      ; CLK48M                           ; 2.133 ; 2.180 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[12]      ; CLK48M                           ; 2.169 ; 2.214 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; BA0[*]       ; CLK48M                           ; 1.906 ; 1.920 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  BA0[0]      ; CLK48M                           ; 2.012 ; 2.041 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  BA0[1]      ; CLK48M                           ; 1.906 ; 1.920 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; BA1[*]       ; CLK48M                           ; 2.042 ; 2.064 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  BA1[0]      ; CLK48M                           ; 2.042 ; 2.064 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  BA1[1]      ; CLK48M                           ; 2.143 ; 2.178 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CASn0        ; CLK48M                           ; 2.357 ; 2.289 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CASn1        ; CLK48M                           ; 2.065 ; 2.043 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CLK0         ; CLK48M                           ; 1.207 ;       ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CLK1         ; CLK48M                           ; 1.214 ;       ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DQ0[*]       ; CLK48M                           ; 2.748 ; 2.734 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[0]      ; CLK48M                           ; 2.890 ; 2.794 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[1]      ; CLK48M                           ; 3.025 ; 2.994 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[2]      ; CLK48M                           ; 3.202 ; 3.155 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[3]      ; CLK48M                           ; 3.058 ; 2.982 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[4]      ; CLK48M                           ; 3.027 ; 2.973 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[5]      ; CLK48M                           ; 2.748 ; 2.734 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[6]      ; CLK48M                           ; 3.034 ; 2.957 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[7]      ; CLK48M                           ; 3.096 ; 3.024 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[8]      ; CLK48M                           ; 2.898 ; 2.823 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[9]      ; CLK48M                           ; 2.888 ; 2.802 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[10]     ; CLK48M                           ; 2.875 ; 2.788 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[11]     ; CLK48M                           ; 2.906 ; 2.820 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[12]     ; CLK48M                           ; 2.958 ; 2.886 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[13]     ; CLK48M                           ; 2.839 ; 2.846 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[14]     ; CLK48M                           ; 2.869 ; 2.898 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[15]     ; CLK48M                           ; 2.761 ; 2.768 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DQ1[*]       ; CLK48M                           ; 2.417 ; 2.410 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[0]      ; CLK48M                           ; 2.874 ; 2.809 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[1]      ; CLK48M                           ; 2.794 ; 2.709 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[2]      ; CLK48M                           ; 2.742 ; 2.657 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[3]      ; CLK48M                           ; 2.835 ; 2.764 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[4]      ; CLK48M                           ; 2.782 ; 2.705 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[5]      ; CLK48M                           ; 2.635 ; 2.657 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[6]      ; CLK48M                           ; 2.678 ; 2.662 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[7]      ; CLK48M                           ; 2.687 ; 2.663 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[8]      ; CLK48M                           ; 2.861 ; 2.847 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[9]      ; CLK48M                           ; 4.288 ; 4.081 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[10]     ; CLK48M                           ; 2.720 ; 2.691 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[11]     ; CLK48M                           ; 2.768 ; 2.752 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[12]     ; CLK48M                           ; 2.774 ; 2.749 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[13]     ; CLK48M                           ; 2.617 ; 2.629 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[14]     ; CLK48M                           ; 2.529 ; 2.529 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[15]     ; CLK48M                           ; 2.417 ; 2.410 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; LDQM0        ; CLK48M                           ; 2.000 ; 1.967 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; LDQM1        ; CLK48M                           ; 1.722 ; 1.736 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; RASn0        ; CLK48M                           ; 3.333 ; 3.542 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; RASn1        ; CLK48M                           ; 2.074 ; 2.046 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; UDQM0        ; CLK48M                           ; 1.934 ; 1.915 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; UDQM1        ; CLK48M                           ; 1.876 ; 1.884 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; WEn0         ; CLK48M                           ; 2.279 ; 2.218 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; WEn1         ; CLK48M                           ; 1.916 ; 1.904 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CLK0         ; CLK48M                           ;       ; 1.195 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CLK1         ; CLK48M                           ;       ; 1.201 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; IFCLK        ; CLK48M                           ; 1.147 ;       ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
; IFCLK        ; CLK48M                           ;       ; 1.142 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
; SLRD         ; CLK48M                           ; 2.207 ; 2.169 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+----------------------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                        ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; CPU_Data[*]  ; CPU_RD     ; 3.891 ; 3.798 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[0] ; CPU_RD     ; 3.900 ; 3.807 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[1] ; CPU_RD     ; 3.899 ; 3.806 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[2] ; CPU_RD     ; 3.899 ; 3.806 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[3] ; CPU_RD     ; 5.333 ; 5.033 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[4] ; CPU_RD     ; 3.891 ; 3.798 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[5] ; CPU_RD     ; 3.891 ; 3.798 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[6] ; CPU_RD     ; 3.970 ; 3.905 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[7] ; CPU_RD     ; 4.058 ; 3.965 ; Rise       ; CPU_RD                                            ;
; CPU_Data[*]  ; CPU_RD     ; 3.891 ; 3.798 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[0] ; CPU_RD     ; 3.900 ; 3.807 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[1] ; CPU_RD     ; 3.899 ; 3.806 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[2] ; CPU_RD     ; 3.899 ; 3.806 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[3] ; CPU_RD     ; 5.333 ; 5.033 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[4] ; CPU_RD     ; 3.891 ; 3.798 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[5] ; CPU_RD     ; 3.891 ; 3.798 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[6] ; CPU_RD     ; 3.970 ; 3.905 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[7] ; CPU_RD     ; 4.058 ; 3.965 ; Fall       ; CPU_RD                                            ;
; DQ0[*]       ; CLK48M     ; 3.293 ; 3.228 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[0]      ; CLK48M     ; 3.363 ; 3.270 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[1]      ; CLK48M     ; 3.293 ; 3.228 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[2]      ; CLK48M     ; 3.679 ; 3.605 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[3]      ; CLK48M     ; 3.381 ; 3.288 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[4]      ; CLK48M     ; 3.501 ; 3.427 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[5]      ; CLK48M     ; 3.381 ; 3.288 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[6]      ; CLK48M     ; 3.544 ; 3.451 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[7]      ; CLK48M     ; 3.544 ; 3.451 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[8]      ; CLK48M     ; 3.582 ; 3.508 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[9]      ; CLK48M     ; 3.582 ; 3.508 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[10]     ; CLK48M     ; 3.585 ; 3.511 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[11]     ; CLK48M     ; 3.585 ; 3.511 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[12]     ; CLK48M     ; 3.600 ; 3.526 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[13]     ; CLK48M     ; 3.600 ; 3.526 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[14]     ; CLK48M     ; 3.679 ; 3.605 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[15]     ; CLK48M     ; 3.679 ; 3.605 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DQ1[*]       ; CLK48M     ; 3.323 ; 3.249 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[0]      ; CLK48M     ; 3.458 ; 3.384 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[1]      ; CLK48M     ; 3.458 ; 3.384 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[2]      ; CLK48M     ; 3.466 ; 3.392 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[3]      ; CLK48M     ; 3.466 ; 3.392 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[4]      ; CLK48M     ; 3.466 ; 3.392 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[5]      ; CLK48M     ; 3.323 ; 3.249 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[6]      ; CLK48M     ; 3.323 ; 3.249 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[7]      ; CLK48M     ; 3.323 ; 3.249 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[8]      ; CLK48M     ; 3.645 ; 3.552 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[9]      ; CLK48M     ; 5.087 ; 4.787 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[10]     ; CLK48M     ; 3.655 ; 3.562 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[11]     ; CLK48M     ; 3.655 ; 3.562 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[12]     ; CLK48M     ; 3.656 ; 3.563 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[13]     ; CLK48M     ; 3.656 ; 3.563 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[14]     ; CLK48M     ; 3.476 ; 3.383 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[15]     ; CLK48M     ; 3.476 ; 3.383 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; CPU_Data[*]  ; CPU_RD     ; 3.770 ; 3.677 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[0] ; CPU_RD     ; 3.779 ; 3.686 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[1] ; CPU_RD     ; 3.777 ; 3.684 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[2] ; CPU_RD     ; 3.777 ; 3.684 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[3] ; CPU_RD     ; 5.212 ; 4.912 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[4] ; CPU_RD     ; 3.770 ; 3.677 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[5] ; CPU_RD     ; 3.770 ; 3.677 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[6] ; CPU_RD     ; 3.843 ; 3.778 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[7] ; CPU_RD     ; 3.930 ; 3.837 ; Rise       ; CPU_RD                                            ;
; CPU_Data[*]  ; CPU_RD     ; 3.770 ; 3.677 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[0] ; CPU_RD     ; 3.779 ; 3.686 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[1] ; CPU_RD     ; 3.777 ; 3.684 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[2] ; CPU_RD     ; 3.777 ; 3.684 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[3] ; CPU_RD     ; 5.212 ; 4.912 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[4] ; CPU_RD     ; 3.770 ; 3.677 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[5] ; CPU_RD     ; 3.770 ; 3.677 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[6] ; CPU_RD     ; 3.843 ; 3.778 ; Fall       ; CPU_RD                                            ;
;  CPU_Data[7] ; CPU_RD     ; 3.930 ; 3.837 ; Fall       ; CPU_RD                                            ;
; DQ0[*]       ; CLK48M     ; 2.845 ; 2.780 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[0]      ; CLK48M     ; 2.915 ; 2.822 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[1]      ; CLK48M     ; 2.845 ; 2.780 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[2]      ; CLK48M     ; 3.208 ; 3.134 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[3]      ; CLK48M     ; 2.932 ; 2.839 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[4]      ; CLK48M     ; 3.037 ; 2.963 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[5]      ; CLK48M     ; 2.932 ; 2.839 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[6]      ; CLK48M     ; 3.089 ; 2.996 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[7]      ; CLK48M     ; 3.089 ; 2.996 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[8]      ; CLK48M     ; 3.115 ; 3.041 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[9]      ; CLK48M     ; 3.115 ; 3.041 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[10]     ; CLK48M     ; 3.118 ; 3.044 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[11]     ; CLK48M     ; 3.118 ; 3.044 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[12]     ; CLK48M     ; 3.133 ; 3.059 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[13]     ; CLK48M     ; 3.133 ; 3.059 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[14]     ; CLK48M     ; 3.208 ; 3.134 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[15]     ; CLK48M     ; 3.208 ; 3.134 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DQ1[*]       ; CLK48M     ; 2.757 ; 2.683 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[0]      ; CLK48M     ; 2.886 ; 2.812 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[1]      ; CLK48M     ; 2.886 ; 2.812 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[2]      ; CLK48M     ; 2.894 ; 2.820 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[3]      ; CLK48M     ; 2.894 ; 2.820 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[4]      ; CLK48M     ; 2.894 ; 2.820 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[5]      ; CLK48M     ; 2.757 ; 2.683 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[6]      ; CLK48M     ; 2.757 ; 2.683 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[7]      ; CLK48M     ; 2.757 ; 2.683 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[8]      ; CLK48M     ; 3.076 ; 2.983 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[9]      ; CLK48M     ; 4.517 ; 4.217 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[10]     ; CLK48M     ; 3.086 ; 2.993 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[11]     ; CLK48M     ; 3.086 ; 2.993 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[12]     ; CLK48M     ; 3.086 ; 2.993 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[13]     ; CLK48M     ; 3.086 ; 2.993 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[14]     ; CLK48M     ; 2.914 ; 2.821 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[15]     ; CLK48M     ; 2.914 ; 2.821 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------+
; CPU_Data[*]  ; CPU_RD     ; 4.580     ; 4.673     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[0] ; CPU_RD     ; 4.584     ; 4.677     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[1] ; CPU_RD     ; 4.587     ; 4.680     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[2] ; CPU_RD     ; 4.587     ; 4.680     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[3] ; CPU_RD     ; 5.815     ; 6.115     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[4] ; CPU_RD     ; 4.580     ; 4.673     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[5] ; CPU_RD     ; 4.580     ; 4.673     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[6] ; CPU_RD     ; 4.702     ; 4.767     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[7] ; CPU_RD     ; 4.761     ; 4.854     ; Rise       ; CPU_RD                                            ;
; CPU_Data[*]  ; CPU_RD     ; 4.580     ; 4.673     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[0] ; CPU_RD     ; 4.584     ; 4.677     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[1] ; CPU_RD     ; 4.587     ; 4.680     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[2] ; CPU_RD     ; 4.587     ; 4.680     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[3] ; CPU_RD     ; 5.815     ; 6.115     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[4] ; CPU_RD     ; 4.580     ; 4.673     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[5] ; CPU_RD     ; 4.580     ; 4.673     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[6] ; CPU_RD     ; 4.702     ; 4.767     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[7] ; CPU_RD     ; 4.761     ; 4.854     ; Fall       ; CPU_RD                                            ;
; DQ0[*]       ; CLK48M     ; 3.218     ; 3.283     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[0]      ; CLK48M     ; 3.259     ; 3.352     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[1]      ; CLK48M     ; 3.218     ; 3.283     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[2]      ; CLK48M     ; 3.631     ; 3.705     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[3]      ; CLK48M     ; 3.277     ; 3.370     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[4]      ; CLK48M     ; 3.421     ; 3.495     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[5]      ; CLK48M     ; 3.277     ; 3.370     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[6]      ; CLK48M     ; 3.466     ; 3.559     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[7]      ; CLK48M     ; 3.466     ; 3.559     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[8]      ; CLK48M     ; 3.513     ; 3.587     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[9]      ; CLK48M     ; 3.513     ; 3.587     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[10]     ; CLK48M     ; 3.517     ; 3.591     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[11]     ; CLK48M     ; 3.517     ; 3.591     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[12]     ; CLK48M     ; 3.542     ; 3.616     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[13]     ; CLK48M     ; 3.542     ; 3.616     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[14]     ; CLK48M     ; 3.631     ; 3.705     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[15]     ; CLK48M     ; 3.631     ; 3.705     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DQ1[*]       ; CLK48M     ; 3.470     ; 3.544     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[0]      ; CLK48M     ; 3.634     ; 3.708     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[1]      ; CLK48M     ; 3.634     ; 3.708     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[2]      ; CLK48M     ; 3.640     ; 3.714     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[3]      ; CLK48M     ; 3.640     ; 3.714     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[4]      ; CLK48M     ; 3.640     ; 3.714     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[5]      ; CLK48M     ; 3.473     ; 3.547     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[6]      ; CLK48M     ; 3.470     ; 3.544     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[7]      ; CLK48M     ; 3.470     ; 3.544     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[8]      ; CLK48M     ; 3.828     ; 3.921     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[9]      ; CLK48M     ; 5.063     ; 5.363     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[10]     ; CLK48M     ; 3.842     ; 3.935     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[11]     ; CLK48M     ; 3.842     ; 3.935     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[12]     ; CLK48M     ; 3.843     ; 3.936     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[13]     ; CLK48M     ; 3.843     ; 3.936     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[14]     ; CLK48M     ; 3.630     ; 3.723     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[15]     ; CLK48M     ; 3.630     ; 3.723     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------+
; CPU_Data[*]  ; CPU_RD     ; 4.451     ; 4.544     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[0] ; CPU_RD     ; 4.455     ; 4.548     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[1] ; CPU_RD     ; 4.458     ; 4.551     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[2] ; CPU_RD     ; 4.458     ; 4.551     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[3] ; CPU_RD     ; 5.686     ; 5.986     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[4] ; CPU_RD     ; 4.451     ; 4.544     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[5] ; CPU_RD     ; 4.451     ; 4.544     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[6] ; CPU_RD     ; 4.567     ; 4.632     ; Rise       ; CPU_RD                                            ;
;  CPU_Data[7] ; CPU_RD     ; 4.625     ; 4.718     ; Rise       ; CPU_RD                                            ;
; CPU_Data[*]  ; CPU_RD     ; 4.451     ; 4.544     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[0] ; CPU_RD     ; 4.455     ; 4.548     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[1] ; CPU_RD     ; 4.458     ; 4.551     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[2] ; CPU_RD     ; 4.458     ; 4.551     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[3] ; CPU_RD     ; 5.686     ; 5.986     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[4] ; CPU_RD     ; 4.451     ; 4.544     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[5] ; CPU_RD     ; 4.451     ; 4.544     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[6] ; CPU_RD     ; 4.567     ; 4.632     ; Fall       ; CPU_RD                                            ;
;  CPU_Data[7] ; CPU_RD     ; 4.625     ; 4.718     ; Fall       ; CPU_RD                                            ;
; DQ0[*]       ; CLK48M     ; 2.810     ; 2.875     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[0]      ; CLK48M     ; 2.851     ; 2.944     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[1]      ; CLK48M     ; 2.810     ; 2.875     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[2]      ; CLK48M     ; 3.199     ; 3.273     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[3]      ; CLK48M     ; 2.868     ; 2.961     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[4]      ; CLK48M     ; 2.997     ; 3.071     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[5]      ; CLK48M     ; 2.868     ; 2.961     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[6]      ; CLK48M     ; 3.049     ; 3.142     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[7]      ; CLK48M     ; 3.049     ; 3.142     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[8]      ; CLK48M     ; 3.085     ; 3.159     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[9]      ; CLK48M     ; 3.085     ; 3.159     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[10]     ; CLK48M     ; 3.090     ; 3.164     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[11]     ; CLK48M     ; 3.090     ; 3.164     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[12]     ; CLK48M     ; 3.113     ; 3.187     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[13]     ; CLK48M     ; 3.113     ; 3.187     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[14]     ; CLK48M     ; 3.199     ; 3.273     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[15]     ; CLK48M     ; 3.199     ; 3.273     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DQ1[*]       ; CLK48M     ; 2.670     ; 2.744     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[0]      ; CLK48M     ; 2.827     ; 2.901     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[1]      ; CLK48M     ; 2.827     ; 2.901     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[2]      ; CLK48M     ; 2.833     ; 2.907     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[3]      ; CLK48M     ; 2.833     ; 2.907     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[4]      ; CLK48M     ; 2.833     ; 2.907     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[5]      ; CLK48M     ; 2.673     ; 2.747     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[6]      ; CLK48M     ; 2.670     ; 2.744     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[7]      ; CLK48M     ; 2.670     ; 2.744     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[8]      ; CLK48M     ; 3.023     ; 3.116     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[9]      ; CLK48M     ; 4.258     ; 4.558     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[10]     ; CLK48M     ; 3.036     ; 3.129     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[11]     ; CLK48M     ; 3.036     ; 3.129     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[12]     ; CLK48M     ; 3.037     ; 3.130     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[13]     ; CLK48M     ; 3.037     ; 3.130     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[14]     ; CLK48M     ; 2.833     ; 2.926     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[15]     ; CLK48M     ; 2.833     ; 2.926     ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+----------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                              ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                   ; -6.402  ; -0.915 ; -0.620   ; 0.059   ; -3.000              ;
;  CLK48M                                            ; -0.198  ; -0.674 ; N/A      ; N/A     ; 9.680               ;
;  CPU_RD                                            ; -0.095  ; 0.116  ; -0.620   ; 0.059   ; -3.000              ;
;  CPU_Set                                           ; -4.580  ; -0.915 ; N/A      ; N/A     ; -3.000              ;
;  CPU_WR                                            ; -0.304  ; 0.217  ; N/A      ; N/A     ; -3.000              ;
;  LED_Check:U9|Low_Clk_Counter[19]                  ; -6.402  ; 0.179  ; N/A      ; N/A     ; -1.487              ;
;  U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 1.040   ; 0.156  ; N/A      ; N/A     ; 4.344               ;
;  U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 5.443   ; 0.166  ; N/A      ; N/A     ; 27.521              ;
; Design-wide TNS                                    ; -91.173 ; -6.755 ; -4.488   ; 0.0     ; -66.645             ;
;  CLK48M                                            ; -0.198  ; -0.674 ; N/A      ; N/A     ; 0.000               ;
;  CPU_RD                                            ; -0.540  ; 0.000  ; -4.488   ; 0.000   ; -14.896             ;
;  CPU_Set                                           ; -45.606 ; -6.416 ; N/A      ; N/A     ; -15.649             ;
;  CPU_WR                                            ; -1.165  ; 0.000  ; N/A      ; N/A     ; -26.792             ;
;  LED_Check:U9|Low_Clk_Counter[19]                  ; -43.761 ; 0.000  ; N/A      ; N/A     ; -17.844             ;
;  U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+---------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; CPU_Data[*]  ; CPU_WR     ; 2.983 ; 3.239 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[0] ; CPU_WR     ; 2.385 ; 2.661 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[1] ; CPU_WR     ; 2.405 ; 2.680 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[2] ; CPU_WR     ; 2.557 ; 2.861 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[3] ; CPU_WR     ; 2.915 ; 3.176 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[4] ; CPU_WR     ; 2.799 ; 3.048 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[5] ; CPU_WR     ; 2.971 ; 3.221 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[6] ; CPU_WR     ; 2.638 ; 2.840 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[7] ; CPU_WR     ; 2.983 ; 3.239 ; Rise       ; CPU_WR                                            ;
; DQ0[*]       ; CLK48M     ; 6.598 ; 6.731 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[0]      ; CLK48M     ; 6.410 ; 6.538 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[1]      ; CLK48M     ; 6.221 ; 6.340 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[2]      ; CLK48M     ; 6.542 ; 6.696 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[3]      ; CLK48M     ; 6.535 ; 6.556 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[4]      ; CLK48M     ; 6.239 ; 6.385 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[5]      ; CLK48M     ; 6.592 ; 6.671 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[6]      ; CLK48M     ; 5.411 ; 5.583 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[7]      ; CLK48M     ; 5.808 ; 5.910 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[8]      ; CLK48M     ; 6.071 ; 6.251 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[9]      ; CLK48M     ; 6.044 ; 6.245 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[10]     ; CLK48M     ; 5.930 ; 6.139 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[11]     ; CLK48M     ; 5.981 ; 6.245 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[12]     ; CLK48M     ; 5.845 ; 6.074 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[13]     ; CLK48M     ; 6.069 ; 6.303 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[14]     ; CLK48M     ; 6.102 ; 6.223 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[15]     ; CLK48M     ; 6.598 ; 6.731 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DQ1[*]       ; CLK48M     ; 6.252 ; 6.350 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[0]      ; CLK48M     ; 5.806 ; 5.978 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[1]      ; CLK48M     ; 5.920 ; 6.063 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[2]      ; CLK48M     ; 6.252 ; 6.350 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[3]      ; CLK48M     ; 6.179 ; 6.221 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[4]      ; CLK48M     ; 5.913 ; 6.072 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[5]      ; CLK48M     ; 5.750 ; 5.921 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[6]      ; CLK48M     ; 5.078 ; 5.345 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[7]      ; CLK48M     ; 5.295 ; 5.515 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[8]      ; CLK48M     ; 5.635 ; 5.769 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[9]      ; CLK48M     ; 5.617 ; 5.759 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[10]     ; CLK48M     ; 5.529 ; 5.676 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[11]     ; CLK48M     ; 5.575 ; 5.730 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[12]     ; CLK48M     ; 5.298 ; 5.412 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[13]     ; CLK48M     ; 5.416 ; 5.537 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[14]     ; CLK48M     ; 6.010 ; 6.173 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[15]     ; CLK48M     ; 6.206 ; 6.300 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; RESETn       ; CLK48M     ; 7.852 ; 8.234 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DATAIN[*]    ; CLK48M     ; 4.614 ; 4.924 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[0]   ; CLK48M     ; 4.379 ; 4.671 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[1]   ; CLK48M     ; 4.172 ; 4.469 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[2]   ; CLK48M     ; 4.165 ; 4.459 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[3]   ; CLK48M     ; 4.454 ; 4.693 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[4]   ; CLK48M     ; 4.133 ; 4.424 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[5]   ; CLK48M     ; 4.221 ; 4.513 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[6]   ; CLK48M     ; 4.493 ; 4.728 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[7]   ; CLK48M     ; 4.414 ; 4.667 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[8]   ; CLK48M     ; 4.548 ; 4.866 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[9]   ; CLK48M     ; 4.614 ; 4.924 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[10]  ; CLK48M     ; 4.558 ; 4.875 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[11]  ; CLK48M     ; 4.534 ; 4.853 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[12]  ; CLK48M     ; 4.546 ; 4.887 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[13]  ; CLK48M     ; 4.226 ; 4.592 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[14]  ; CLK48M     ; 4.244 ; 4.632 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[15]  ; CLK48M     ; 4.566 ; 4.874 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
; FLAGC        ; CLK48M     ; 5.033 ; 5.333 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+--------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+--------+--------+------------+---------------------------------------------------+
; CPU_Data[*]  ; CPU_WR     ; -0.981 ; -1.728 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[0] ; CPU_WR     ; -0.981 ; -1.728 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[1] ; CPU_WR     ; -0.989 ; -1.746 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[2] ; CPU_WR     ; -1.052 ; -1.812 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[3] ; CPU_WR     ; -1.184 ; -1.956 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[4] ; CPU_WR     ; -1.164 ; -1.944 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[5] ; CPU_WR     ; -1.219 ; -1.996 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[6] ; CPU_WR     ; -1.102 ; -1.819 ; Rise       ; CPU_WR                                            ;
;  CPU_Data[7] ; CPU_WR     ; -1.226 ; -2.004 ; Rise       ; CPU_WR                                            ;
; DQ0[*]       ; CLK48M     ; -2.153 ; -2.964 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[0]      ; CLK48M     ; -2.522 ; -3.364 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[1]      ; CLK48M     ; -2.471 ; -3.311 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[2]      ; CLK48M     ; -2.562 ; -3.437 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[3]      ; CLK48M     ; -2.571 ; -3.411 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[4]      ; CLK48M     ; -2.477 ; -3.320 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[5]      ; CLK48M     ; -2.589 ; -3.435 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[6]      ; CLK48M     ; -2.153 ; -2.964 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[7]      ; CLK48M     ; -2.337 ; -3.153 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[8]      ; CLK48M     ; -2.394 ; -3.236 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[9]      ; CLK48M     ; -2.409 ; -3.260 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[10]     ; CLK48M     ; -2.348 ; -3.179 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[11]     ; CLK48M     ; -2.376 ; -3.239 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[12]     ; CLK48M     ; -2.309 ; -3.147 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[13]     ; CLK48M     ; -2.409 ; -3.274 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[14]     ; CLK48M     ; -2.392 ; -3.210 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[15]     ; CLK48M     ; -2.586 ; -3.461 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DQ1[*]       ; CLK48M     ; -2.034 ; -2.839 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[0]      ; CLK48M     ; -2.305 ; -3.124 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[1]      ; CLK48M     ; -2.364 ; -3.192 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[2]      ; CLK48M     ; -2.467 ; -3.320 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[3]      ; CLK48M     ; -2.432 ; -3.256 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[4]      ; CLK48M     ; -2.352 ; -3.184 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[5]      ; CLK48M     ; -2.286 ; -3.105 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[6]      ; CLK48M     ; -2.034 ; -2.839 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[7]      ; CLK48M     ; -2.109 ; -2.901 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[8]      ; CLK48M     ; -2.227 ; -3.022 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[9]      ; CLK48M     ; -2.200 ; -3.001 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[10]     ; CLK48M     ; -2.181 ; -2.973 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[11]     ; CLK48M     ; -2.202 ; -3.008 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[12]     ; CLK48M     ; -2.075 ; -2.844 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[13]     ; CLK48M     ; -2.134 ; -2.917 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[14]     ; CLK48M     ; -2.386 ; -3.213 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[15]     ; CLK48M     ; -2.432 ; -3.268 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; RESETn       ; CLK48M     ; -3.393 ; -4.040 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DATAIN[*]    ; CLK48M     ; -1.651 ; -2.400 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[0]   ; CLK48M     ; -1.745 ; -2.526 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[1]   ; CLK48M     ; -1.667 ; -2.420 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[2]   ; CLK48M     ; -1.660 ; -2.412 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[3]   ; CLK48M     ; -1.759 ; -2.523 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[4]   ; CLK48M     ; -1.651 ; -2.400 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[5]   ; CLK48M     ; -1.679 ; -2.439 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[6]   ; CLK48M     ; -1.781 ; -2.550 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[7]   ; CLK48M     ; -1.758 ; -2.518 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[8]   ; CLK48M     ; -1.832 ; -2.641 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[9]   ; CLK48M     ; -1.866 ; -2.653 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[10]  ; CLK48M     ; -1.841 ; -2.635 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[11]  ; CLK48M     ; -1.826 ; -2.620 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[12]  ; CLK48M     ; -1.845 ; -2.649 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[13]  ; CLK48M     ; -1.715 ; -2.510 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[14]  ; CLK48M     ; -1.740 ; -2.541 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
;  DATAIN[15]  ; CLK48M     ; -1.859 ; -2.647 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
; FLAGC        ; CLK48M     ; -2.021 ; -2.802 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+--------------+----------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port    ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+--------------+----------------------------------+--------+--------+------------+---------------------------------------------------+
; CPU_Data[*]  ; CPU_RD                           ; 10.171 ; 9.574  ; Rise       ; CPU_RD                                            ;
;  CPU_Data[0] ; CPU_RD                           ; 7.566  ; 7.380  ; Rise       ; CPU_RD                                            ;
;  CPU_Data[1] ; CPU_RD                           ; 8.137  ; 7.884  ; Rise       ; CPU_RD                                            ;
;  CPU_Data[2] ; CPU_RD                           ; 8.201  ; 7.911  ; Rise       ; CPU_RD                                            ;
;  CPU_Data[3] ; CPU_RD                           ; 10.171 ; 9.574  ; Rise       ; CPU_RD                                            ;
;  CPU_Data[4] ; CPU_RD                           ; 8.213  ; 7.968  ; Rise       ; CPU_RD                                            ;
;  CPU_Data[5] ; CPU_RD                           ; 8.825  ; 8.537  ; Rise       ; CPU_RD                                            ;
;  CPU_Data[6] ; CPU_RD                           ; 8.479  ; 8.242  ; Rise       ; CPU_RD                                            ;
;  CPU_Data[7] ; CPU_RD                           ; 8.656  ; 8.434  ; Rise       ; CPU_RD                                            ;
; CPU_Data[*]  ; CPU_Set                          ; 12.401 ; 11.755 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[0] ; CPU_Set                          ; 10.146 ; 9.992  ; Rise       ; CPU_Set                                           ;
;  CPU_Data[1] ; CPU_Set                          ; 10.369 ; 10.067 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[2] ; CPU_Set                          ; 10.427 ; 10.088 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[3] ; CPU_Set                          ; 12.401 ; 11.755 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[4] ; CPU_Set                          ; 10.753 ; 10.529 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[5] ; CPU_Set                          ; 10.648 ; 10.315 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[6] ; CPU_Set                          ; 9.983  ; 9.742  ; Rise       ; CPU_Set                                           ;
;  CPU_Data[7] ; CPU_Set                          ; 10.583 ; 10.391 ; Rise       ; CPU_Set                                           ;
; CPU_Data[*]  ; CPU_Set                          ; 14.486 ; 13.750 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[0] ; CPU_Set                          ; 10.553 ; 10.337 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[1] ; CPU_Set                          ; 12.219 ; 11.886 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[2] ; CPU_Set                          ; 11.864 ; 11.538 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[3] ; CPU_Set                          ; 14.486 ; 13.750 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[4] ; CPU_Set                          ; 11.819 ; 11.439 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[5] ; CPU_Set                          ; 11.878 ; 11.541 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[6] ; CPU_Set                          ; 11.337 ; 11.023 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[7] ; CPU_Set                          ; 11.437 ; 11.098 ; Fall       ; CPU_Set                                           ;
; Check        ; LED_Check:U9|Low_Clk_Counter[19] ; 8.938  ; 8.688  ; Rise       ; LED_Check:U9|Low_Clk_Counter[19]                  ;
; A0[*]        ; CLK48M                           ; 7.755  ; 7.175  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[0]       ; CLK48M                           ; 5.151  ; 4.951  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[1]       ; CLK48M                           ; 4.773  ; 4.599  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[2]       ; CLK48M                           ; 5.524  ; 5.315  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[3]       ; CLK48M                           ; 7.755  ; 7.175  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[4]       ; CLK48M                           ; 5.495  ; 5.271  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[5]       ; CLK48M                           ; 5.396  ; 5.138  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[6]       ; CLK48M                           ; 5.151  ; 4.962  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[7]       ; CLK48M                           ; 5.422  ; 5.150  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[8]       ; CLK48M                           ; 5.405  ; 5.160  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[9]       ; CLK48M                           ; 5.531  ; 5.404  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[10]      ; CLK48M                           ; 5.260  ; 5.066  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[11]      ; CLK48M                           ; 5.528  ; 5.405  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[12]      ; CLK48M                           ; 4.820  ; 4.650  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; A1[*]        ; CLK48M                           ; 7.368  ; 6.789  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[0]       ; CLK48M                           ; 5.795  ; 5.497  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[1]       ; CLK48M                           ; 5.670  ; 5.501  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[2]       ; CLK48M                           ; 5.674  ; 5.492  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[3]       ; CLK48M                           ; 5.746  ; 5.561  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[4]       ; CLK48M                           ; 5.591  ; 5.320  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[5]       ; CLK48M                           ; 5.138  ; 4.927  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[6]       ; CLK48M                           ; 5.289  ; 5.035  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[7]       ; CLK48M                           ; 7.368  ; 6.789  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[8]       ; CLK48M                           ; 5.385  ; 5.142  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[9]       ; CLK48M                           ; 5.352  ; 5.151  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[10]      ; CLK48M                           ; 5.223  ; 5.013  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[11]      ; CLK48M                           ; 5.422  ; 5.192  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[12]      ; CLK48M                           ; 5.451  ; 5.212  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; BA0[*]       ; CLK48M                           ; 5.131  ; 4.956  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  BA0[0]      ; CLK48M                           ; 5.131  ; 4.956  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  BA0[1]      ; CLK48M                           ; 4.828  ; 4.657  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; BA1[*]       ; CLK48M                           ; 5.446  ; 5.175  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  BA1[0]      ; CLK48M                           ; 5.140  ; 4.935  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  BA1[1]      ; CLK48M                           ; 5.446  ; 5.175  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CASn0        ; CLK48M                           ; 5.567  ; 5.827  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CASn1        ; CLK48M                           ; 4.939  ; 5.140  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CLK0         ; CLK48M                           ; 3.109  ;        ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CLK1         ; CLK48M                           ; 3.119  ;        ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DQ0[*]       ; CLK48M                           ; 9.073  ; 8.538  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[0]      ; CLK48M                           ; 8.526  ; 8.056  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[1]      ; CLK48M                           ; 8.696  ; 8.283  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[2]      ; CLK48M                           ; 9.073  ; 8.538  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[3]      ; CLK48M                           ; 8.875  ; 8.391  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[4]      ; CLK48M                           ; 8.972  ; 8.497  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[5]      ; CLK48M                           ; 8.317  ; 7.872  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[6]      ; CLK48M                           ; 8.780  ; 8.317  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[7]      ; CLK48M                           ; 8.792  ; 8.346  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[8]      ; CLK48M                           ; 8.493  ; 8.019  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[9]      ; CLK48M                           ; 8.316  ; 7.865  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[10]     ; CLK48M                           ; 8.253  ; 7.810  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[11]     ; CLK48M                           ; 8.059  ; 7.646  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[12]     ; CLK48M                           ; 8.708  ; 8.226  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[13]     ; CLK48M                           ; 8.221  ; 7.759  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[14]     ; CLK48M                           ; 8.815  ; 8.335  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[15]     ; CLK48M                           ; 8.602  ; 8.164  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DQ1[*]       ; CLK48M                           ; 10.368 ; 9.581  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[0]      ; CLK48M                           ; 8.408  ; 7.933  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[1]      ; CLK48M                           ; 8.050  ; 7.638  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[2]      ; CLK48M                           ; 7.802  ; 7.452  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[3]      ; CLK48M                           ; 8.298  ; 7.828  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[4]      ; CLK48M                           ; 8.256  ; 7.849  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[5]      ; CLK48M                           ; 8.029  ; 7.647  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[6]      ; CLK48M                           ; 7.972  ; 7.533  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[7]      ; CLK48M                           ; 7.850  ; 7.436  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[8]      ; CLK48M                           ; 8.432  ; 7.952  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[9]      ; CLK48M                           ; 10.368 ; 9.581  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[10]     ; CLK48M                           ; 7.918  ; 7.495  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[11]     ; CLK48M                           ; 7.915  ; 7.455  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[12]     ; CLK48M                           ; 8.319  ; 7.840  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[13]     ; CLK48M                           ; 7.751  ; 7.334  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[14]     ; CLK48M                           ; 7.550  ; 7.205  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[15]     ; CLK48M                           ; 7.158  ; 6.877  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; LDQM0        ; CLK48M                           ; 4.825  ; 5.001  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; LDQM1        ; CLK48M                           ; 4.258  ; 4.421  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; RASn0        ; CLK48M                           ; 6.799  ; 7.338  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; RASn1        ; CLK48M                           ; 4.964  ; 5.187  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; UDQM0        ; CLK48M                           ; 4.669  ; 4.847  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; UDQM1        ; CLK48M                           ; 4.617  ; 4.794  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; WEn0         ; CLK48M                           ; 5.361  ; 5.579  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; WEn1         ; CLK48M                           ; 4.641  ; 4.804  ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CLK0         ; CLK48M                           ;        ; 2.931  ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CLK1         ; CLK48M                           ;        ; 2.943  ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; IFCLK        ; CLK48M                           ; 2.947  ;        ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
; IFCLK        ; CLK48M                           ;        ; 2.824  ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
; SLRD         ; CLK48M                           ; 5.142  ; 5.382  ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+----------------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+--------------+----------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+----------------------------------+-------+-------+------------+---------------------------------------------------+
; CPU_Data[*]  ; CPU_RD                           ; 3.304 ; 3.300 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[0] ; CPU_RD                           ; 3.304 ; 3.300 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[1] ; CPU_RD                           ; 3.512 ; 3.530 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[2] ; CPU_RD                           ; 3.528 ; 3.542 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[3] ; CPU_RD                           ; 4.931 ; 4.749 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[4] ; CPU_RD                           ; 3.558 ; 3.583 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[5] ; CPU_RD                           ; 3.770 ; 3.777 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[6] ; CPU_RD                           ; 3.614 ; 3.637 ; Rise       ; CPU_RD                                            ;
;  CPU_Data[7] ; CPU_RD                           ; 3.645 ; 3.673 ; Rise       ; CPU_RD                                            ;
; CPU_Data[*]  ; CPU_Set                          ; 3.299 ; 3.312 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[0] ; CPU_Set                          ; 3.299 ; 3.312 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[1] ; CPU_Set                          ; 3.627 ; 3.649 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[2] ; CPU_Set                          ; 3.640 ; 3.656 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[3] ; CPU_Set                          ; 5.046 ; 4.866 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[4] ; CPU_Set                          ; 3.673 ; 3.716 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[5] ; CPU_Set                          ; 3.648 ; 3.667 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[6] ; CPU_Set                          ; 3.385 ; 3.412 ; Rise       ; CPU_Set                                           ;
;  CPU_Data[7] ; CPU_Set                          ; 3.440 ; 3.441 ; Rise       ; CPU_Set                                           ;
; CPU_Data[*]  ; CPU_Set                          ; 4.306 ; 4.348 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[0] ; CPU_Set                          ; 4.446 ; 4.417 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[1] ; CPU_Set                          ; 4.528 ; 4.542 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[2] ; CPU_Set                          ; 4.539 ; 4.549 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[3] ; CPU_Set                          ; 5.945 ; 5.759 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[4] ; CPU_Set                          ; 4.703 ; 4.705 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[5] ; CPU_Set                          ; 4.651 ; 4.662 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[6] ; CPU_Set                          ; 4.306 ; 4.348 ; Fall       ; CPU_Set                                           ;
;  CPU_Data[7] ; CPU_Set                          ; 4.617 ; 4.604 ; Fall       ; CPU_Set                                           ;
; Check        ; LED_Check:U9|Low_Clk_Counter[19] ; 4.011 ; 4.151 ; Rise       ; LED_Check:U9|Low_Clk_Counter[19]                  ;
; A0[*]        ; CLK48M                           ; 1.872 ; 1.884 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[0]       ; CLK48M                           ; 2.046 ; 2.074 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[1]       ; CLK48M                           ; 1.872 ; 1.884 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[2]       ; CLK48M                           ; 2.196 ; 2.244 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[3]       ; CLK48M                           ; 3.725 ; 3.532 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[4]       ; CLK48M                           ; 2.195 ; 2.240 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[5]       ; CLK48M                           ; 2.121 ; 2.147 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[6]       ; CLK48M                           ; 2.044 ; 2.074 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[7]       ; CLK48M                           ; 2.135 ; 2.164 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[8]       ; CLK48M                           ; 2.139 ; 2.171 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[9]       ; CLK48M                           ; 2.284 ; 2.371 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[10]      ; CLK48M                           ; 2.097 ; 2.140 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[11]      ; CLK48M                           ; 2.285 ; 2.372 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A0[12]      ; CLK48M                           ; 1.903 ; 1.918 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; A1[*]        ; CLK48M                           ; 2.038 ; 2.058 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[0]       ; CLK48M                           ; 2.298 ; 2.348 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[1]       ; CLK48M                           ; 2.297 ; 2.383 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[2]       ; CLK48M                           ; 2.280 ; 2.349 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[3]       ; CLK48M                           ; 2.292 ; 2.366 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[4]       ; CLK48M                           ; 2.202 ; 2.252 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[5]       ; CLK48M                           ; 2.038 ; 2.058 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[6]       ; CLK48M                           ; 2.067 ; 2.095 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[7]       ; CLK48M                           ; 3.552 ; 3.341 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[8]       ; CLK48M                           ; 2.112 ; 2.154 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[9]       ; CLK48M                           ; 2.094 ; 2.148 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[10]      ; CLK48M                           ; 2.072 ; 2.108 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[11]      ; CLK48M                           ; 2.133 ; 2.180 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  A1[12]      ; CLK48M                           ; 2.169 ; 2.214 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; BA0[*]       ; CLK48M                           ; 1.906 ; 1.920 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  BA0[0]      ; CLK48M                           ; 2.012 ; 2.041 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  BA0[1]      ; CLK48M                           ; 1.906 ; 1.920 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; BA1[*]       ; CLK48M                           ; 2.042 ; 2.064 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  BA1[0]      ; CLK48M                           ; 2.042 ; 2.064 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  BA1[1]      ; CLK48M                           ; 2.143 ; 2.178 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CASn0        ; CLK48M                           ; 2.357 ; 2.289 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CASn1        ; CLK48M                           ; 2.065 ; 2.043 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CLK0         ; CLK48M                           ; 1.207 ;       ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CLK1         ; CLK48M                           ; 1.214 ;       ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DQ0[*]       ; CLK48M                           ; 2.748 ; 2.734 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[0]      ; CLK48M                           ; 2.890 ; 2.794 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[1]      ; CLK48M                           ; 3.025 ; 2.994 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[2]      ; CLK48M                           ; 3.202 ; 3.155 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[3]      ; CLK48M                           ; 3.058 ; 2.982 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[4]      ; CLK48M                           ; 3.027 ; 2.973 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[5]      ; CLK48M                           ; 2.748 ; 2.734 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[6]      ; CLK48M                           ; 3.034 ; 2.957 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[7]      ; CLK48M                           ; 3.096 ; 3.024 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[8]      ; CLK48M                           ; 2.898 ; 2.823 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[9]      ; CLK48M                           ; 2.888 ; 2.802 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[10]     ; CLK48M                           ; 2.875 ; 2.788 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[11]     ; CLK48M                           ; 2.906 ; 2.820 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[12]     ; CLK48M                           ; 2.958 ; 2.886 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[13]     ; CLK48M                           ; 2.839 ; 2.846 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[14]     ; CLK48M                           ; 2.869 ; 2.898 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ0[15]     ; CLK48M                           ; 2.761 ; 2.768 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; DQ1[*]       ; CLK48M                           ; 2.417 ; 2.410 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[0]      ; CLK48M                           ; 2.874 ; 2.809 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[1]      ; CLK48M                           ; 2.794 ; 2.709 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[2]      ; CLK48M                           ; 2.742 ; 2.657 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[3]      ; CLK48M                           ; 2.835 ; 2.764 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[4]      ; CLK48M                           ; 2.782 ; 2.705 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[5]      ; CLK48M                           ; 2.635 ; 2.657 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[6]      ; CLK48M                           ; 2.678 ; 2.662 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[7]      ; CLK48M                           ; 2.687 ; 2.663 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[8]      ; CLK48M                           ; 2.861 ; 2.847 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[9]      ; CLK48M                           ; 4.288 ; 4.081 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[10]     ; CLK48M                           ; 2.720 ; 2.691 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[11]     ; CLK48M                           ; 2.768 ; 2.752 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[12]     ; CLK48M                           ; 2.774 ; 2.749 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[13]     ; CLK48M                           ; 2.617 ; 2.629 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[14]     ; CLK48M                           ; 2.529 ; 2.529 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
;  DQ1[15]     ; CLK48M                           ; 2.417 ; 2.410 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; LDQM0        ; CLK48M                           ; 2.000 ; 1.967 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; LDQM1        ; CLK48M                           ; 1.722 ; 1.736 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; RASn0        ; CLK48M                           ; 3.333 ; 3.542 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; RASn1        ; CLK48M                           ; 2.074 ; 2.046 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; UDQM0        ; CLK48M                           ; 1.934 ; 1.915 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; UDQM1        ; CLK48M                           ; 1.876 ; 1.884 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; WEn0         ; CLK48M                           ; 2.279 ; 2.218 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; WEn1         ; CLK48M                           ; 1.916 ; 1.904 ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CLK0         ; CLK48M                           ;       ; 1.195 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; CLK1         ; CLK48M                           ;       ; 1.201 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ;
; IFCLK        ; CLK48M                           ; 1.147 ;       ; Rise       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
; IFCLK        ; CLK48M                           ;       ; 1.142 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
; SLRD         ; CLK48M                           ; 2.207 ; 2.169 ; Fall       ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+----------------------------------+-------+-------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Check          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SLRD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SLWR           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IFCLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Laser_En       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Laser_ST       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Laser_Clk      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Laser_Data[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Laser_Data[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Laser_Data[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Laser_Data[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Laser_Data[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Laser_Data[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Laser_Data[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Laser_Data[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Laser_Data[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Laser_Data[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Laser_Data[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Laser_Data[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Laser_Data[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Laser_Data[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Laser_Data[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Laser_Data[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLK0           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CKE0           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CSn0           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RASn0          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CASn0          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WEn0           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UDQM0          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LDQM0          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BA0[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BA0[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A0[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A0[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A0[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A0[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A0[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A0[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A0[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A0[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A0[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A0[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A0[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A0[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A0[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLK1           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CKE1           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CSn1           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RASn1          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CASn1          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WEn1           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UDQM1          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LDQM1          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BA1[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BA1[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A1[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A1[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A1[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A1[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A1[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A1[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A1[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A1[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A1[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A1[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A1[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A1[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A1[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CPU_Data[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CPU_Data[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CPU_Data[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CPU_Data[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CPU_Data[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CPU_Data[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CPU_Data[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CPU_Data[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ0[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ0[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ0[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ0[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ0[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ0[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ0[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ0[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ0[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ0[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ0[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ0[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ0[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ0[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ0[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ0[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ1[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ1[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ1[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ1[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ1[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ1[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ1[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ1[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ1[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ1[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ1[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ1[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ1[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ1[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ1[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DQ1[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; FLAGB                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Laser_On                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Encode_A                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Encode_B                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CPU_Data[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CPU_Data[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CPU_Data[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CPU_Data[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CPU_Data[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CPU_Data[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CPU_Data[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CPU_Data[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ0[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ0[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ0[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ0[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ0[4]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ0[5]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ0[6]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ0[7]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ0[8]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ0[9]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ0[10]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ0[11]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ0[12]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ0[13]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ0[14]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ0[15]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ1[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ1[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ1[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ1[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ1[4]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ1[5]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ1[6]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ1[7]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ1[8]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ1[9]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ1[10]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ1[11]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ1[12]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ1[13]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ1[14]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DQ1[15]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FLAGC                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RESETn                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK48M                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CPU_Set                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CPU_RD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DATAIN[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DATAIN[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DATAIN[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DATAIN[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DATAIN[4]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DATAIN[5]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DATAIN[6]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DATAIN[7]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DATAIN[8]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DATAIN[9]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DATAIN[10]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DATAIN[11]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DATAIN[12]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DATAIN[13]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DATAIN[14]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DATAIN[15]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CPU_WR                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Check          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SLRD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SLWR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; IFCLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; Laser_En       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; Laser_ST       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; Laser_Clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; Laser_Data[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; Laser_Data[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; Laser_Data[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; Laser_Data[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; Laser_Data[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; Laser_Data[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; Laser_Data[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; Laser_Data[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; Laser_Data[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; Laser_Data[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; Laser_Data[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; Laser_Data[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; Laser_Data[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; Laser_Data[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; Laser_Data[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; Laser_Data[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; CLK0           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; CKE0           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; CSn0           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; RASn0          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; CASn0          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; WEn0           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; UDQM0          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LDQM0          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; BA0[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; BA0[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; A0[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; A0[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; A0[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; A0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; A0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; A0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; A0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; A0[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; A0[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; A0[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; A0[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; A0[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; A0[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; CLK1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; CKE1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; CSn1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; RASn1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; CASn1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; WEn1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; UDQM1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LDQM1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; BA1[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; BA1[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; A1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; A1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; A1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; A1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; A1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; A1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; A1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; A1[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; A1[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; A1[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; A1[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; A1[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; A1[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; CPU_Data[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; CPU_Data[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; CPU_Data[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; CPU_Data[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; CPU_Data[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; CPU_Data[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; CPU_Data[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; CPU_Data[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DQ0[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DQ0[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DQ0[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DQ0[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DQ0[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DQ0[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DQ0[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DQ0[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DQ0[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DQ0[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DQ0[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DQ0[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DQ0[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DQ0[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DQ0[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DQ0[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DQ1[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DQ1[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DQ1[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DQ1[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DQ1[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DQ1[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DQ1[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DQ1[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DQ1[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DQ1[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; DQ1[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DQ1[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DQ1[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DQ1[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DQ1[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DQ1[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.156 V            ; 0.147 V                              ; 0.26 V                               ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.156 V           ; 0.147 V                             ; 0.26 V                              ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Check          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SLRD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SLWR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; IFCLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; Laser_En       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; Laser_ST       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; Laser_Clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; Laser_Data[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; Laser_Data[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; Laser_Data[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; Laser_Data[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; Laser_Data[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; Laser_Data[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; Laser_Data[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; Laser_Data[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; Laser_Data[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; Laser_Data[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; Laser_Data[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; Laser_Data[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; Laser_Data[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; Laser_Data[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; Laser_Data[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; Laser_Data[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; CLK0           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; CKE0           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; CSn0           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; RASn0          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; CASn0          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; WEn0           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; UDQM0          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LDQM0          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; BA0[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; BA0[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; A0[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; A0[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; A0[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; A0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; A0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; A0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; A0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; A0[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; A0[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; A0[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; A0[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; A0[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; A0[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; CLK1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; CKE1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; CSn1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; RASn1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; CASn1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; WEn1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; UDQM1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LDQM1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; BA1[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; BA1[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; A1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; A1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; A1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; A1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; A1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; A1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; A1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; A1[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; A1[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; A1[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; A1[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; A1[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; A1[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; CPU_Data[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; CPU_Data[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; CPU_Data[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; CPU_Data[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; CPU_Data[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; CPU_Data[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; CPU_Data[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; CPU_Data[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DQ0[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DQ0[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; DQ0[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DQ0[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DQ0[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DQ0[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DQ0[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DQ0[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DQ0[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DQ0[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DQ0[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DQ0[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DQ0[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DQ0[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DQ0[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DQ0[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DQ1[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DQ1[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DQ1[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DQ1[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DQ1[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DQ1[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DQ1[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DQ1[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DQ1[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DQ1[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; DQ1[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DQ1[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DQ1[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DQ1[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DQ1[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DQ1[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.165 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.165 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Check          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SLRD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SLWR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; IFCLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; Laser_En       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; Laser_ST       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; Laser_Clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; Laser_Data[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Laser_Data[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Laser_Data[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Laser_Data[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Laser_Data[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Laser_Data[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Laser_Data[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; Laser_Data[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; Laser_Data[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; Laser_Data[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Laser_Data[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Laser_Data[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; Laser_Data[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; Laser_Data[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Laser_Data[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Laser_Data[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; CLK0           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; CKE0           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; CSn0           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RASn0          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; CASn0          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; WEn0           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; UDQM0          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LDQM0          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; BA0[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BA0[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A0[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A0[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A0[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; A0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A0[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A0[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A0[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A0[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A0[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A0[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; CLK1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; CKE1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; CSn1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RASn1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; CASn1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; WEn1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; UDQM1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LDQM1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BA1[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BA1[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A1[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; A1[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A1[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; A1[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A1[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; A1[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; CPU_Data[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; CPU_Data[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; CPU_Data[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; CPU_Data[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; CPU_Data[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; CPU_Data[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; CPU_Data[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; CPU_Data[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DQ0[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DQ0[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DQ0[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ0[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DQ0[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ0[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DQ0[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DQ0[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DQ0[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ0[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ0[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ0[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ0[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ0[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ0[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ0[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ1[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ1[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ1[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ1[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ1[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ1[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ1[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ1[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DQ1[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DQ1[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DQ1[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DQ1[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DQ1[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DQ1[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DQ1[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DQ1[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.258 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.258 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; CLK48M                                            ; CLK48M                                            ; 209      ; 0        ; 0        ; 0        ;
; LED_Check:U9|Low_Clk_Counter[19]                  ; CLK48M                                            ; 1        ; 1        ; 0        ; 0        ;
; CPU_Set                                           ; CPU_RD                                            ; 8        ; 0        ; 0        ; 0        ;
; CPU_Set                                           ; CPU_Set                                           ; 0        ; 8        ; 0        ; 8        ;
; CPU_WR                                            ; CPU_Set                                           ; 0        ; 0        ; 8        ; 0        ;
; CPU_WR                                            ; CPU_WR                                            ; 8        ; 0        ; 0        ; 0        ;
; CPU_Set                                           ; LED_Check:U9|Low_Clk_Counter[19]                  ; 0        ; 40       ; 0        ; 0        ;
; LED_Check:U9|Low_Clk_Counter[19]                  ; LED_Check:U9|Low_Clk_Counter[19]                  ; 198      ; 0        ; 0        ; 0        ;
; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4656     ; 104      ; 2        ; 0        ;
; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 156      ; 0        ; 0        ;
; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 36       ; 0        ;
; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 0        ; 520      ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; CLK48M                                            ; CLK48M                                            ; 209      ; 0        ; 0        ; 0        ;
; LED_Check:U9|Low_Clk_Counter[19]                  ; CLK48M                                            ; 1        ; 1        ; 0        ; 0        ;
; CPU_Set                                           ; CPU_RD                                            ; 8        ; 0        ; 0        ; 0        ;
; CPU_Set                                           ; CPU_Set                                           ; 0        ; 8        ; 0        ; 8        ;
; CPU_WR                                            ; CPU_Set                                           ; 0        ; 0        ; 8        ; 0        ;
; CPU_WR                                            ; CPU_WR                                            ; 8        ; 0        ; 0        ; 0        ;
; CPU_Set                                           ; LED_Check:U9|Low_Clk_Counter[19]                  ; 0        ; 40       ; 0        ; 0        ;
; LED_Check:U9|Low_Clk_Counter[19]                  ; LED_Check:U9|Low_Clk_Counter[19]                  ; 198      ; 0        ; 0        ; 0        ;
; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 4656     ; 104      ; 2        ; 0        ;
; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 156      ; 0        ; 0        ;
; U0|U0|altpll_component|auto_generated|pll1|clk[0] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 36       ; 0        ;
; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; U0|U0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 0        ; 520      ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CPU_Set    ; CPU_RD   ; 8        ; 8        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CPU_Set    ; CPU_RD   ; 8        ; 8        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 60    ; 60   ;
; Unconstrained Input Port Paths  ; 473   ; 473  ;
; Unconstrained Output Ports      ; 101   ; 101  ;
; Unconstrained Output Port Paths ; 229   ; 229  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Sun Jun 03 15:44:56 2018
Info: Command: quartus_sta USB2_SDRAM_Project -c USB2_SDRAM_Project
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Check_Led[2]|combout" is a latch
    Warning: Node "Check_Led[3]|combout" is a latch
    Warning: Node "Check_Led[7]|combout" is a latch
    Warning: Node "Check_Led[6]|combout" is a latch
    Warning: Node "Check_Led[1]|combout" is a latch
    Warning: Node "Check_Led[0]|combout" is a latch
    Warning: Node "Check_Led[4]|combout" is a latch
    Warning: Node "Check_Led[5]|combout" is a latch
    Warning: Node "CPU_Read_1[0]~latch|combout" is a latch
    Warning: Node "CPU_Read_1_t[0]|combout" is a latch
    Warning: Node "CPU_Read_1_t[1]|combout" is a latch
    Warning: Node "CPU_Read_1[1]~latch|combout" is a latch
    Warning: Node "CPU_Read_1[2]~latch|combout" is a latch
    Warning: Node "CPU_Read_1_t[2]|combout" is a latch
    Warning: Node "CPU_Read_1[3]~latch|combout" is a latch
    Warning: Node "CPU_Read_1_t[3]|combout" is a latch
    Warning: Node "CPU_Read_1[4]~latch|combout" is a latch
    Warning: Node "CPU_Read_1_t[4]|combout" is a latch
    Warning: Node "CPU_Read_1_t[5]|combout" is a latch
    Warning: Node "CPU_Read_1[5]~latch|combout" is a latch
    Warning: Node "CPU_Read_1_t[6]|combout" is a latch
    Warning: Node "CPU_Read_1[6]~latch|combout" is a latch
    Warning: Node "CPU_Read_1[7]~latch|combout" is a latch
    Warning: Node "CPU_Read_1_t[7]|combout" is a latch
Info: Evaluating HDL-embedded SDC commands
    Info: Entity dcfifo_d7n1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe15|dffe16a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe13|dffe14a* 
Warning: Ignored filter at qsta_default_script.tcl(876): *rs_dgwp|dffpipe_re9:dffpipe13|dffe14a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored set_false_path at qsta_default_script.tcl(876): Argument <to> is not an object ID
    Info: read_sdc
Critical Warning: Synopsys Design Constraints File file not found: 'USB2_SDRAM_Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 20.833 -waveform {0.000 10.416} -name CLK48M CLK48M
    Info: create_generated_clock -source {U0|U0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4 -multiply_by 9 -duty_cycle 50.00 -name {U0|U0|altpll_component|auto_generated|pll1|clk[0]} {U0|U0|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {U0|U0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 8 -multiply_by 3 -duty_cycle 50.00 -name {U0|U0|altpll_component|auto_generated|pll1|clk[1]} {U0|U0|altpll_component|auto_generated|pll1|clk[1]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name LED_Check:U9|Low_Clk_Counter[19] LED_Check:U9|Low_Clk_Counter[19]
    Info: create_clock -period 1.000 -name CPU_WR CPU_WR
    Info: create_clock -period 1.000 -name CPU_RD CPU_RD
    Info: create_clock -period 1.000 -name CPU_Set CPU_Set
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -rise_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -fall_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -rise_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -fall_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -rise_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -fall_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -rise_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -fall_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -rise_to [get_clocks {CLK48M}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -fall_to [get_clocks {CLK48M}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -rise_to [get_clocks {CLK48M}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -fall_to [get_clocks {CLK48M}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -rise_to [get_clocks {CLK48M}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -fall_to [get_clocks {CLK48M}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -rise_to [get_clocks {CLK48M}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -fall_to [get_clocks {CLK48M}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_WR}] -rise_to [get_clocks {CPU_Set}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_WR}] -fall_to [get_clocks {CPU_Set}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_WR}] -rise_to [get_clocks {CPU_Set}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_WR}] -fall_to [get_clocks {CPU_Set}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_WR}] -rise_to [get_clocks {CPU_Set}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_WR}] -fall_to [get_clocks {CPU_Set}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_WR}] -rise_to [get_clocks {CPU_Set}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_WR}] -fall_to [get_clocks {CPU_Set}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_Set}] -rise_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_Set}] -fall_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_Set}] -rise_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_Set}] -fall_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_Set}] -rise_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_Set}] -fall_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_Set}] -rise_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_Set}] -fall_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_Set}] -rise_to [get_clocks {CPU_Set}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_Set}] -fall_to [get_clocks {CPU_Set}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_Set}] -rise_to [get_clocks {CPU_Set}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_Set}] -fall_to [get_clocks {CPU_Set}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_Set}] -rise_to [get_clocks {CPU_Set}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_Set}] -fall_to [get_clocks {CPU_Set}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_Set}] -rise_to [get_clocks {CPU_Set}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_Set}] -fall_to [get_clocks {CPU_Set}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_Set}] -rise_to [get_clocks {CPU_RD}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_Set}] -fall_to [get_clocks {CPU_RD}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_Set}] -rise_to [get_clocks {CPU_RD}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_Set}] -fall_to [get_clocks {CPU_RD}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_Set}] -rise_to [get_clocks {CPU_RD}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_Set}] -fall_to [get_clocks {CPU_RD}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_Set}] -rise_to [get_clocks {CPU_RD}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_Set}] -fall_to [get_clocks {CPU_RD}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK48M}] -rise_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK48M}] -fall_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK48M}] -rise_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK48M}] -fall_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK48M}] -rise_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK48M}] -fall_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK48M}] -rise_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK48M}] -fall_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK48M}] -rise_to [get_clocks {CLK48M}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK48M}] -fall_to [get_clocks {CLK48M}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK48M}] -rise_to [get_clocks {CLK48M}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK48M}] -fall_to [get_clocks {CLK48M}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK48M}] -rise_to [get_clocks {CLK48M}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK48M}] -fall_to [get_clocks {CLK48M}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK48M}] -rise_to [get_clocks {CLK48M}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK48M}] -fall_to [get_clocks {CLK48M}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -6.402
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -6.402       -43.761 LED_Check:U9|Low_Clk_Counter[19] 
    Info:    -4.580       -45.606 CPU_Set 
    Info:    -0.304        -1.165 CPU_WR 
    Info:    -0.101        -0.101 CLK48M 
    Info:    -0.095        -0.540 CPU_RD 
    Info:     1.040         0.000 U0|U0|altpll_component|auto_generated|pll1|clk[0] 
    Info:     5.443         0.000 U0|U0|altpll_component|auto_generated|pll1|clk[1] 
Info: Worst-case hold slack is -0.915
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.915        -5.482 CPU_Set 
    Info:    -0.658        -0.658 CLK48M 
    Info:     0.247         0.000 CPU_RD 
    Info:     0.432         0.000 LED_Check:U9|Low_Clk_Counter[19] 
    Info:     0.435         0.000 U0|U0|altpll_component|auto_generated|pll1|clk[1] 
    Info:     0.452         0.000 U0|U0|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.551         0.000 CPU_WR 
Info: Worst-case recovery slack is -0.436
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.436        -2.532 CPU_RD 
Info: Worst-case removal slack is 0.089
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.089         0.000 CPU_RD 
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000       -26.792 CPU_WR 
    Info:    -3.000       -14.896 CPU_RD 
    Info:    -3.000        -3.000 CPU_Set 
    Info:    -1.487       -17.844 LED_Check:U9|Low_Clk_Counter[19] 
    Info:     4.346         0.000 U0|U0|altpll_component|auto_generated|pll1|clk[0] 
    Info:    10.162         0.000 CLK48M 
    Info:    27.535         0.000 U0|U0|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -rise_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -fall_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -rise_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -fall_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -rise_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -fall_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -rise_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -fall_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -rise_to [get_clocks {CLK48M}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -fall_to [get_clocks {CLK48M}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -rise_to [get_clocks {CLK48M}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -fall_to [get_clocks {CLK48M}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -rise_to [get_clocks {CLK48M}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -fall_to [get_clocks {CLK48M}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -rise_to [get_clocks {CLK48M}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -fall_to [get_clocks {CLK48M}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_WR}] -rise_to [get_clocks {CPU_Set}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_WR}] -fall_to [get_clocks {CPU_Set}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_WR}] -rise_to [get_clocks {CPU_Set}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_WR}] -fall_to [get_clocks {CPU_Set}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_WR}] -rise_to [get_clocks {CPU_Set}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_WR}] -fall_to [get_clocks {CPU_Set}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_WR}] -rise_to [get_clocks {CPU_Set}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_WR}] -fall_to [get_clocks {CPU_Set}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_Set}] -rise_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_Set}] -fall_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_Set}] -rise_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_Set}] -fall_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_Set}] -rise_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_Set}] -fall_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_Set}] -rise_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_Set}] -fall_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_Set}] -rise_to [get_clocks {CPU_Set}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_Set}] -fall_to [get_clocks {CPU_Set}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_Set}] -rise_to [get_clocks {CPU_Set}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_Set}] -fall_to [get_clocks {CPU_Set}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_Set}] -rise_to [get_clocks {CPU_Set}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_Set}] -fall_to [get_clocks {CPU_Set}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_Set}] -rise_to [get_clocks {CPU_Set}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_Set}] -fall_to [get_clocks {CPU_Set}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_Set}] -rise_to [get_clocks {CPU_RD}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_Set}] -fall_to [get_clocks {CPU_RD}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_Set}] -rise_to [get_clocks {CPU_RD}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_Set}] -fall_to [get_clocks {CPU_RD}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_Set}] -rise_to [get_clocks {CPU_RD}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_Set}] -fall_to [get_clocks {CPU_RD}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_Set}] -rise_to [get_clocks {CPU_RD}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_Set}] -fall_to [get_clocks {CPU_RD}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK48M}] -rise_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK48M}] -fall_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK48M}] -rise_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK48M}] -fall_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK48M}] -rise_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK48M}] -fall_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK48M}] -rise_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK48M}] -fall_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK48M}] -rise_to [get_clocks {CLK48M}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK48M}] -fall_to [get_clocks {CLK48M}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK48M}] -rise_to [get_clocks {CLK48M}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK48M}] -fall_to [get_clocks {CLK48M}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK48M}] -rise_to [get_clocks {CLK48M}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK48M}] -fall_to [get_clocks {CLK48M}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK48M}] -rise_to [get_clocks {CLK48M}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK48M}] -fall_to [get_clocks {CLK48M}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -5.799
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -5.799       -39.374 LED_Check:U9|Low_Clk_Counter[19] 
    Info:    -3.949       -40.503 CPU_Set 
    Info:    -0.208        -0.489 CPU_WR 
    Info:    -0.198        -0.198 CLK48M 
    Info:    -0.060        -0.120 CPU_RD 
    Info:     1.274         0.000 U0|U0|altpll_component|auto_generated|pll1|clk[0] 
    Info:     5.603         0.000 U0|U0|altpll_component|auto_generated|pll1|clk[1] 
Info: Worst-case hold slack is -0.694
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.694        -3.755 CPU_Set 
    Info:    -0.674        -0.674 CLK48M 
    Info:     0.227         0.000 CPU_RD 
    Info:     0.382         0.000 LED_Check:U9|Low_Clk_Counter[19] 
    Info:     0.400         0.000 U0|U0|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.400         0.000 U0|U0|altpll_component|auto_generated|pll1|clk[1] 
    Info:     0.512         0.000 CPU_WR 
Info: Worst-case recovery slack is -0.238
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.238        -1.052 CPU_RD 
Info: Worst-case removal slack is 0.062
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.062         0.000 CPU_RD 
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000       -26.792 CPU_WR 
    Info:    -3.000       -14.896 CPU_RD 
    Info:    -3.000        -3.000 CPU_Set 
    Info:    -1.487       -17.844 LED_Check:U9|Low_Clk_Counter[19] 
    Info:     4.344         0.000 U0|U0|altpll_component|auto_generated|pll1|clk[0] 
    Info:    10.170         0.000 CLK48M 
    Info:    27.538         0.000 U0|U0|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U0|U0|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -rise_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -fall_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -rise_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -fall_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -rise_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -fall_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -rise_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -fall_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -rise_to [get_clocks {CLK48M}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -fall_to [get_clocks {CLK48M}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -rise_to [get_clocks {CLK48M}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -fall_to [get_clocks {CLK48M}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -rise_to [get_clocks {CLK48M}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -fall_to [get_clocks {CLK48M}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -rise_to [get_clocks {CLK48M}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -fall_to [get_clocks {CLK48M}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_WR}] -rise_to [get_clocks {CPU_Set}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_WR}] -fall_to [get_clocks {CPU_Set}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_WR}] -rise_to [get_clocks {CPU_Set}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_WR}] -fall_to [get_clocks {CPU_Set}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_WR}] -rise_to [get_clocks {CPU_Set}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_WR}] -fall_to [get_clocks {CPU_Set}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_WR}] -rise_to [get_clocks {CPU_Set}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_WR}] -fall_to [get_clocks {CPU_Set}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_Set}] -rise_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_Set}] -fall_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_Set}] -rise_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_Set}] -fall_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_Set}] -rise_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_Set}] -fall_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_Set}] -rise_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_Set}] -fall_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_Set}] -rise_to [get_clocks {CPU_Set}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_Set}] -fall_to [get_clocks {CPU_Set}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_Set}] -rise_to [get_clocks {CPU_Set}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_Set}] -fall_to [get_clocks {CPU_Set}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_Set}] -rise_to [get_clocks {CPU_Set}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_Set}] -fall_to [get_clocks {CPU_Set}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_Set}] -rise_to [get_clocks {CPU_Set}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_Set}] -fall_to [get_clocks {CPU_Set}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_Set}] -rise_to [get_clocks {CPU_RD}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_Set}] -fall_to [get_clocks {CPU_RD}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_Set}] -rise_to [get_clocks {CPU_RD}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_Set}] -fall_to [get_clocks {CPU_RD}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_Set}] -rise_to [get_clocks {CPU_RD}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CPU_Set}] -fall_to [get_clocks {CPU_RD}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_Set}] -rise_to [get_clocks {CPU_RD}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CPU_Set}] -fall_to [get_clocks {CPU_RD}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK48M}] -rise_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK48M}] -fall_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK48M}] -rise_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK48M}] -fall_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK48M}] -rise_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK48M}] -fall_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK48M}] -rise_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK48M}] -fall_to [get_clocks {LED_Check:U9|Low_Clk_Counter[19]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK48M}] -rise_to [get_clocks {CLK48M}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK48M}] -fall_to [get_clocks {CLK48M}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK48M}] -rise_to [get_clocks {CLK48M}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK48M}] -fall_to [get_clocks {CLK48M}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK48M}] -rise_to [get_clocks {CLK48M}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK48M}] -fall_to [get_clocks {CLK48M}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK48M}] -rise_to [get_clocks {CLK48M}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK48M}] -fall_to [get_clocks {CLK48M}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -3.027
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.027       -16.011 LED_Check:U9|Low_Clk_Counter[19] 
    Info:    -2.464       -19.412 CPU_Set 
    Info:    -0.082        -0.082 CLK48M 
    Info:     0.459         0.000 CPU_WR 
    Info:     0.497         0.000 CPU_RD 
    Info:     3.003         0.000 U0|U0|altpll_component|auto_generated|pll1|clk[0] 
    Info:     7.612         0.000 U0|U0|altpll_component|auto_generated|pll1|clk[1] 
Info: Worst-case hold slack is -0.897
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.897        -6.416 CPU_Set 
    Info:    -0.339        -0.339 CLK48M 
    Info:     0.116         0.000 CPU_RD 
    Info:     0.156         0.000 U0|U0|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.166         0.000 U0|U0|altpll_component|auto_generated|pll1|clk[1] 
    Info:     0.179         0.000 LED_Check:U9|Low_Clk_Counter[19] 
    Info:     0.217         0.000 CPU_WR 
Info: Worst-case recovery slack is -0.620
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.620        -4.488 CPU_RD 
Info: Worst-case removal slack is 0.059
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.059         0.000 CPU_RD 
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000       -24.934 CPU_WR 
    Info:    -3.000       -15.649 CPU_Set 
    Info:    -3.000       -14.062 CPU_RD 
    Info:    -1.000       -12.000 LED_Check:U9|Low_Clk_Counter[19] 
    Info:     4.364         0.000 U0|U0|altpll_component|auto_generated|pll1|clk[0] 
    Info:     9.680         0.000 CLK48M 
    Info:    27.521         0.000 U0|U0|altpll_component|auto_generated|pll1|clk[1] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 391 megabytes
    Info: Processing ended: Sun Jun 03 15:45:02 2018
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


