0.6
2019.2
Nov  6 2019
21:57:16
C:/Xilinx/rain-projects/adder_32_1bit/adder_32_1bit.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Xilinx/rain-projects/adder_32_1bit/adder_32_1bit.srcs/sim_1/new/adder_32_1bit_tb.v,1724934594,verilog,,,,tb_adder_32bit,,,,,,,,
C:/Xilinx/rain-projects/adder_32_1bit/adder_32_1bit.srcs/sources_1/new/adder_32_1bit.v,1724934585,verilog,,C:/Xilinx/rain-projects/adder_32_1bit/adder_32_1bit.srcs/sim_1/new/adder_32_1bit_tb.v,,adder_32bit,,,,,,,,
