
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//loadunimap_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010f8 <.init>:
  4010f8:	stp	x29, x30, [sp, #-16]!
  4010fc:	mov	x29, sp
  401100:	bl	401630 <ferror@plt+0x1f0>
  401104:	ldp	x29, x30, [sp], #16
  401108:	ret

Disassembly of section .plt:

0000000000401110 <strlen@plt-0x20>:
  401110:	stp	x16, x30, [sp, #-16]!
  401114:	adrp	x16, 415000 <ferror@plt+0x13bc0>
  401118:	ldr	x17, [x16, #4088]
  40111c:	add	x16, x16, #0xff8
  401120:	br	x17
  401124:	nop
  401128:	nop
  40112c:	nop

0000000000401130 <strlen@plt>:
  401130:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401134:	ldr	x17, [x16]
  401138:	add	x16, x16, #0x0
  40113c:	br	x17

0000000000401140 <__sprintf_chk@plt>:
  401140:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401144:	ldr	x17, [x16, #8]
  401148:	add	x16, x16, #0x8
  40114c:	br	x17

0000000000401150 <exit@plt>:
  401150:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401154:	ldr	x17, [x16, #16]
  401158:	add	x16, x16, #0x10
  40115c:	br	x17

0000000000401160 <perror@plt>:
  401160:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401164:	ldr	x17, [x16, #24]
  401168:	add	x16, x16, #0x18
  40116c:	br	x17

0000000000401170 <__xpg_strerror_r@plt>:
  401170:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401174:	ldr	x17, [x16, #32]
  401178:	add	x16, x16, #0x20
  40117c:	br	x17

0000000000401180 <fputc@plt>:
  401180:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401184:	ldr	x17, [x16, #40]
  401188:	add	x16, x16, #0x28
  40118c:	br	x17

0000000000401190 <__snprintf_chk@plt>:
  401190:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401194:	ldr	x17, [x16, #48]
  401198:	add	x16, x16, #0x30
  40119c:	br	x17

00000000004011a0 <fclose@plt>:
  4011a0:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  4011a4:	ldr	x17, [x16, #56]
  4011a8:	add	x16, x16, #0x38
  4011ac:	br	x17

00000000004011b0 <fopen@plt>:
  4011b0:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  4011b4:	ldr	x17, [x16, #64]
  4011b8:	add	x16, x16, #0x40
  4011bc:	br	x17

00000000004011c0 <malloc@plt>:
  4011c0:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  4011c4:	ldr	x17, [x16, #72]
  4011c8:	add	x16, x16, #0x48
  4011cc:	br	x17

00000000004011d0 <open@plt>:
  4011d0:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  4011d4:	ldr	x17, [x16, #80]
  4011d8:	add	x16, x16, #0x50
  4011dc:	br	x17

00000000004011e0 <popen@plt>:
  4011e0:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  4011e4:	ldr	x17, [x16, #88]
  4011e8:	add	x16, x16, #0x58
  4011ec:	br	x17

00000000004011f0 <strncmp@plt>:
  4011f0:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  4011f4:	ldr	x17, [x16, #96]
  4011f8:	add	x16, x16, #0x60
  4011fc:	br	x17

0000000000401200 <bindtextdomain@plt>:
  401200:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401204:	ldr	x17, [x16, #104]
  401208:	add	x16, x16, #0x68
  40120c:	br	x17

0000000000401210 <__libc_start_main@plt>:
  401210:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401214:	ldr	x17, [x16, #112]
  401218:	add	x16, x16, #0x70
  40121c:	br	x17

0000000000401220 <__printf_chk@plt>:
  401220:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401224:	ldr	x17, [x16, #120]
  401228:	add	x16, x16, #0x78
  40122c:	br	x17

0000000000401230 <getopt@plt>:
  401230:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401234:	ldr	x17, [x16, #128]
  401238:	add	x16, x16, #0x80
  40123c:	br	x17

0000000000401240 <__vfprintf_chk@plt>:
  401240:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401244:	ldr	x17, [x16, #136]
  401248:	add	x16, x16, #0x88
  40124c:	br	x17

0000000000401250 <calloc@plt>:
  401250:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401254:	ldr	x17, [x16, #144]
  401258:	add	x16, x16, #0x90
  40125c:	br	x17

0000000000401260 <realloc@plt>:
  401260:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401264:	ldr	x17, [x16, #152]
  401268:	add	x16, x16, #0x98
  40126c:	br	x17

0000000000401270 <strdup@plt>:
  401270:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401274:	ldr	x17, [x16, #160]
  401278:	add	x16, x16, #0xa0
  40127c:	br	x17

0000000000401280 <strerror@plt>:
  401280:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401284:	ldr	x17, [x16, #168]
  401288:	add	x16, x16, #0xa8
  40128c:	br	x17

0000000000401290 <close@plt>:
  401290:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401294:	ldr	x17, [x16, #176]
  401298:	add	x16, x16, #0xb0
  40129c:	br	x17

00000000004012a0 <strrchr@plt>:
  4012a0:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  4012a4:	ldr	x17, [x16, #184]
  4012a8:	add	x16, x16, #0xb8
  4012ac:	br	x17

00000000004012b0 <__gmon_start__@plt>:
  4012b0:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  4012b4:	ldr	x17, [x16, #192]
  4012b8:	add	x16, x16, #0xc0
  4012bc:	br	x17

00000000004012c0 <abort@plt>:
  4012c0:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  4012c4:	ldr	x17, [x16, #200]
  4012c8:	add	x16, x16, #0xc8
  4012cc:	br	x17

00000000004012d0 <access@plt>:
  4012d0:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  4012d4:	ldr	x17, [x16, #208]
  4012d8:	add	x16, x16, #0xd0
  4012dc:	br	x17

00000000004012e0 <feof@plt>:
  4012e0:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  4012e4:	ldr	x17, [x16, #216]
  4012e8:	add	x16, x16, #0xd8
  4012ec:	br	x17

00000000004012f0 <textdomain@plt>:
  4012f0:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  4012f4:	ldr	x17, [x16, #224]
  4012f8:	add	x16, x16, #0xe0
  4012fc:	br	x17

0000000000401300 <__fprintf_chk@plt>:
  401300:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401304:	ldr	x17, [x16, #232]
  401308:	add	x16, x16, #0xe8
  40130c:	br	x17

0000000000401310 <strcmp@plt>:
  401310:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401314:	ldr	x17, [x16, #240]
  401318:	add	x16, x16, #0xf0
  40131c:	br	x17

0000000000401320 <__ctype_b_loc@plt>:
  401320:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401324:	ldr	x17, [x16, #248]
  401328:	add	x16, x16, #0xf8
  40132c:	br	x17

0000000000401330 <strtol@plt>:
  401330:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401334:	ldr	x17, [x16, #256]
  401338:	add	x16, x16, #0x100
  40133c:	br	x17

0000000000401340 <fread@plt>:
  401340:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401344:	ldr	x17, [x16, #264]
  401348:	add	x16, x16, #0x108
  40134c:	br	x17

0000000000401350 <free@plt>:
  401350:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401354:	ldr	x17, [x16, #272]
  401358:	add	x16, x16, #0x110
  40135c:	br	x17

0000000000401360 <scandir@plt>:
  401360:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401364:	ldr	x17, [x16, #280]
  401368:	add	x16, x16, #0x118
  40136c:	br	x17

0000000000401370 <strndup@plt>:
  401370:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401374:	ldr	x17, [x16, #288]
  401378:	add	x16, x16, #0x120
  40137c:	br	x17

0000000000401380 <strchr@plt>:
  401380:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401384:	ldr	x17, [x16, #296]
  401388:	add	x16, x16, #0x128
  40138c:	br	x17

0000000000401390 <fwrite@plt>:
  401390:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401394:	ldr	x17, [x16, #304]
  401398:	add	x16, x16, #0x130
  40139c:	br	x17

00000000004013a0 <isatty@plt>:
  4013a0:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  4013a4:	ldr	x17, [x16, #312]
  4013a8:	add	x16, x16, #0x138
  4013ac:	br	x17

00000000004013b0 <dcgettext@plt>:
  4013b0:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  4013b4:	ldr	x17, [x16, #320]
  4013b8:	add	x16, x16, #0x140
  4013bc:	br	x17

00000000004013c0 <strncpy@plt>:
  4013c0:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  4013c4:	ldr	x17, [x16, #328]
  4013c8:	add	x16, x16, #0x148
  4013cc:	br	x17

00000000004013d0 <pclose@plt>:
  4013d0:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  4013d4:	ldr	x17, [x16, #336]
  4013d8:	add	x16, x16, #0x150
  4013dc:	br	x17

00000000004013e0 <__errno_location@plt>:
  4013e0:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  4013e4:	ldr	x17, [x16, #344]
  4013e8:	add	x16, x16, #0x158
  4013ec:	br	x17

00000000004013f0 <putchar@plt>:
  4013f0:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  4013f4:	ldr	x17, [x16, #352]
  4013f8:	add	x16, x16, #0x160
  4013fc:	br	x17

0000000000401400 <__xstat@plt>:
  401400:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401404:	ldr	x17, [x16, #360]
  401408:	add	x16, x16, #0x168
  40140c:	br	x17

0000000000401410 <fgets@plt>:
  401410:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401414:	ldr	x17, [x16, #368]
  401418:	add	x16, x16, #0x170
  40141c:	br	x17

0000000000401420 <ioctl@plt>:
  401420:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401424:	ldr	x17, [x16, #376]
  401428:	add	x16, x16, #0x178
  40142c:	br	x17

0000000000401430 <setlocale@plt>:
  401430:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401434:	ldr	x17, [x16, #384]
  401438:	add	x16, x16, #0x180
  40143c:	br	x17

0000000000401440 <ferror@plt>:
  401440:	adrp	x16, 416000 <ferror@plt+0x14bc0>
  401444:	ldr	x17, [x16, #392]
  401448:	add	x16, x16, #0x188
  40144c:	br	x17

Disassembly of section .text:

0000000000401450 <.text>:
  401450:	stp	x29, x30, [sp, #-64]!
  401454:	mov	x29, sp
  401458:	stp	x19, x20, [sp, #16]
  40145c:	mov	w20, w0
  401460:	mov	x19, x1
  401464:	ldr	x0, [x1]
  401468:	stp	x21, x22, [sp, #32]
  40146c:	adrp	x21, 404000 <ferror@plt+0x2bc0>
  401470:	stp	x23, x24, [sp, #48]
  401474:	add	x21, x21, #0x950
  401478:	bl	4044b8 <ferror@plt+0x3078>
  40147c:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  401480:	mov	w0, #0x6                   	// #6
  401484:	add	x1, x1, #0x8f0
  401488:	bl	401430 <setlocale@plt>
  40148c:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  401490:	add	x1, x1, #0x938
  401494:	mov	x0, x21
  401498:	bl	401200 <bindtextdomain@plt>
  40149c:	mov	x0, x21
  4014a0:	mov	x22, #0x0                   	// #0
  4014a4:	bl	4012f0 <textdomain@plt>
  4014a8:	mov	x23, #0x0                   	// #0
  4014ac:	cmp	w20, #0x2
  4014b0:	b.eq	4014fc <ferror@plt+0xbc>  // b.none
  4014b4:	adrp	x21, 404000 <ferror@plt+0x2bc0>
  4014b8:	add	x21, x21, #0x970
  4014bc:	adrp	x24, 416000 <ferror@plt+0x14bc0>
  4014c0:	mov	x2, x21
  4014c4:	mov	x1, x19
  4014c8:	mov	w0, w20
  4014cc:	bl	401230 <getopt@plt>
  4014d0:	cmn	w0, #0x1
  4014d4:	b.eq	40152c <ferror@plt+0xec>  // b.none
  4014d8:	cmp	w0, #0x43
  4014dc:	b.eq	4014f4 <ferror@plt+0xb4>  // b.none
  4014e0:	cmp	w0, #0x6f
  4014e4:	b.eq	4014ec <ferror@plt+0xac>  // b.none
  4014e8:	bl	401710 <ferror@plt+0x2d0>
  4014ec:	ldr	x22, [x24, #504]
  4014f0:	b	4014c0 <ferror@plt+0x80>
  4014f4:	ldr	x23, [x24, #504]
  4014f8:	b	4014c0 <ferror@plt+0x80>
  4014fc:	ldr	x21, [x19, #8]
  401500:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  401504:	add	x1, x1, #0x958
  401508:	mov	x0, x21
  40150c:	bl	401310 <strcmp@plt>
  401510:	cbz	w0, 401528 <ferror@plt+0xe8>
  401514:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  401518:	mov	x0, x21
  40151c:	add	x1, x1, #0x960
  401520:	bl	401310 <strcmp@plt>
  401524:	cbnz	w0, 4014b4 <ferror@plt+0x74>
  401528:	bl	404500 <ferror@plt+0x30c0>
  40152c:	adrp	x24, 416000 <ferror@plt+0x14bc0>
  401530:	ldr	w0, [x24, #512]
  401534:	add	w1, w0, #0x1
  401538:	cmp	w1, w20
  40153c:	b.lt	4014e8 <ferror@plt+0xa8>  // b.tstop
  401540:	cmp	w0, w20
  401544:	b.ne	40159c <ferror@plt+0x15c>  // b.any
  401548:	cbz	x22, 4014e8 <ferror@plt+0xa8>
  40154c:	mov	x0, x23
  401550:	bl	4041d0 <ferror@plt+0x2d90>
  401554:	mov	w21, w0
  401558:	tbnz	w0, #31, 4015b4 <ferror@plt+0x174>
  40155c:	mov	w0, w21
  401560:	mov	x1, x22
  401564:	bl	401ed0 <ferror@plt+0xa90>
  401568:	ldr	w0, [x24, #512]
  40156c:	cmp	w0, w20
  401570:	b.eq	401594 <ferror@plt+0x154>  // b.none
  401574:	ldr	w0, [x24, #512]
  401578:	add	w1, w0, #0x1
  40157c:	cmp	w1, w20
  401580:	b.eq	4015d8 <ferror@plt+0x198>  // b.none
  401584:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  401588:	add	x1, x1, #0x930
  40158c:	mov	w0, w21
  401590:	bl	401930 <ferror@plt+0x4f0>
  401594:	mov	w0, #0x0                   	// #0
  401598:	bl	401150 <exit@plt>
  40159c:	mov	x0, x23
  4015a0:	bl	4041d0 <ferror@plt+0x2d90>
  4015a4:	mov	w21, w0
  4015a8:	tbnz	w0, #31, 4015b4 <ferror@plt+0x174>
  4015ac:	cbz	x22, 401574 <ferror@plt+0x134>
  4015b0:	b	40155c <ferror@plt+0x11c>
  4015b4:	mov	w2, #0x5                   	// #5
  4015b8:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  4015bc:	mov	x0, #0x0                   	// #0
  4015c0:	add	x1, x1, #0x978
  4015c4:	bl	4013b0 <dcgettext@plt>
  4015c8:	mov	x2, x0
  4015cc:	mov	w1, #0x0                   	// #0
  4015d0:	mov	w0, #0x1                   	// #1
  4015d4:	bl	4043d0 <ferror@plt+0x2f90>
  4015d8:	ldr	x1, [x19, w0, sxtw #3]
  4015dc:	b	40158c <ferror@plt+0x14c>
  4015e0:	mov	x29, #0x0                   	// #0
  4015e4:	mov	x30, #0x0                   	// #0
  4015e8:	mov	x5, x0
  4015ec:	ldr	x1, [sp]
  4015f0:	add	x2, sp, #0x8
  4015f4:	mov	x6, sp
  4015f8:	movz	x0, #0x0, lsl #48
  4015fc:	movk	x0, #0x0, lsl #32
  401600:	movk	x0, #0x40, lsl #16
  401604:	movk	x0, #0x1450
  401608:	movz	x3, #0x0, lsl #48
  40160c:	movk	x3, #0x0, lsl #32
  401610:	movk	x3, #0x40, lsl #16
  401614:	movk	x3, #0x4630
  401618:	movz	x4, #0x0, lsl #48
  40161c:	movk	x4, #0x0, lsl #32
  401620:	movk	x4, #0x40, lsl #16
  401624:	movk	x4, #0x46b0
  401628:	bl	401210 <__libc_start_main@plt>
  40162c:	bl	4012c0 <abort@plt>
  401630:	adrp	x0, 415000 <ferror@plt+0x13bc0>
  401634:	ldr	x0, [x0, #4064]
  401638:	cbz	x0, 401640 <ferror@plt+0x200>
  40163c:	b	4012b0 <__gmon_start__@plt>
  401640:	ret
  401644:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  401648:	add	x1, x0, #0x1f0
  40164c:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  401650:	add	x0, x0, #0x1f0
  401654:	cmp	x1, x0
  401658:	b.eq	401684 <ferror@plt+0x244>  // b.none
  40165c:	sub	sp, sp, #0x10
  401660:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  401664:	ldr	x1, [x1, #1744]
  401668:	str	x1, [sp, #8]
  40166c:	cbz	x1, 40167c <ferror@plt+0x23c>
  401670:	mov	x16, x1
  401674:	add	sp, sp, #0x10
  401678:	br	x16
  40167c:	add	sp, sp, #0x10
  401680:	ret
  401684:	ret
  401688:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  40168c:	add	x1, x0, #0x1f0
  401690:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  401694:	add	x0, x0, #0x1f0
  401698:	sub	x1, x1, x0
  40169c:	mov	x2, #0x2                   	// #2
  4016a0:	asr	x1, x1, #3
  4016a4:	sdiv	x1, x1, x2
  4016a8:	cbz	x1, 4016d4 <ferror@plt+0x294>
  4016ac:	sub	sp, sp, #0x10
  4016b0:	adrp	x2, 404000 <ferror@plt+0x2bc0>
  4016b4:	ldr	x2, [x2, #1752]
  4016b8:	str	x2, [sp, #8]
  4016bc:	cbz	x2, 4016cc <ferror@plt+0x28c>
  4016c0:	mov	x16, x2
  4016c4:	add	sp, sp, #0x10
  4016c8:	br	x16
  4016cc:	add	sp, sp, #0x10
  4016d0:	ret
  4016d4:	ret
  4016d8:	stp	x29, x30, [sp, #-32]!
  4016dc:	mov	x29, sp
  4016e0:	str	x19, [sp, #16]
  4016e4:	adrp	x19, 416000 <ferror@plt+0x14bc0>
  4016e8:	ldrb	w0, [x19, #516]
  4016ec:	cbnz	w0, 4016fc <ferror@plt+0x2bc>
  4016f0:	bl	401644 <ferror@plt+0x204>
  4016f4:	mov	w0, #0x1                   	// #1
  4016f8:	strb	w0, [x19, #516]
  4016fc:	ldr	x19, [sp, #16]
  401700:	ldp	x29, x30, [sp], #32
  401704:	ret
  401708:	b	401688 <ferror@plt+0x248>
  40170c:	nop
  401710:	stp	x29, x30, [sp, #-32]!
  401714:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  401718:	mov	w2, #0x5                   	// #5
  40171c:	mov	x29, sp
  401720:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  401724:	add	x1, x1, #0x6e0
  401728:	str	x19, [sp, #16]
  40172c:	ldr	x19, [x0, #496]
  401730:	mov	x0, #0x0                   	// #0
  401734:	bl	4013b0 <dcgettext@plt>
  401738:	mov	x2, x0
  40173c:	adrp	x3, 416000 <ferror@plt+0x14bc0>
  401740:	mov	w1, #0x1                   	// #1
  401744:	mov	x0, x19
  401748:	ldr	x3, [x3, #568]
  40174c:	bl	401300 <__fprintf_chk@plt>
  401750:	mov	w0, #0x1                   	// #1
  401754:	bl	401150 <exit@plt>
  401758:	stp	x29, x30, [sp, #-48]!
  40175c:	mov	x29, sp
  401760:	stp	x19, x20, [sp, #16]
  401764:	adrp	x19, 416000 <ferror@plt+0x14bc0>
  401768:	mov	w20, w1
  40176c:	stp	x21, x22, [sp, #32]
  401770:	add	x22, x19, #0x208
  401774:	ldr	w2, [x19, #520]
  401778:	mov	w21, w0
  40177c:	ldr	w3, [x22, #4]
  401780:	ldr	x0, [x22, #8]
  401784:	cmp	w2, w3
  401788:	b.eq	4017b4 <ferror@plt+0x374>  // b.none
  40178c:	sbfiz	x1, x2, #2, #32
  401790:	add	w2, w2, #0x1
  401794:	add	x3, x0, x1
  401798:	str	w2, [x19, #520]
  40179c:	strh	w21, [x3, #2]
  4017a0:	strh	w20, [x0, x1]
  4017a4:	ldp	x19, x20, [sp, #16]
  4017a8:	ldp	x21, x22, [sp, #32]
  4017ac:	ldp	x29, x30, [sp], #48
  4017b0:	ret
  4017b4:	add	w2, w2, #0x1, lsl #12
  4017b8:	str	w2, [x22, #4]
  4017bc:	sxtw	x1, w2
  4017c0:	bl	4045a8 <ferror@plt+0x3168>
  4017c4:	str	x0, [x22, #8]
  4017c8:	ldr	w2, [x19, #520]
  4017cc:	b	40178c <ferror@plt+0x34c>
  4017d0:	stp	x29, x30, [sp, #-32]!
  4017d4:	mov	x29, sp
  4017d8:	stp	x19, x20, [sp, #16]
  4017dc:	mov	x20, x0
  4017e0:	ldr	x19, [x0]
  4017e4:	ldrb	w1, [x19]
  4017e8:	cmp	w1, #0x20
  4017ec:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  4017f0:	b.ne	401808 <ferror@plt+0x3c8>  // b.any
  4017f4:	nop
  4017f8:	ldrb	w1, [x19, #1]!
  4017fc:	cmp	w1, #0x20
  401800:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  401804:	b.eq	4017f8 <ferror@plt+0x3b8>  // b.none
  401808:	cmp	w1, #0x55
  40180c:	b.ne	401884 <ferror@plt+0x444>  // b.any
  401810:	ldrb	w0, [x19, #1]
  401814:	cmp	w0, #0x2b
  401818:	b.ne	401884 <ferror@plt+0x444>  // b.any
  40181c:	bl	401320 <__ctype_b_loc@plt>
  401820:	ldrb	w2, [x19, #2]
  401824:	ldr	x1, [x0]
  401828:	ldrh	w0, [x1, x2, lsl #1]
  40182c:	tbz	w0, #12, 401884 <ferror@plt+0x444>
  401830:	ldrb	w0, [x19, #3]
  401834:	ldrh	w0, [x1, x0, lsl #1]
  401838:	tbz	w0, #12, 401884 <ferror@plt+0x444>
  40183c:	ldrb	w0, [x19, #4]
  401840:	ldrh	w0, [x1, x0, lsl #1]
  401844:	tbz	w0, #12, 401884 <ferror@plt+0x444>
  401848:	ldrb	w0, [x19, #5]
  40184c:	ldrh	w0, [x1, x0, lsl #1]
  401850:	tbz	w0, #12, 401884 <ferror@plt+0x444>
  401854:	ldrb	w0, [x19, #6]
  401858:	ldrh	w0, [x1, x0, lsl #1]
  40185c:	tbnz	w0, #12, 401884 <ferror@plt+0x444>
  401860:	add	x0, x19, #0x6
  401864:	str	x0, [x20]
  401868:	mov	w2, #0x10                  	// #16
  40186c:	add	x0, x19, #0x2
  401870:	mov	x1, #0x0                   	// #0
  401874:	bl	401330 <strtol@plt>
  401878:	ldp	x19, x20, [sp, #16]
  40187c:	ldp	x29, x30, [sp], #32
  401880:	ret
  401884:	mov	w0, #0xffffffff            	// #-1
  401888:	b	401878 <ferror@plt+0x438>
  40188c:	nop
  401890:	stp	x29, x30, [sp, #-48]!
  401894:	mov	x29, sp
  401898:	stp	x19, x20, [sp, #16]
  40189c:	mov	x20, x1
  4018a0:	bl	402e78 <ferror@plt+0x1a38>
  4018a4:	cbnz	w0, 401924 <ferror@plt+0x4e4>
  4018a8:	ldrh	w20, [x20]
  4018ac:	mov	w19, w0
  4018b0:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  4018b4:	str	x21, [sp, #32]
  4018b8:	cmp	w20, #0x1
  4018bc:	ldr	x21, [x0, #496]
  4018c0:	b.eq	401908 <ferror@plt+0x4c8>  // b.none
  4018c4:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  4018c8:	mov	w2, #0x5                   	// #5
  4018cc:	add	x1, x1, #0x710
  4018d0:	mov	x0, #0x0                   	// #0
  4018d4:	bl	4013b0 <dcgettext@plt>
  4018d8:	mov	x4, x0
  4018dc:	mov	x0, x21
  4018e0:	mov	w3, w20
  4018e4:	adrp	x2, 404000 <ferror@plt+0x2bc0>
  4018e8:	mov	w1, #0x1                   	// #1
  4018ec:	add	x2, x2, #0x718
  4018f0:	bl	401300 <__fprintf_chk@plt>
  4018f4:	ldr	x21, [sp, #32]
  4018f8:	mov	w0, w19
  4018fc:	ldp	x19, x20, [sp, #16]
  401900:	ldp	x29, x30, [sp], #48
  401904:	ret
  401908:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  40190c:	mov	w2, #0x5                   	// #5
  401910:	add	x1, x1, #0x708
  401914:	mov	x0, #0x0                   	// #0
  401918:	bl	4013b0 <dcgettext@plt>
  40191c:	mov	x4, x0
  401920:	b	4018dc <ferror@plt+0x49c>
  401924:	mov	w19, #0xffffffff            	// #-1
  401928:	b	4018f8 <ferror@plt+0x4b8>
  40192c:	nop
  401930:	sub	sp, sp, #0x80
  401934:	sub	sp, sp, #0x10, lsl #12
  401938:	stp	x29, x30, [sp]
  40193c:	mov	x29, sp
  401940:	stp	x19, x20, [sp, #16]
  401944:	stp	x21, x22, [sp, #32]
  401948:	mov	x22, x1
  40194c:	stp	x23, x24, [sp, #48]
  401950:	stp	x25, x26, [sp, #64]
  401954:	stp	x27, x28, [sp, #80]
  401958:	str	w0, [sp, #108]
  40195c:	mov	x0, #0x0                   	// #0
  401960:	bl	4039d0 <ferror@plt+0x2590>
  401964:	cbz	x0, 401e40 <ferror@plt+0xa00>
  401968:	adrp	x2, 404000 <ferror@plt+0x2bc0>
  40196c:	add	x2, x2, #0xa08
  401970:	mov	x21, x0
  401974:	mov	x3, x0
  401978:	add	x1, x2, #0x20
  40197c:	mov	x0, x22
  401980:	bl	403b38 <ferror@plt+0x26f8>
  401984:	cbnz	w0, 401e30 <ferror@plt+0x9f0>
  401988:	adrp	x26, 416000 <ferror@plt+0x14bc0>
  40198c:	add	x23, x26, #0x208
  401990:	ldr	w0, [x23, #16]
  401994:	cbnz	w0, 401cb4 <ferror@plt+0x874>
  401998:	add	x20, sp, #0x80
  40199c:	adrp	x24, 404000 <ferror@plt+0x2bc0>
  4019a0:	add	x0, x24, #0x750
  4019a4:	str	x0, [sp, #96]
  4019a8:	mov	x0, x21
  4019ac:	bl	403a70 <ferror@plt+0x2630>
  4019b0:	mov	w1, #0x10000               	// #65536
  4019b4:	mov	x2, x0
  4019b8:	mov	x0, x20
  4019bc:	bl	401410 <fgets@plt>
  4019c0:	cbz	x0, 401b10 <ferror@plt+0x6d0>
  4019c4:	mov	x0, x20
  4019c8:	mov	w1, #0xa                   	// #10
  4019cc:	bl	401380 <strchr@plt>
  4019d0:	cbz	x0, 401b70 <ferror@plt+0x730>
  4019d4:	strb	wzr, [x0]
  4019d8:	ldrb	w2, [sp, #128]
  4019dc:	mov	x0, x20
  4019e0:	str	x20, [sp, #112]
  4019e4:	cmp	w2, #0x20
  4019e8:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  4019ec:	b.ne	401a04 <ferror@plt+0x5c4>  // b.any
  4019f0:	ldrb	w2, [x0, #1]!
  4019f4:	cmp	w2, #0x20
  4019f8:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  4019fc:	b.eq	4019f0 <ferror@plt+0x5b0>  // b.none
  401a00:	str	x0, [sp, #112]
  401a04:	cmp	w2, #0x23
  401a08:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  401a0c:	b.eq	4019a8 <ferror@plt+0x568>  // b.none
  401a10:	add	x1, sp, #0x78
  401a14:	mov	w2, #0x0                   	// #0
  401a18:	bl	401330 <strtol@plt>
  401a1c:	mov	x24, x0
  401a20:	ldp	x1, x3, [sp, #112]
  401a24:	mov	w19, w0
  401a28:	cmp	x3, x1
  401a2c:	b.eq	401db4 <ferror@plt+0x974>  // b.none
  401a30:	str	x3, [sp, #112]
  401a34:	ldrb	w1, [x3]
  401a38:	cmp	w1, #0x20
  401a3c:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  401a40:	b.ne	401a60 <ferror@plt+0x620>  // b.any
  401a44:	add	x2, x3, #0x1
  401a48:	str	x2, [sp, #112]
  401a4c:	mov	x3, x2
  401a50:	ldrb	w1, [x2], #1
  401a54:	cmp	w1, #0x20
  401a58:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  401a5c:	b.eq	401a48 <ferror@plt+0x608>  // b.none
  401a60:	cmp	w1, #0x2d
  401a64:	b.eq	401ba8 <ferror@plt+0x768>  // b.none
  401a68:	cmp	w24, #0x1ff
  401a6c:	b.ls	401a7c <ferror@plt+0x63c>  // b.plast
  401a70:	b	401d78 <ferror@plt+0x938>
  401a74:	mov	w0, w19
  401a78:	bl	401758 <ferror@plt+0x318>
  401a7c:	add	x0, sp, #0x70
  401a80:	bl	4017d0 <ferror@plt+0x390>
  401a84:	mov	w1, w0
  401a88:	tbz	w0, #31, 401a74 <ferror@plt+0x634>
  401a8c:	ldr	x0, [sp, #112]
  401a90:	ldrb	w2, [x0], #1
  401a94:	cmp	w2, #0x20
  401a98:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  401a9c:	b.ne	401ab4 <ferror@plt+0x674>  // b.any
  401aa0:	str	x0, [sp, #112]
  401aa4:	ldrb	w2, [x0], #1
  401aa8:	cmp	w2, #0x20
  401aac:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  401ab0:	b.eq	401aa0 <ferror@plt+0x660>  // b.none
  401ab4:	cmp	w2, #0x23
  401ab8:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  401abc:	b.eq	4019a8 <ferror@plt+0x568>  // b.none
  401ac0:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  401ac4:	mov	w2, #0x5                   	// #5
  401ac8:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  401acc:	add	x1, x1, #0x888
  401ad0:	ldr	x19, [x0, #496]
  401ad4:	mov	x0, #0x0                   	// #0
  401ad8:	bl	4013b0 <dcgettext@plt>
  401adc:	mov	x2, x0
  401ae0:	ldr	x4, [sp, #112]
  401ae4:	mov	x3, x22
  401ae8:	mov	w1, #0x1                   	// #1
  401aec:	mov	x0, x19
  401af0:	bl	401300 <__fprintf_chk@plt>
  401af4:	mov	x0, x21
  401af8:	bl	403a70 <ferror@plt+0x2630>
  401afc:	mov	w1, #0x10000               	// #65536
  401b00:	mov	x2, x0
  401b04:	mov	x0, x20
  401b08:	bl	401410 <fgets@plt>
  401b0c:	cbnz	x0, 4019c4 <ferror@plt+0x584>
  401b10:	mov	x0, x21
  401b14:	bl	403ae0 <ferror@plt+0x26a0>
  401b18:	ldr	w3, [x26, #520]
  401b1c:	ldr	w0, [x23, #20]
  401b20:	orr	w0, w3, w0
  401b24:	cbz	w0, 401d3c <ferror@plt+0x8fc>
  401b28:	ldr	w0, [sp, #108]
  401b2c:	add	x2, x23, #0x18
  401b30:	ldr	x4, [x23, #8]
  401b34:	mov	x1, #0x0                   	// #0
  401b38:	strh	w3, [x23, #24]
  401b3c:	str	x4, [x23, #32]
  401b40:	bl	402fa8 <ferror@plt+0x1b68>
  401b44:	cbnz	w0, 401e28 <ferror@plt+0x9e8>
  401b48:	str	wzr, [x26, #520]
  401b4c:	ldp	x29, x30, [sp]
  401b50:	ldp	x19, x20, [sp, #16]
  401b54:	ldp	x21, x22, [sp, #32]
  401b58:	ldp	x23, x24, [sp, #48]
  401b5c:	ldp	x25, x26, [sp, #64]
  401b60:	ldp	x27, x28, [sp, #80]
  401b64:	add	sp, sp, #0x80
  401b68:	add	sp, sp, #0x10, lsl #12
  401b6c:	ret
  401b70:	ldr	x1, [sp, #96]
  401b74:	adrp	x3, 416000 <ferror@plt+0x14bc0>
  401b78:	mov	w2, #0x5                   	// #5
  401b7c:	ldr	x27, [x3, #496]
  401b80:	bl	4013b0 <dcgettext@plt>
  401b84:	mov	x19, x0
  401b88:	bl	4044f0 <ferror@plt+0x30b0>
  401b8c:	mov	x4, x22
  401b90:	mov	x3, x0
  401b94:	mov	x2, x19
  401b98:	mov	x0, x27
  401b9c:	mov	w1, #0x1                   	// #1
  401ba0:	bl	401300 <__fprintf_chk@plt>
  401ba4:	b	4019d8 <ferror@plt+0x598>
  401ba8:	add	x0, x3, #0x1
  401bac:	add	x1, sp, #0x78
  401bb0:	mov	w2, #0x0                   	// #0
  401bb4:	str	x0, [sp, #112]
  401bb8:	bl	401330 <strtol@plt>
  401bbc:	mov	x25, x0
  401bc0:	ldp	x1, x28, [sp, #112]
  401bc4:	mov	w27, w0
  401bc8:	cmp	x28, x1
  401bcc:	b.eq	401db4 <ferror@plt+0x974>  // b.none
  401bd0:	str	x28, [sp, #112]
  401bd4:	cmp	w24, #0x1ff
  401bd8:	b.hi	401d78 <ferror@plt+0x938>  // b.pmore
  401bdc:	cbz	w0, 401a7c <ferror@plt+0x63c>
  401be0:	cmp	w0, #0x1ff
  401be4:	ccmp	w24, w0, #0x0, le
  401be8:	b.gt	401dec <ferror@plt+0x9ac>
  401bec:	mov	x1, x28
  401bf0:	ldrb	w0, [x1], #1
  401bf4:	cmp	w0, #0x20
  401bf8:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  401bfc:	b.ne	401c18 <ferror@plt+0x7d8>  // b.any
  401c00:	str	x1, [sp, #112]
  401c04:	mov	x28, x1
  401c08:	ldrb	w2, [x1], #1
  401c0c:	cmp	w2, #0x20
  401c10:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  401c14:	b.eq	401c00 <ferror@plt+0x7c0>  // b.none
  401c18:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  401c1c:	mov	x0, x28
  401c20:	add	x1, x1, #0x7e0
  401c24:	mov	x2, #0x4                   	// #4
  401c28:	bl	4011f0 <strncmp@plt>
  401c2c:	cbnz	w0, 401c54 <ferror@plt+0x814>
  401c30:	add	x28, x28, #0x4
  401c34:	str	x28, [sp, #112]
  401c38:	mov	w1, w19
  401c3c:	mov	w0, w19
  401c40:	add	w19, w19, #0x1
  401c44:	bl	401758 <ferror@plt+0x318>
  401c48:	cmp	w27, w19
  401c4c:	b.ge	401c38 <ferror@plt+0x7f8>  // b.tcont
  401c50:	b	401a8c <ferror@plt+0x64c>
  401c54:	add	x0, sp, #0x70
  401c58:	bl	4017d0 <ferror@plt+0x390>
  401c5c:	ldr	x3, [sp, #112]
  401c60:	mov	w28, w0
  401c64:	ldrb	w2, [x3]
  401c68:	cmp	w2, #0x20
  401c6c:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  401c70:	b.ne	401c90 <ferror@plt+0x850>  // b.any
  401c74:	add	x1, x3, #0x1
  401c78:	str	x1, [sp, #112]
  401c7c:	mov	x3, x1
  401c80:	ldrb	w2, [x1], #1
  401c84:	cmp	w2, #0x20
  401c88:	ccmp	w2, #0x9, #0x4, ne  // ne = any
  401c8c:	b.eq	401c78 <ferror@plt+0x838>  // b.none
  401c90:	cmp	w2, #0x2d
  401c94:	b.eq	401ce8 <ferror@plt+0x8a8>  // b.none
  401c98:	mov	w0, w19
  401c9c:	mov	w1, w28
  401ca0:	add	w19, w19, #0x1
  401ca4:	bl	401758 <ferror@plt+0x318>
  401ca8:	cmp	w27, w19
  401cac:	b.ge	401c98 <ferror@plt+0x858>  // b.tcont
  401cb0:	b	401a8c <ferror@plt+0x64c>
  401cb4:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  401cb8:	add	x1, x1, #0x728
  401cbc:	mov	w2, #0x5                   	// #5
  401cc0:	mov	x0, #0x0                   	// #0
  401cc4:	bl	4013b0 <dcgettext@plt>
  401cc8:	mov	x19, x0
  401ccc:	mov	x0, x21
  401cd0:	bl	403a40 <ferror@plt+0x2600>
  401cd4:	mov	x1, x19
  401cd8:	mov	x2, x0
  401cdc:	mov	w0, #0x1                   	// #1
  401ce0:	bl	401220 <__printf_chk@plt>
  401ce4:	b	401998 <ferror@plt+0x558>
  401ce8:	add	x3, x3, #0x1
  401cec:	add	x0, sp, #0x70
  401cf0:	str	x3, [sp, #112]
  401cf4:	bl	4017d0 <ferror@plt+0x390>
  401cf8:	mov	w5, w0
  401cfc:	cmp	w28, #0x0
  401d00:	ccmp	w0, #0x0, #0x1, ge  // ge = tcont
  401d04:	b.lt	401e44 <ferror@plt+0xa04>  // b.tstop
  401d08:	sub	w4, w25, w24
  401d0c:	sub	w0, w0, w28
  401d10:	cmp	w0, w4
  401d14:	b.ne	401e84 <ferror@plt+0xa44>  // b.any
  401d18:	sub	w28, w28, w24
  401d1c:	nop
  401d20:	add	w1, w19, w28
  401d24:	mov	w0, w19
  401d28:	add	w19, w19, #0x1
  401d2c:	bl	401758 <ferror@plt+0x318>
  401d30:	cmp	w27, w19
  401d34:	b.ge	401d20 <ferror@plt+0x8e0>  // b.tcont
  401d38:	b	401a8c <ferror@plt+0x64c>
  401d3c:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  401d40:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  401d44:	add	x1, x1, #0x8a8
  401d48:	mov	w2, #0x5                   	// #5
  401d4c:	ldr	x20, [x0, #496]
  401d50:	mov	x0, #0x0                   	// #0
  401d54:	bl	4013b0 <dcgettext@plt>
  401d58:	mov	x19, x0
  401d5c:	bl	4044f0 <ferror@plt+0x30b0>
  401d60:	mov	x3, x0
  401d64:	mov	x2, x19
  401d68:	mov	x0, x20
  401d6c:	mov	w1, #0x1                   	// #1
  401d70:	bl	401300 <__fprintf_chk@plt>
  401d74:	b	401b4c <ferror@plt+0x70c>
  401d78:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  401d7c:	mov	w2, #0x5                   	// #5
  401d80:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  401d84:	add	x1, x1, #0x788
  401d88:	ldr	x20, [x0, #496]
  401d8c:	mov	x0, #0x0                   	// #0
  401d90:	bl	4013b0 <dcgettext@plt>
  401d94:	mov	x2, x0
  401d98:	mov	w4, w19
  401d9c:	mov	x3, x22
  401da0:	mov	w1, #0x1                   	// #1
  401da4:	mov	x0, x20
  401da8:	bl	401300 <__fprintf_chk@plt>
  401dac:	mov	w0, #0x41                  	// #65
  401db0:	bl	401150 <exit@plt>
  401db4:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  401db8:	mov	w2, #0x5                   	// #5
  401dbc:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  401dc0:	add	x1, x1, #0x770
  401dc4:	ldr	x19, [x0, #496]
  401dc8:	mov	x0, #0x0                   	// #0
  401dcc:	bl	4013b0 <dcgettext@plt>
  401dd0:	mov	x2, x0
  401dd4:	mov	x3, x20
  401dd8:	mov	w1, #0x1                   	// #1
  401ddc:	mov	x0, x19
  401de0:	bl	401300 <__fprintf_chk@plt>
  401de4:	mov	w0, #0x41                  	// #65
  401de8:	bl	401150 <exit@plt>
  401dec:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  401df0:	mov	w2, #0x5                   	// #5
  401df4:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  401df8:	add	x1, x1, #0x7c0
  401dfc:	ldr	x19, [x0, #496]
  401e00:	mov	x0, #0x0                   	// #0
  401e04:	bl	4013b0 <dcgettext@plt>
  401e08:	mov	x2, x0
  401e0c:	mov	w4, w25
  401e10:	mov	x3, x22
  401e14:	mov	w1, #0x1                   	// #1
  401e18:	mov	x0, x19
  401e1c:	bl	401300 <__fprintf_chk@plt>
  401e20:	mov	w0, #0x41                  	// #65
  401e24:	bl	401150 <exit@plt>
  401e28:	mov	w0, #0x1                   	// #1
  401e2c:	bl	401150 <exit@plt>
  401e30:	mov	x0, x22
  401e34:	bl	401160 <perror@plt>
  401e38:	mov	w0, #0x42                  	// #66
  401e3c:	bl	401150 <exit@plt>
  401e40:	bl	404540 <ferror@plt+0x3100>
  401e44:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  401e48:	mov	w2, #0x5                   	// #5
  401e4c:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  401e50:	add	x1, x1, #0x7e8
  401e54:	ldr	x20, [x0, #496]
  401e58:	mov	x0, #0x0                   	// #0
  401e5c:	bl	4013b0 <dcgettext@plt>
  401e60:	mov	x2, x0
  401e64:	mov	w5, w27
  401e68:	mov	w4, w19
  401e6c:	mov	x3, x22
  401e70:	mov	w1, #0x1                   	// #1
  401e74:	mov	x0, x20
  401e78:	bl	401300 <__fprintf_chk@plt>
  401e7c:	mov	w0, #0x41                  	// #65
  401e80:	bl	401150 <exit@plt>
  401e84:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  401e88:	mov	w2, #0x5                   	// #5
  401e8c:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  401e90:	add	x1, x1, #0x830
  401e94:	ldr	x20, [x0, #496]
  401e98:	mov	x0, #0x0                   	// #0
  401e9c:	str	w5, [sp, #96]
  401ea0:	bl	4013b0 <dcgettext@plt>
  401ea4:	ldr	w5, [sp, #96]
  401ea8:	mov	x2, x0
  401eac:	mov	w7, w27
  401eb0:	mov	w6, w19
  401eb4:	mov	w4, w28
  401eb8:	mov	x3, x22
  401ebc:	mov	w1, #0x1                   	// #1
  401ec0:	mov	x0, x20
  401ec4:	bl	401300 <__fprintf_chk@plt>
  401ec8:	mov	w0, #0x41                  	// #65
  401ecc:	bl	401150 <exit@plt>
  401ed0:	stp	x29, x30, [sp, #-80]!
  401ed4:	mov	x29, sp
  401ed8:	stp	x19, x20, [sp, #16]
  401edc:	mov	w19, w0
  401ee0:	mov	x0, x1
  401ee4:	stp	x21, x22, [sp, #32]
  401ee8:	str	x23, [sp, #48]
  401eec:	mov	x23, x1
  401ef0:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  401ef4:	add	x1, x1, #0x8f8
  401ef8:	stp	xzr, xzr, [sp, #64]
  401efc:	bl	4011b0 <fopen@plt>
  401f00:	cbz	x0, 401fc4 <ferror@plt+0xb84>
  401f04:	mov	x21, x0
  401f08:	add	x1, sp, #0x40
  401f0c:	mov	w0, w19
  401f10:	bl	401890 <ferror@plt+0x450>
  401f14:	tbnz	w0, #31, 401fbc <ferror@plt+0xb7c>
  401f18:	ldrh	w0, [sp, #64]
  401f1c:	ldr	x19, [sp, #72]
  401f20:	cbz	w0, 401f5c <ferror@plt+0xb1c>
  401f24:	adrp	x22, 404000 <ferror@plt+0x2bc0>
  401f28:	add	x22, x22, #0x900
  401f2c:	mov	w20, #0x0                   	// #0
  401f30:	ldrh	w3, [x19, #2]
  401f34:	mov	w1, #0x1                   	// #1
  401f38:	ldrh	w4, [x19]
  401f3c:	add	w20, w20, w1
  401f40:	mov	x2, x22
  401f44:	mov	x0, x21
  401f48:	add	x19, x19, #0x4
  401f4c:	bl	401300 <__fprintf_chk@plt>
  401f50:	ldrh	w3, [sp, #64]
  401f54:	cmp	w3, w20
  401f58:	b.gt	401f30 <ferror@plt+0xaf0>
  401f5c:	mov	x0, x21
  401f60:	bl	4011a0 <fclose@plt>
  401f64:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  401f68:	ldr	w0, [x0, #536]
  401f6c:	cbnz	w0, 401f84 <ferror@plt+0xb44>
  401f70:	ldp	x19, x20, [sp, #16]
  401f74:	ldp	x21, x22, [sp, #32]
  401f78:	ldr	x23, [sp, #48]
  401f7c:	ldp	x29, x30, [sp], #80
  401f80:	ret
  401f84:	mov	w2, #0x5                   	// #5
  401f88:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  401f8c:	mov	x0, #0x0                   	// #0
  401f90:	add	x1, x1, #0x910
  401f94:	bl	4013b0 <dcgettext@plt>
  401f98:	mov	x1, x0
  401f9c:	mov	x2, x23
  401fa0:	mov	w0, #0x1                   	// #1
  401fa4:	bl	401220 <__printf_chk@plt>
  401fa8:	ldp	x19, x20, [sp, #16]
  401fac:	ldp	x21, x22, [sp, #32]
  401fb0:	ldr	x23, [sp, #48]
  401fb4:	ldp	x29, x30, [sp], #80
  401fb8:	ret
  401fbc:	mov	w0, #0x1                   	// #1
  401fc0:	bl	401150 <exit@plt>
  401fc4:	mov	x0, x23
  401fc8:	bl	401160 <perror@plt>
  401fcc:	mov	w0, #0x1                   	// #1
  401fd0:	bl	401150 <exit@plt>
  401fd4:	nop
  401fd8:	stp	x29, x30, [sp, #-112]!
  401fdc:	mov	x29, sp
  401fe0:	stp	x21, x22, [sp, #32]
  401fe4:	mov	x22, x1
  401fe8:	add	x1, sp, #0x60
  401fec:	stp	x23, x24, [sp, #48]
  401ff0:	mov	w24, w2
  401ff4:	mov	w23, w3
  401ff8:	stp	xzr, xzr, [sp, #96]
  401ffc:	bl	401890 <ferror@plt+0x450>
  402000:	tbnz	w0, #31, 402158 <ferror@plt+0xd18>
  402004:	stp	x25, x26, [sp, #64]
  402008:	adrp	x21, 416000 <ferror@plt+0x14bc0>
  40200c:	cmp	w24, #0x0
  402010:	stp	x27, x28, [sp, #80]
  402014:	add	x21, x21, #0x208
  402018:	mov	w28, #0x0                   	// #0
  40201c:	ldr	x26, [sp, #104]
  402020:	b.le	4020bc <ferror@plt+0xc7c>
  402024:	adrp	x27, 404000 <ferror@plt+0x2bc0>
  402028:	adrp	x25, 404000 <ferror@plt+0x2bc0>
  40202c:	add	x27, x27, #0x9b0
  402030:	add	x25, x25, #0x9c0
  402034:	stp	x19, x20, [sp, #16]
  402038:	ldr	w0, [x21, #40]
  40203c:	cbnz	w0, 4020fc <ferror@plt+0xcbc>
  402040:	ldrh	w1, [sp, #96]
  402044:	mov	x19, x26
  402048:	mov	w20, #0x0                   	// #0
  40204c:	cbnz	w1, 402064 <ferror@plt+0xc24>
  402050:	b	40209c <ferror@plt+0xc5c>
  402054:	add	w20, w20, #0x1
  402058:	add	x19, x19, #0x4
  40205c:	cmp	w1, w20
  402060:	b.le	40209c <ferror@plt+0xc5c>
  402064:	ldrh	w0, [x19, #2]
  402068:	cmp	w0, w28
  40206c:	b.ne	402054 <ferror@plt+0xc14>  // b.any
  402070:	ldr	w0, [x21, #40]
  402074:	ldrh	w1, [x19]
  402078:	cbnz	w0, 4020e4 <ferror@plt+0xca4>
  40207c:	mov	w2, w23
  402080:	mov	x0, x22
  402084:	bl	4027c8 <ferror@plt+0x1388>
  402088:	add	w20, w20, #0x1
  40208c:	ldrh	w1, [sp, #96]
  402090:	add	x19, x19, #0x4
  402094:	cmp	w1, w20
  402098:	b.gt	402064 <ferror@plt+0xc24>
  40209c:	add	w28, w28, #0x1
  4020a0:	mov	w2, w23
  4020a4:	mov	x0, x22
  4020a8:	mov	w1, #0x0                   	// #0
  4020ac:	bl	402970 <ferror@plt+0x1530>
  4020b0:	cmp	w24, w28
  4020b4:	b.ne	402038 <ferror@plt+0xbf8>  // b.any
  4020b8:	ldp	x19, x20, [sp, #16]
  4020bc:	ldr	w0, [x21, #40]
  4020c0:	cbnz	w0, 402110 <ferror@plt+0xcd0>
  4020c4:	ldr	w0, [x21, #16]
  4020c8:	cbnz	w0, 402120 <ferror@plt+0xce0>
  4020cc:	ldp	x21, x22, [sp, #32]
  4020d0:	ldp	x23, x24, [sp, #48]
  4020d4:	ldp	x25, x26, [sp, #64]
  4020d8:	ldp	x27, x28, [sp, #80]
  4020dc:	ldp	x29, x30, [sp], #112
  4020e0:	ret
  4020e4:	mov	w2, w1
  4020e8:	mov	w0, #0x1                   	// #1
  4020ec:	mov	x1, x25
  4020f0:	bl	401220 <__printf_chk@plt>
  4020f4:	ldrh	w1, [x19]
  4020f8:	b	40207c <ferror@plt+0xc3c>
  4020fc:	mov	w2, w28
  402100:	mov	x1, x27
  402104:	mov	w0, #0x1                   	// #1
  402108:	bl	401220 <__printf_chk@plt>
  40210c:	b	402040 <ferror@plt+0xc00>
  402110:	mov	w0, #0xa                   	// #10
  402114:	bl	4013f0 <putchar@plt>
  402118:	ldr	w0, [x21, #16]
  40211c:	cbz	w0, 4020cc <ferror@plt+0xc8c>
  402120:	mov	w2, #0x5                   	// #5
  402124:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  402128:	mov	x0, #0x0                   	// #0
  40212c:	add	x1, x1, #0x9c8
  402130:	bl	4013b0 <dcgettext@plt>
  402134:	mov	x1, x0
  402138:	mov	w0, #0x1                   	// #1
  40213c:	bl	401220 <__printf_chk@plt>
  402140:	ldp	x21, x22, [sp, #32]
  402144:	ldp	x23, x24, [sp, #48]
  402148:	ldp	x25, x26, [sp, #64]
  40214c:	ldp	x27, x28, [sp, #80]
  402150:	ldp	x29, x30, [sp], #112
  402154:	ret
  402158:	mov	w0, #0x1                   	// #1
  40215c:	stp	x19, x20, [sp, #16]
  402160:	stp	x25, x26, [sp, #64]
  402164:	stp	x27, x28, [sp, #80]
  402168:	bl	401150 <exit@plt>
  40216c:	nop
  402170:	stp	x29, x30, [sp, #-128]!
  402174:	mov	x29, sp
  402178:	stp	x19, x20, [sp, #16]
  40217c:	stp	x21, x22, [sp, #32]
  402180:	stp	x23, x24, [sp, #48]
  402184:	mov	x24, x1
  402188:	mov	w23, w7
  40218c:	stp	x25, x26, [sp, #64]
  402190:	mov	x25, x2
  402194:	mov	x26, x5
  402198:	stp	x27, x28, [sp, #80]
  40219c:	mov	x28, x4
  4021a0:	mov	x27, x6
  4021a4:	str	x3, [sp, #104]
  4021a8:	cbz	x0, 4023f0 <ferror@plt+0xfb0>
  4021ac:	mov	x21, x0
  4021b0:	mov	x0, #0x4000                	// #16384
  4021b4:	bl	404588 <ferror@plt+0x3148>
  4021b8:	mov	x19, x0
  4021bc:	mov	x20, #0x0                   	// #0
  4021c0:	mov	x22, #0x4000                	// #16384
  4021c4:	nop
  4021c8:	sub	x2, x22, x20
  4021cc:	mov	x3, x21
  4021d0:	mov	x1, #0x1                   	// #1
  4021d4:	add	x0, x19, x20
  4021d8:	bl	401340 <fread@plt>
  4021dc:	add	x20, x20, x0
  4021e0:	mov	x0, x21
  4021e4:	bl	401440 <ferror@plt>
  4021e8:	cbnz	w0, 402688 <ferror@plt+0x1248>
  4021ec:	mov	x0, x21
  4021f0:	bl	4012e0 <feof@plt>
  4021f4:	cbnz	w0, 402218 <ferror@plt+0xdd8>
  4021f8:	cmp	x22, x20
  4021fc:	b.hi	4021c8 <ferror@plt+0xd88>  // b.pmore
  402200:	lsl	x22, x22, #1
  402204:	mov	x0, x19
  402208:	mov	x1, x22
  40220c:	bl	4045a8 <ferror@plt+0x3168>
  402210:	mov	x19, x0
  402214:	b	4021c8 <ferror@plt+0xd88>
  402218:	cbz	x24, 402220 <ferror@plt+0xde0>
  40221c:	str	x19, [x24]
  402220:	cbz	x25, 402228 <ferror@plt+0xde8>
  402224:	str	w20, [x25]
  402228:	cmp	x20, #0x3
  40222c:	b.ls	4023d0 <ferror@plt+0xf90>  // b.plast
  402230:	ldrb	w0, [x19]
  402234:	cmp	w0, #0x36
  402238:	b.eq	4025c0 <ferror@plt+0x1180>  // b.none
  40223c:	cmp	x20, #0x1f
  402240:	b.ls	4023d0 <ferror@plt+0xf90>  // b.plast
  402244:	cmp	w0, #0x72
  402248:	b.ne	4023d0 <ferror@plt+0xf90>  // b.any
  40224c:	ldrb	w0, [x19, #1]
  402250:	cmp	w0, #0xb5
  402254:	b.ne	4023d0 <ferror@plt+0xf90>  // b.any
  402258:	ldrb	w0, [x19, #2]
  40225c:	cmp	w0, #0x4a
  402260:	b.ne	4023d0 <ferror@plt+0xf90>  // b.any
  402264:	ldrb	w0, [x19, #3]
  402268:	cmp	w0, #0x86
  40226c:	b.ne	4023d0 <ferror@plt+0xf90>  // b.any
  402270:	ldr	w21, [x19, #4]
  402274:	ldrb	w13, [x19, #8]
  402278:	ldrb	w9, [x19, #9]
  40227c:	ldrb	w5, [x19, #10]
  402280:	ldrb	w2, [x19, #11]
  402284:	ldrb	w25, [x19, #12]
  402288:	ldrb	w15, [x19, #16]
  40228c:	ldrb	w12, [x19, #17]
  402290:	ldrb	w7, [x19, #18]
  402294:	ldrb	w1, [x19, #19]
  402298:	ldrb	w14, [x19, #20]
  40229c:	ldrb	w10, [x19, #21]
  4022a0:	ldrb	w6, [x19, #22]
  4022a4:	ldrb	w0, [x19, #23]
  4022a8:	ldrb	w4, [x19, #28]
  4022ac:	ldrb	w8, [x19, #29]
  4022b0:	ldrb	w3, [x19, #30]
  4022b4:	ldrb	w11, [x19, #31]
  4022b8:	cbnz	w21, 402748 <ferror@plt+0x1308>
  4022bc:	add	w12, w15, w12, lsl #8
  4022c0:	add	w10, w14, w10, lsl #8
  4022c4:	add	w9, w13, w9, lsl #8
  4022c8:	add	w8, w4, w8, lsl #8
  4022cc:	add	w7, w12, w7, lsl #16
  4022d0:	add	w6, w10, w6, lsl #16
  4022d4:	add	w5, w9, w5, lsl #16
  4022d8:	add	w3, w8, w3, lsl #16
  4022dc:	add	w22, w7, w1, lsl #24
  4022e0:	add	w0, w6, w0, lsl #24
  4022e4:	add	w2, w5, w2, lsl #24
  4022e8:	add	w3, w3, w11, lsl #24
  4022ec:	and	x25, x25, #0x1
  4022f0:	mov	x21, #0x1                   	// #1
  4022f4:	cbz	w22, 402770 <ferror@plt+0x1330>
  4022f8:	cbz	x0, 4027b4 <ferror@plt+0x1374>
  4022fc:	madd	x4, x22, x0, x2
  402300:	cmp	x20, x4
  402304:	b.cc	4026d0 <ferror@plt+0x1290>  // b.lo, b.ul, b.last
  402308:	cmp	x25, #0x0
  40230c:	ccmp	x20, x4, #0x4, eq  // eq = none
  402310:	b.ne	4026d0 <ferror@plt+0x1290>  // b.any
  402314:	ldr	x5, [sp, #104]
  402318:	cmp	x5, #0x0
  40231c:	ccmp	x24, #0x0, #0x4, ne  // ne = any
  402320:	b.eq	402330 <ferror@plt+0xef0>  // b.none
  402324:	ldr	x1, [x24]
  402328:	add	x2, x1, x2
  40232c:	str	x2, [x5]
  402330:	cbz	x28, 40233c <ferror@plt+0xefc>
  402334:	mul	w0, w22, w0
  402338:	str	w0, [x28]
  40233c:	cbz	x27, 402344 <ferror@plt+0xf04>
  402340:	str	w22, [x27]
  402344:	cbz	x26, 40234c <ferror@plt+0xf0c>
  402348:	str	w3, [x26]
  40234c:	ldr	x0, [sp, #128]
  402350:	cbz	x0, 4023b0 <ferror@plt+0xf70>
  402354:	ldr	x0, [sp, #128]
  402358:	add	x1, x22, w23, sxtw
  40235c:	str	x4, [sp, #104]
  402360:	add	x1, x1, x1, lsl #1
  402364:	ldr	x0, [x0]
  402368:	lsl	x1, x1, #3
  40236c:	bl	4045a8 <ferror@plt+0x3168>
  402370:	ldr	x1, [sp, #128]
  402374:	ldr	x4, [sp, #104]
  402378:	str	x0, [x1]
  40237c:	cbnz	x25, 402410 <ferror@plt+0xfd0>
  402380:	mov	w7, #0x18                  	// #24
  402384:	smull	x7, w23, w7
  402388:	b	402394 <ferror@plt+0xf54>
  40238c:	ldr	x0, [sp, #128]
  402390:	ldr	x0, [x0]
  402394:	add	x1, x0, x7
  402398:	str	xzr, [x0, x7]
  40239c:	add	x25, x25, #0x1
  4023a0:	cmp	x25, x22
  4023a4:	add	x7, x7, #0x18
  4023a8:	stp	x1, xzr, [x1, #8]
  4023ac:	b.cc	40238c <ferror@plt+0xf4c>  // b.lo, b.ul, b.last
  4023b0:	mov	w0, #0x0                   	// #0
  4023b4:	ldp	x19, x20, [sp, #16]
  4023b8:	ldp	x21, x22, [sp, #32]
  4023bc:	ldp	x23, x24, [sp, #48]
  4023c0:	ldp	x25, x26, [sp, #64]
  4023c4:	ldp	x27, x28, [sp, #80]
  4023c8:	ldp	x29, x30, [sp], #128
  4023cc:	ret
  4023d0:	mov	w0, #0xffffffff            	// #-1
  4023d4:	ldp	x19, x20, [sp, #16]
  4023d8:	ldp	x21, x22, [sp, #32]
  4023dc:	ldp	x23, x24, [sp, #48]
  4023e0:	ldp	x25, x26, [sp, #64]
  4023e4:	ldp	x27, x28, [sp, #80]
  4023e8:	ldp	x29, x30, [sp], #128
  4023ec:	ret
  4023f0:	cmp	x1, #0x0
  4023f4:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4023f8:	b.eq	402780 <ferror@plt+0x1340>  // b.none
  4023fc:	ldrsw	x20, [x2]
  402400:	ldr	x19, [x1]
  402404:	cmp	x20, #0x3
  402408:	b.ls	4023d0 <ferror@plt+0xf90>  // b.plast
  40240c:	b	402230 <ferror@plt+0xdf0>
  402410:	mov	w28, #0x18                  	// #24
  402414:	add	x20, x19, x20
  402418:	add	x3, x19, x4
  40241c:	str	xzr, [sp, #104]
  402420:	smull	x28, w23, w28
  402424:	str	x3, [sp, #120]
  402428:	add	x25, x0, x28
  40242c:	str	xzr, [x0, x28]
  402430:	cmp	x20, x3
  402434:	stp	x25, xzr, [x25, #8]
  402438:	b.eq	402604 <ferror@plt+0x11c4>  // b.none
  40243c:	mov	w24, #0x0                   	// #0
  402440:	mov	w27, #0xffff                	// #65535
  402444:	mov	w26, #0xfffe                	// #65534
  402448:	cbz	x21, 4024d8 <ferror@plt+0x1098>
  40244c:	nop
  402450:	add	x2, x3, #0x1
  402454:	str	x2, [sp, #120]
  402458:	ldrb	w0, [x3]
  40245c:	cmp	w0, #0xff
  402460:	b.eq	402554 <ferror@plt+0x1114>  // b.none
  402464:	cmp	w0, #0xfe
  402468:	b.eq	402510 <ferror@plt+0x10d0>  // b.none
  40246c:	add	x2, sp, #0x74
  402470:	sub	w1, w20, w3
  402474:	add	x0, sp, #0x78
  402478:	str	x3, [sp, #120]
  40247c:	bl	402ce8 <ferror@plt+0x18a8>
  402480:	ldr	w2, [sp, #116]
  402484:	cbnz	w2, 402644 <ferror@plt+0x1204>
  402488:	mov	w19, w0
  40248c:	cmp	w24, #0x1
  402490:	b.le	402518 <ferror@plt+0x10d8>
  402494:	ldr	x0, [x25, #8]
  402498:	ldr	x0, [x0, #16]
  40249c:	nop
  4024a0:	mov	x23, x0
  4024a4:	ldr	x0, [x0]
  4024a8:	cbnz	x0, 4024a0 <ferror@plt+0x1060>
  4024ac:	mov	x0, #0x18                  	// #24
  4024b0:	add	w24, w24, #0x1
  4024b4:	bl	404588 <ferror@plt+0x3148>
  4024b8:	stp	xzr, x23, [x0]
  4024bc:	str	w19, [x0, #16]
  4024c0:	str	x0, [x23]
  4024c4:	ldr	x2, [sp, #120]
  4024c8:	cmp	x20, x2
  4024cc:	b.eq	402604 <ferror@plt+0x11c4>  // b.none
  4024d0:	mov	x3, x2
  4024d4:	cbnz	x21, 402450 <ferror@plt+0x1010>
  4024d8:	sub	x0, x20, x3
  4024dc:	cmp	w0, #0x1
  4024e0:	b.le	402678 <ferror@plt+0x1238>
  4024e4:	mov	x2, x3
  4024e8:	add	x0, x3, #0x1
  4024ec:	str	x0, [sp, #120]
  4024f0:	ldrb	w0, [x2], #2
  4024f4:	str	x2, [sp, #120]
  4024f8:	ldrb	w1, [x3, #1]
  4024fc:	orr	w19, w0, w1, lsl #8
  402500:	cmp	w19, w27
  402504:	b.eq	402554 <ferror@plt+0x1114>  // b.none
  402508:	cmp	w19, w26
  40250c:	b.ne	40248c <ferror@plt+0x104c>  // b.any
  402510:	mov	w24, #0x1                   	// #1
  402514:	b	4024c8 <ferror@plt+0x1088>
  402518:	mov	x0, #0x18                  	// #24
  40251c:	bl	404588 <ferror@plt+0x3148>
  402520:	mov	x23, x0
  402524:	mov	x0, #0x18                  	// #24
  402528:	bl	404588 <ferror@plt+0x3148>
  40252c:	ldr	x3, [x25, #8]
  402530:	stp	xzr, x0, [x0]
  402534:	str	w19, [x0, #16]
  402538:	stp	x3, x0, [x23, #8]
  40253c:	str	x23, [x3]
  402540:	str	xzr, [x23]
  402544:	str	x23, [x25, #8]
  402548:	cbz	w24, 4024c4 <ferror@plt+0x1084>
  40254c:	add	w24, w24, #0x1
  402550:	b	4024c4 <ferror@plt+0x1084>
  402554:	ldr	x0, [sp, #104]
  402558:	add	x28, x28, #0x18
  40255c:	add	x0, x0, #0x1
  402560:	str	x0, [sp, #104]
  402564:	cmp	x0, x22
  402568:	b.cs	40257c <ferror@plt+0x113c>  // b.hs, b.nlast
  40256c:	ldr	x0, [sp, #128]
  402570:	mov	x3, x2
  402574:	ldr	x0, [x0]
  402578:	b	402428 <ferror@plt+0xfe8>
  40257c:	cmp	x20, x2
  402580:	mov	w0, #0x0                   	// #0
  402584:	b.eq	4023d4 <ferror@plt+0xf94>  // b.none
  402588:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  40258c:	add	x1, x1, #0xbc0
  402590:	mov	w2, #0x5                   	// #5
  402594:	mov	x0, #0x0                   	// #0
  402598:	bl	4013b0 <dcgettext@plt>
  40259c:	mov	x2, x0
  4025a0:	adrp	x4, 416000 <ferror@plt+0x14bc0>
  4025a4:	adrp	x3, 416000 <ferror@plt+0x14bc0>
  4025a8:	mov	w1, #0x1                   	// #1
  4025ac:	ldr	x3, [x3, #568]
  4025b0:	ldr	x0, [x4, #496]
  4025b4:	bl	401300 <__fprintf_chk@plt>
  4025b8:	mov	w0, #0x41                  	// #65
  4025bc:	bl	401150 <exit@plt>
  4025c0:	ldrb	w1, [x19, #1]
  4025c4:	mov	w0, #0xffffffff            	// #-1
  4025c8:	cmp	w1, #0x4
  4025cc:	b.ne	4023d4 <ferror@plt+0xf94>  // b.any
  4025d0:	ldrb	w25, [x19, #2]
  4025d4:	cmp	w25, #0x5
  4025d8:	b.hi	40270c <ferror@plt+0x12cc>  // b.pmore
  4025dc:	tst	x25, #0x1
  4025e0:	mov	x22, #0x200                 	// #512
  4025e4:	mov	x1, #0x100                 	// #256
  4025e8:	ldrb	w0, [x19, #3]
  4025ec:	and	x25, x25, #0x6
  4025f0:	csel	x22, x22, x1, ne  // ne = any
  4025f4:	mov	x21, #0x0                   	// #0
  4025f8:	mov	x2, #0x4                   	// #4
  4025fc:	mov	x3, #0x8                   	// #8
  402600:	b	4022f8 <ferror@plt+0xeb8>
  402604:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  402608:	add	x1, x1, #0xb38
  40260c:	mov	w2, #0x5                   	// #5
  402610:	mov	x0, #0x0                   	// #0
  402614:	bl	4013b0 <dcgettext@plt>
  402618:	adrp	x1, 416000 <ferror@plt+0x14bc0>
  40261c:	mov	x19, x0
  402620:	ldr	x20, [x1, #496]
  402624:	bl	4044f0 <ferror@plt+0x30b0>
  402628:	mov	x2, x19
  40262c:	mov	x3, x0
  402630:	mov	w1, #0x1                   	// #1
  402634:	mov	x0, x20
  402638:	bl	401300 <__fprintf_chk@plt>
  40263c:	mov	w0, #0x41                  	// #65
  402640:	bl	401150 <exit@plt>
  402644:	cmn	w2, #0x2
  402648:	b.eq	4026b4 <ferror@plt+0x1274>  // b.none
  40264c:	cmn	w2, #0x1
  402650:	b.eq	402698 <ferror@plt+0x1258>  // b.none
  402654:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  402658:	mov	w2, #0x5                   	// #5
  40265c:	add	x1, x1, #0xb88
  402660:	mov	x0, #0x0                   	// #0
  402664:	bl	4013b0 <dcgettext@plt>
  402668:	mov	x19, x0
  40266c:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  402670:	ldr	x20, [x0, #496]
  402674:	b	402624 <ferror@plt+0x11e4>
  402678:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  40267c:	mov	w2, #0x5                   	// #5
  402680:	add	x1, x1, #0xba0
  402684:	b	402610 <ferror@plt+0x11d0>
  402688:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  40268c:	mov	w2, #0x5                   	// #5
  402690:	add	x1, x1, #0xa40
  402694:	b	402594 <ferror@plt+0x1154>
  402698:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  40269c:	mov	w2, #0x5                   	// #5
  4026a0:	add	x1, x1, #0xb78
  4026a4:	mov	x0, #0x0                   	// #0
  4026a8:	bl	4013b0 <dcgettext@plt>
  4026ac:	mov	x19, x0
  4026b0:	b	40266c <ferror@plt+0x122c>
  4026b4:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  4026b8:	mov	w2, #0x5                   	// #5
  4026bc:	add	x1, x1, #0xb58
  4026c0:	mov	x0, #0x0                   	// #0
  4026c4:	bl	4013b0 <dcgettext@plt>
  4026c8:	mov	x19, x0
  4026cc:	b	40266c <ferror@plt+0x122c>
  4026d0:	mov	w2, #0x5                   	// #5
  4026d4:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  4026d8:	mov	x0, #0x0                   	// #0
  4026dc:	add	x1, x1, #0xb10
  4026e0:	bl	4013b0 <dcgettext@plt>
  4026e4:	mov	x2, x0
  4026e8:	adrp	x1, 416000 <ferror@plt+0x14bc0>
  4026ec:	adrp	x5, 416000 <ferror@plt+0x14bc0>
  4026f0:	mov	x4, x20
  4026f4:	ldr	x3, [x1, #568]
  4026f8:	mov	w1, #0x1                   	// #1
  4026fc:	ldr	x0, [x5, #496]
  402700:	bl	401300 <__fprintf_chk@plt>
  402704:	mov	w0, #0x41                  	// #65
  402708:	bl	401150 <exit@plt>
  40270c:	mov	w2, #0x5                   	// #5
  402710:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  402714:	mov	x0, #0x0                   	// #0
  402718:	add	x1, x1, #0xa80
  40271c:	bl	4013b0 <dcgettext@plt>
  402720:	mov	x2, x0
  402724:	ldrb	w4, [x19, #2]
  402728:	adrp	x1, 416000 <ferror@plt+0x14bc0>
  40272c:	adrp	x5, 416000 <ferror@plt+0x14bc0>
  402730:	ldr	x3, [x1, #568]
  402734:	mov	w1, #0x1                   	// #1
  402738:	ldr	x0, [x5, #496]
  40273c:	bl	401300 <__fprintf_chk@plt>
  402740:	mov	w0, #0x41                  	// #65
  402744:	bl	401150 <exit@plt>
  402748:	mov	w2, #0x5                   	// #5
  40274c:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  402750:	mov	x0, #0x0                   	// #0
  402754:	add	x1, x1, #0xaa8
  402758:	bl	4013b0 <dcgettext@plt>
  40275c:	mov	x2, x0
  402760:	mov	w4, w21
  402764:	adrp	x1, 416000 <ferror@plt+0x14bc0>
  402768:	adrp	x5, 416000 <ferror@plt+0x14bc0>
  40276c:	b	402730 <ferror@plt+0x12f0>
  402770:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  402774:	mov	w2, #0x5                   	// #5
  402778:	add	x1, x1, #0xad0
  40277c:	b	402594 <ferror@plt+0x1154>
  402780:	mov	w2, #0x5                   	// #5
  402784:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  402788:	add	x1, x1, #0xa60
  40278c:	bl	4013b0 <dcgettext@plt>
  402790:	adrp	x1, 416000 <ferror@plt+0x14bc0>
  402794:	adrp	x4, 416000 <ferror@plt+0x14bc0>
  402798:	mov	x2, x0
  40279c:	ldr	x3, [x1, #568]
  4027a0:	mov	w1, #0x1                   	// #1
  4027a4:	ldr	x0, [x4, #496]
  4027a8:	bl	401300 <__fprintf_chk@plt>
  4027ac:	mov	w0, #0x46                  	// #70
  4027b0:	bl	401150 <exit@plt>
  4027b4:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  4027b8:	mov	w2, #0x5                   	// #5
  4027bc:	add	x1, x1, #0xaf0
  4027c0:	b	402598 <ferror@plt+0x1158>
  4027c4:	nop
  4027c8:	stp	x29, x30, [sp, #-64]!
  4027cc:	mov	x29, sp
  4027d0:	stp	x19, x20, [sp, #16]
  4027d4:	mov	w19, w1
  4027d8:	stp	x21, x22, [sp, #32]
  4027dc:	tbnz	w1, #31, 402934 <ferror@plt+0x14f4>
  4027e0:	mov	w21, w2
  4027e4:	mov	x3, x0
  4027e8:	and	w2, w1, #0xff
  4027ec:	cbz	w21, 402840 <ferror@plt+0x1400>
  4027f0:	cmp	w1, #0x7f
  4027f4:	b.hi	4028b4 <ferror@plt+0x1474>  // b.pmore
  4027f8:	mov	x0, #0x5                   	// #5
  4027fc:	add	x20, sp, #0x38
  402800:	mov	w22, w0
  402804:	mov	x1, #0x1                   	// #1
  402808:	strb	w2, [sp, #61]
  40280c:	add	x0, x20, x0
  402810:	mov	x2, #0x1                   	// #1
  402814:	bl	401390 <fwrite@plt>
  402818:	mov	x19, x0
  40281c:	cmp	x0, #0x1
  402820:	b.ne	402920 <ferror@plt+0x14e0>  // b.any
  402824:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  402828:	ldr	w0, [x0, #560]
  40282c:	cbnz	w0, 402858 <ferror@plt+0x1418>
  402830:	ldp	x19, x20, [sp, #16]
  402834:	ldp	x21, x22, [sp, #32]
  402838:	ldp	x29, x30, [sp], #64
  40283c:	ret
  402840:	mov	x0, #0x4                   	// #4
  402844:	add	x20, sp, #0x38
  402848:	mov	w22, w0
  40284c:	mov	x1, #0x2                   	// #2
  402850:	strh	w19, [sp, #60]
  402854:	b	40280c <ferror@plt+0x13cc>
  402858:	mov	w0, #0x28                  	// #40
  40285c:	bl	4013f0 <putchar@plt>
  402860:	cbz	w21, 40290c <ferror@plt+0x14cc>
  402864:	add	x20, x20, w22, sxtw
  402868:	mov	w0, #0x5                   	// #5
  40286c:	adrp	x21, 404000 <ferror@plt+0x2bc0>
  402870:	sub	w22, w0, w22
  402874:	add	x21, x21, #0xc28
  402878:	mov	x19, #0x0                   	// #0
  40287c:	nop
  402880:	ldrb	w2, [x20, x19]
  402884:	mov	x1, x21
  402888:	mov	w0, #0x1                   	// #1
  40288c:	bl	401220 <__printf_chk@plt>
  402890:	cmp	x22, x19
  402894:	add	x19, x19, #0x1
  402898:	b.ne	402880 <ferror@plt+0x1440>  // b.any
  40289c:	mov	w0, #0x29                  	// #41
  4028a0:	bl	4013f0 <putchar@plt>
  4028a4:	ldp	x19, x20, [sp, #16]
  4028a8:	ldp	x21, x22, [sp, #32]
  4028ac:	ldp	x29, x30, [sp], #64
  4028b0:	ret
  4028b4:	add	x20, sp, #0x38
  4028b8:	mov	x1, #0x6                   	// #6
  4028bc:	mov	w5, #0x3f                  	// #63
  4028c0:	add	x0, x20, x1
  4028c4:	and	w4, w19, #0x3f
  4028c8:	sub	w4, w4, #0x80
  4028cc:	asr	w5, w5, #1
  4028d0:	lsr	w19, w19, #6
  4028d4:	mov	w22, w1
  4028d8:	sturb	w4, [x0, #-1]
  4028dc:	bics	wzr, w19, w5
  4028e0:	sub	x1, x1, #0x1
  4028e4:	b.ne	4028c0 <ferror@plt+0x1480>  // b.any
  4028e8:	sub	w22, w22, #0x2
  4028ec:	mov	w1, #0x6                   	// #6
  4028f0:	sub	w1, w1, w22
  4028f4:	sub	w19, w19, #0x2
  4028f8:	sub	w19, w19, w5, lsl #1
  4028fc:	sxtw	x0, w22
  402900:	sxtw	x1, w1
  402904:	strb	w19, [x20, w22, sxtw]
  402908:	b	40280c <ferror@plt+0x13cc>
  40290c:	mov	w0, w19
  402910:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  402914:	add	x1, x1, #0xc20
  402918:	bl	401220 <__printf_chk@plt>
  40291c:	b	402864 <ferror@plt+0x1424>
  402920:	adrp	x0, 404000 <ferror@plt+0x2bc0>
  402924:	add	x0, x0, #0xc10
  402928:	bl	401160 <perror@plt>
  40292c:	mov	w0, #0x1                   	// #1
  402930:	bl	401150 <exit@plt>
  402934:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  402938:	mov	w2, #0x5                   	// #5
  40293c:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  402940:	add	x1, x1, #0xbe8
  402944:	ldr	x20, [x0, #496]
  402948:	mov	x0, #0x0                   	// #0
  40294c:	bl	4013b0 <dcgettext@plt>
  402950:	mov	x2, x0
  402954:	mov	w3, w19
  402958:	mov	w1, #0x1                   	// #1
  40295c:	mov	x0, x20
  402960:	bl	401300 <__fprintf_chk@plt>
  402964:	mov	w0, #0x1                   	// #1
  402968:	bl	401150 <exit@plt>
  40296c:	nop
  402970:	stp	x29, x30, [sp, #-32]!
  402974:	mov	x3, x0
  402978:	cmp	w1, #0x0
  40297c:	mov	x29, sp
  402980:	cbz	w2, 4029b0 <ferror@plt+0x1570>
  402984:	cset	w4, eq  // eq = none
  402988:	mov	x2, #0x1                   	// #1
  40298c:	add	w4, w4, #0xfe
  402990:	mov	x1, x2
  402994:	add	x0, sp, #0x1e
  402998:	strb	w4, [sp, #30]
  40299c:	bl	401390 <fwrite@plt>
  4029a0:	cmp	w0, #0x1
  4029a4:	b.ne	4029d0 <ferror@plt+0x1590>  // b.any
  4029a8:	ldp	x29, x30, [sp], #32
  4029ac:	ret
  4029b0:	mov	w4, #0xfffe                	// #65534
  4029b4:	cinc	w4, w4, eq  // eq = none
  4029b8:	add	x0, sp, #0x1e
  4029bc:	mov	x2, #0x1                   	// #1
  4029c0:	mov	x1, #0x2                   	// #2
  4029c4:	strh	w4, [sp, #30]
  4029c8:	bl	401390 <fwrite@plt>
  4029cc:	b	4029a0 <ferror@plt+0x1560>
  4029d0:	adrp	x0, 404000 <ferror@plt+0x2bc0>
  4029d4:	add	x0, x0, #0xc30
  4029d8:	bl	401160 <perror@plt>
  4029dc:	mov	w0, #0x1                   	// #1
  4029e0:	bl	401150 <exit@plt>
  4029e4:	nop
  4029e8:	mov	w7, w1
  4029ec:	add	w6, w1, #0xe
  4029f0:	adds	w1, w1, #0x7
  4029f4:	stp	x29, x30, [sp, #-64]!
  4029f8:	csel	w6, w6, w1, mi  // mi = first
  4029fc:	sub	w1, w3, #0x100
  402a00:	mov	x29, sp
  402a04:	asr	w6, w6, #3
  402a08:	tst	w1, #0xfffffeff
  402a0c:	mov	w8, w3
  402a10:	mov	w9, w2
  402a14:	mov	x3, x0
  402a18:	mul	w6, w6, w2
  402a1c:	ccmp	w7, #0x8, #0x0, eq  // eq = none
  402a20:	b.eq	402a78 <ferror@plt+0x1638>  // b.none
  402a24:	mov	w0, #0x2                   	// #2
  402a28:	str	w0, [x4]
  402a2c:	and	w5, w5, #0x1
  402a30:	mov	x10, #0xb572                	// #46450
  402a34:	movk	x10, #0x864a, lsl #16
  402a38:	mov	w4, #0x20                  	// #32
  402a3c:	mov	x1, #0x20                  	// #32
  402a40:	mov	x2, #0x1                   	// #1
  402a44:	add	x0, sp, x1
  402a48:	str	x10, [sp, #32]
  402a4c:	str	w4, [sp, #40]
  402a50:	strb	w5, [sp, #44]
  402a54:	strb	wzr, [sp, #45]
  402a58:	strh	wzr, [sp, #46]
  402a5c:	stp	w8, w6, [sp, #48]
  402a60:	stp	w9, w7, [sp, #56]
  402a64:	bl	401390 <fwrite@plt>
  402a68:	cmp	w0, #0x1
  402a6c:	b.ne	402acc <ferror@plt+0x168c>  // b.any
  402a70:	ldp	x29, x30, [sp], #64
  402a74:	ret
  402a78:	ldr	w0, [x4]
  402a7c:	cmp	w0, #0x2
  402a80:	b.eq	402a2c <ferror@plt+0x15ec>  // b.none
  402a84:	cmp	w8, #0x200
  402a88:	mov	w1, #0x436                 	// #1078
  402a8c:	cset	w0, eq  // eq = none
  402a90:	strh	w1, [sp, #32]
  402a94:	strb	w0, [sp, #34]
  402a98:	tbz	w5, #1, 402abc <ferror@plt+0x167c>
  402a9c:	orr	w0, w0, #0x4
  402aa0:	strb	w0, [sp, #34]
  402aa4:	add	x0, sp, #0x20
  402aa8:	mov	x2, #0x1                   	// #1
  402aac:	mov	x1, #0x4                   	// #4
  402ab0:	strb	w6, [sp, #35]
  402ab4:	bl	401390 <fwrite@plt>
  402ab8:	b	402a68 <ferror@plt+0x1628>
  402abc:	tbz	w5, #0, 402aa4 <ferror@plt+0x1664>
  402ac0:	orr	w0, w0, #0x2
  402ac4:	strb	w0, [sp, #34]
  402ac8:	b	402aa4 <ferror@plt+0x1664>
  402acc:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  402ad0:	mov	w2, #0x5                   	// #5
  402ad4:	str	x19, [sp, #16]
  402ad8:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  402adc:	ldr	x19, [x0, #496]
  402ae0:	add	x1, x1, #0xc40
  402ae4:	mov	x0, #0x0                   	// #0
  402ae8:	bl	4013b0 <dcgettext@plt>
  402aec:	mov	x2, x0
  402af0:	mov	w1, #0x1                   	// #1
  402af4:	mov	x0, x19
  402af8:	bl	401300 <__fprintf_chk@plt>
  402afc:	mov	w0, #0x4a                  	// #74
  402b00:	bl	401150 <exit@plt>
  402b04:	nop
  402b08:	mov	w7, w2
  402b0c:	mov	w2, w3
  402b10:	adds	w8, w7, #0x7
  402b14:	add	w3, w7, #0xe
  402b18:	csel	w3, w3, w8, mi  // mi = first
  402b1c:	stp	x29, x30, [sp, #-80]!
  402b20:	asr	w3, w3, #3
  402b24:	mov	x29, sp
  402b28:	stp	x19, x20, [sp, #16]
  402b2c:	mov	x20, x0
  402b30:	mul	w3, w3, w2
  402b34:	stp	x21, x22, [sp, #32]
  402b38:	mov	x21, x1
  402b3c:	stp	x23, x24, [sp, #48]
  402b40:	sxtw	x19, w3
  402b44:	mov	x24, x4
  402b48:	str	w5, [sp, #76]
  402b4c:	cbz	x6, 402c74 <ferror@plt+0x1834>
  402b50:	mov	x23, x6
  402b54:	cmp	w4, #0x0
  402b58:	b.le	402b9c <ferror@plt+0x175c>
  402b5c:	sub	w4, w4, #0x1
  402b60:	add	x0, x6, #0x18
  402b64:	mov	w1, #0x18                  	// #24
  402b68:	mov	x3, x6
  402b6c:	umaddl	x4, w4, w1, x0
  402b70:	ldr	x0, [x3]
  402b74:	cbz	x0, 402b90 <ferror@plt+0x1750>
  402b78:	ldr	x1, [x0, #16]
  402b7c:	cbz	x1, 402b88 <ferror@plt+0x1748>
  402b80:	ldr	x1, [x1]
  402b84:	cbnz	x1, 402ba4 <ferror@plt+0x1764>
  402b88:	ldr	x0, [x0]
  402b8c:	cbnz	x0, 402b78 <ferror@plt+0x1738>
  402b90:	add	x3, x3, #0x18
  402b94:	cmp	x3, x4
  402b98:	b.ne	402b70 <ferror@plt+0x1730>  // b.any
  402b9c:	mov	w5, #0x1                   	// #1
  402ba0:	b	402ba8 <ferror@plt+0x1768>
  402ba4:	mov	w5, #0x3                   	// #3
  402ba8:	mov	w1, w7
  402bac:	add	x4, sp, #0x4c
  402bb0:	mov	w3, w24
  402bb4:	mov	x0, x20
  402bb8:	bl	4029e8 <ferror@plt+0x15a8>
  402bbc:	ldr	w2, [sp, #76]
  402bc0:	mov	x0, x21
  402bc4:	mov	x1, x19
  402bc8:	mov	x3, x20
  402bcc:	cmp	w2, #0x2
  402bd0:	mov	x2, x24
  402bd4:	cset	w21, eq  // eq = none
  402bd8:	bl	401390 <fwrite@plt>
  402bdc:	cmp	x0, x24
  402be0:	b.ne	402cb0 <ferror@plt+0x1870>  // b.any
  402be4:	cmn	x23, #0x1
  402be8:	b.eq	402c5c <ferror@plt+0x181c>  // b.none
  402bec:	cbz	x24, 402c5c <ferror@plt+0x181c>
  402bf0:	add	x24, x24, x24, lsl #1
  402bf4:	add	x24, x23, x24, lsl #3
  402bf8:	ldr	x22, [x23]
  402bfc:	cbz	x22, 402c40 <ferror@plt+0x1800>
  402c00:	ldr	x19, [x22, #16]
  402c04:	cbz	x19, 402c38 <ferror@plt+0x17f8>
  402c08:	ldr	x0, [x19]
  402c0c:	cbz	x0, 402c20 <ferror@plt+0x17e0>
  402c10:	mov	w2, w21
  402c14:	mov	x0, x20
  402c18:	mov	w1, #0x1                   	// #1
  402c1c:	bl	402970 <ferror@plt+0x1530>
  402c20:	ldr	w1, [x19, #16]
  402c24:	mov	w2, w21
  402c28:	mov	x0, x20
  402c2c:	bl	4027c8 <ferror@plt+0x1388>
  402c30:	ldr	x19, [x19]
  402c34:	cbnz	x19, 402c20 <ferror@plt+0x17e0>
  402c38:	ldr	x22, [x22]
  402c3c:	cbnz	x22, 402c00 <ferror@plt+0x17c0>
  402c40:	add	x23, x23, #0x18
  402c44:	mov	w2, w21
  402c48:	mov	x0, x20
  402c4c:	mov	w1, #0x0                   	// #0
  402c50:	bl	402970 <ferror@plt+0x1530>
  402c54:	cmp	x23, x24
  402c58:	b.ne	402bf8 <ferror@plt+0x17b8>  // b.any
  402c5c:	mov	w0, w21
  402c60:	ldp	x19, x20, [sp, #16]
  402c64:	ldp	x21, x22, [sp, #32]
  402c68:	ldp	x23, x24, [sp, #48]
  402c6c:	ldp	x29, x30, [sp], #80
  402c70:	ret
  402c74:	mov	w1, w7
  402c78:	add	x4, sp, #0x4c
  402c7c:	mov	w3, w24
  402c80:	mov	w5, #0x0                   	// #0
  402c84:	bl	4029e8 <ferror@plt+0x15a8>
  402c88:	ldr	w2, [sp, #76]
  402c8c:	mov	x0, x21
  402c90:	mov	x3, x20
  402c94:	mov	x1, x19
  402c98:	cmp	w2, #0x2
  402c9c:	mov	x2, x24
  402ca0:	cset	w21, eq  // eq = none
  402ca4:	bl	401390 <fwrite@plt>
  402ca8:	cmp	x24, x0
  402cac:	b.eq	402c5c <ferror@plt+0x181c>  // b.none
  402cb0:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  402cb4:	mov	w2, #0x5                   	// #5
  402cb8:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  402cbc:	add	x1, x1, #0xc60
  402cc0:	ldr	x19, [x0, #496]
  402cc4:	mov	x0, #0x0                   	// #0
  402cc8:	bl	4013b0 <dcgettext@plt>
  402ccc:	mov	x2, x0
  402cd0:	mov	w1, #0x1                   	// #1
  402cd4:	mov	x0, x19
  402cd8:	bl	401300 <__fprintf_chk@plt>
  402cdc:	mov	w0, #0x4a                  	// #74
  402ce0:	bl	401150 <exit@plt>
  402ce4:	nop
  402ce8:	ldr	x8, [x0]
  402cec:	mov	x7, x8
  402cf0:	ldrb	w5, [x7], #1
  402cf4:	tbz	w5, #7, 402d70 <ferror@plt+0x1930>
  402cf8:	mov	w4, #0x80                  	// #128
  402cfc:	mov	w3, #0x0                   	// #0
  402d00:	asr	w4, w4, #1
  402d04:	mov	w6, w3
  402d08:	tst	w4, w5
  402d0c:	add	w3, w3, #0x1
  402d10:	b.ne	402d00 <ferror@plt+0x18c0>  // b.any
  402d14:	cmp	w1, #0x0
  402d18:	ccmp	w1, w3, #0x0, ne  // ne = any
  402d1c:	b.lt	402d88 <ferror@plt+0x1948>  // b.tstop
  402d20:	cmp	w3, #0x1
  402d24:	b.eq	402d60 <ferror@plt+0x1920>  // b.none
  402d28:	sub	w1, w6, #0x1
  402d2c:	sub	w4, w4, #0x1
  402d30:	add	x1, x1, #0x2
  402d34:	and	w5, w4, w5
  402d38:	add	x3, x8, x1
  402d3c:	b	402d50 <ferror@plt+0x1910>
  402d40:	bfi	w1, w5, #6, #26
  402d44:	cmp	x3, x7
  402d48:	mov	w5, w1
  402d4c:	b.eq	402d78 <ferror@plt+0x1938>  // b.none
  402d50:	ldrb	w1, [x7], #1
  402d54:	and	w4, w1, #0xc0
  402d58:	cmp	w4, #0x80
  402d5c:	b.eq	402d40 <ferror@plt+0x1900>  // b.none
  402d60:	mov	w1, #0xffffffff            	// #-1
  402d64:	mov	x0, #0x0                   	// #0
  402d68:	str	w1, [x2]
  402d6c:	ret
  402d70:	mov	x3, x7
  402d74:	tbnz	w1, #31, 402d88 <ferror@plt+0x1948>
  402d78:	str	x3, [x0]
  402d7c:	mov	w0, w5
  402d80:	str	wzr, [x2]
  402d84:	ret
  402d88:	mov	w1, #0xfffffffe            	// #-2
  402d8c:	mov	x0, #0x0                   	// #0
  402d90:	str	w1, [x2]
  402d94:	ret
  402d98:	stp	x29, x30, [sp, #-16]!
  402d9c:	mov	x2, x1
  402da0:	mov	x1, #0x4b40                	// #19264
  402da4:	mov	x29, sp
  402da8:	bl	401420 <ioctl@plt>
  402dac:	cbnz	w0, 402db8 <ferror@plt+0x1978>
  402db0:	ldp	x29, x30, [sp], #16
  402db4:	ret
  402db8:	adrp	x0, 404000 <ferror@plt+0x2bc0>
  402dbc:	add	x0, x0, #0xc78
  402dc0:	bl	401160 <perror@plt>
  402dc4:	mov	w0, #0xffffffff            	// #-1
  402dc8:	b	402db0 <ferror@plt+0x1970>
  402dcc:	nop
  402dd0:	stp	x29, x30, [sp, #-16]!
  402dd4:	mov	x2, x1
  402dd8:	mov	x1, #0x4b41                	// #19265
  402ddc:	mov	x29, sp
  402de0:	bl	401420 <ioctl@plt>
  402de4:	cbnz	w0, 402df0 <ferror@plt+0x19b0>
  402de8:	ldp	x29, x30, [sp], #16
  402dec:	ret
  402df0:	adrp	x0, 404000 <ferror@plt+0x2bc0>
  402df4:	add	x0, x0, #0xc88
  402df8:	bl	401160 <perror@plt>
  402dfc:	mov	w0, #0xffffffff            	// #-1
  402e00:	b	402de8 <ferror@plt+0x19a8>
  402e04:	nop
  402e08:	stp	x29, x30, [sp, #-16]!
  402e0c:	mov	x2, x1
  402e10:	mov	x1, #0x4b69                	// #19305
  402e14:	mov	x29, sp
  402e18:	bl	401420 <ioctl@plt>
  402e1c:	cbnz	w0, 402e28 <ferror@plt+0x19e8>
  402e20:	ldp	x29, x30, [sp], #16
  402e24:	ret
  402e28:	adrp	x0, 404000 <ferror@plt+0x2bc0>
  402e2c:	add	x0, x0, #0xc98
  402e30:	bl	401160 <perror@plt>
  402e34:	mov	w0, #0xffffffff            	// #-1
  402e38:	b	402e20 <ferror@plt+0x19e0>
  402e3c:	nop
  402e40:	stp	x29, x30, [sp, #-16]!
  402e44:	mov	x2, x1
  402e48:	mov	x1, #0x4b6a                	// #19306
  402e4c:	mov	x29, sp
  402e50:	bl	401420 <ioctl@plt>
  402e54:	cbnz	w0, 402e60 <ferror@plt+0x1a20>
  402e58:	ldp	x29, x30, [sp], #16
  402e5c:	ret
  402e60:	adrp	x0, 404000 <ferror@plt+0x2bc0>
  402e64:	add	x0, x0, #0xca8
  402e68:	bl	401160 <perror@plt>
  402e6c:	mov	w0, #0xffffffff            	// #-1
  402e70:	b	402e58 <ferror@plt+0x1a18>
  402e74:	nop
  402e78:	stp	x29, x30, [sp, #-64]!
  402e7c:	mov	x29, sp
  402e80:	add	x2, sp, #0x30
  402e84:	stp	x19, x20, [sp, #16]
  402e88:	mov	w19, w0
  402e8c:	str	x21, [sp, #32]
  402e90:	mov	x21, x1
  402e94:	mov	x1, #0x4b66                	// #19302
  402e98:	strh	wzr, [sp, #48]
  402e9c:	str	xzr, [sp, #56]
  402ea0:	bl	401420 <ioctl@plt>
  402ea4:	cbz	w0, 402f24 <ferror@plt+0x1ae4>
  402ea8:	bl	4013e0 <__errno_location@plt>
  402eac:	ldr	w0, [x0]
  402eb0:	cmp	w0, #0xc
  402eb4:	b.ne	402f40 <ferror@plt+0x1b00>  // b.any
  402eb8:	ldrh	w20, [sp, #48]
  402ebc:	cbz	w20, 402f40 <ferror@plt+0x1b00>
  402ec0:	ubfiz	x0, x20, #2, #16
  402ec4:	bl	4011c0 <malloc@plt>
  402ec8:	str	x0, [sp, #56]
  402ecc:	cbz	x0, 402f68 <ferror@plt+0x1b28>
  402ed0:	add	x2, sp, #0x30
  402ed4:	mov	w0, w19
  402ed8:	mov	x1, #0x4b66                	// #19302
  402edc:	bl	401420 <ioctl@plt>
  402ee0:	cbnz	w0, 402f54 <ferror@plt+0x1b14>
  402ee4:	ldrh	w0, [sp, #48]
  402ee8:	cmp	w0, w20
  402eec:	b.eq	402f24 <ferror@plt+0x1ae4>  // b.none
  402ef0:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  402ef4:	mov	w2, #0x5                   	// #5
  402ef8:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  402efc:	add	x1, x1, #0xcf0
  402f00:	ldr	x19, [x0, #496]
  402f04:	mov	x0, #0x0                   	// #0
  402f08:	bl	4013b0 <dcgettext@plt>
  402f0c:	mov	x2, x0
  402f10:	ldrh	w4, [sp, #48]
  402f14:	mov	x0, x19
  402f18:	mov	w3, w20
  402f1c:	mov	w1, #0x1                   	// #1
  402f20:	bl	401300 <__fprintf_chk@plt>
  402f24:	ldp	x2, x3, [sp, #48]
  402f28:	mov	w0, #0x0                   	// #0
  402f2c:	stp	x2, x3, [x21]
  402f30:	ldp	x19, x20, [sp, #16]
  402f34:	ldr	x21, [sp, #32]
  402f38:	ldp	x29, x30, [sp], #64
  402f3c:	ret
  402f40:	adrp	x0, 404000 <ferror@plt+0x2bc0>
  402f44:	add	x0, x0, #0xcb8
  402f48:	bl	401160 <perror@plt>
  402f4c:	mov	w0, #0xffffffff            	// #-1
  402f50:	b	402f30 <ferror@plt+0x1af0>
  402f54:	adrp	x0, 404000 <ferror@plt+0x2bc0>
  402f58:	add	x0, x0, #0xce0
  402f5c:	bl	401160 <perror@plt>
  402f60:	mov	w0, #0xffffffff            	// #-1
  402f64:	b	402f30 <ferror@plt+0x1af0>
  402f68:	adrp	x3, 416000 <ferror@plt+0x14bc0>
  402f6c:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  402f70:	add	x1, x1, #0xcc8
  402f74:	mov	w2, #0x5                   	// #5
  402f78:	ldr	x20, [x3, #496]
  402f7c:	bl	4013b0 <dcgettext@plt>
  402f80:	mov	x19, x0
  402f84:	bl	4044f0 <ferror@plt+0x30b0>
  402f88:	mov	x2, x19
  402f8c:	mov	x3, x0
  402f90:	mov	w1, #0x1                   	// #1
  402f94:	mov	x0, x20
  402f98:	bl	401300 <__fprintf_chk@plt>
  402f9c:	mov	w0, #0xffffffff            	// #-1
  402fa0:	b	402f30 <ferror@plt+0x1af0>
  402fa4:	nop
  402fa8:	stp	x29, x30, [sp, #-64]!
  402fac:	mov	x29, sp
  402fb0:	stp	x19, x20, [sp, #16]
  402fb4:	mov	x20, x2
  402fb8:	str	x21, [sp, #32]
  402fbc:	mov	w21, w0
  402fc0:	cbz	x1, 403074 <ferror@plt+0x1c34>
  402fc4:	ldrh	w0, [x1, #4]
  402fc8:	ldr	w2, [x1]
  402fcc:	str	w2, [sp, #56]
  402fd0:	strh	w0, [sp, #60]
  402fd4:	b	403010 <ferror@plt+0x1bd0>
  402fd8:	cbz	x20, 40303c <ferror@plt+0x1bfc>
  402fdc:	mov	w0, w21
  402fe0:	mov	x1, #0x4b67                	// #19303
  402fe4:	bl	401420 <ioctl@plt>
  402fe8:	cbz	w0, 40303c <ferror@plt+0x1bfc>
  402fec:	bl	4013e0 <__errno_location@plt>
  402ff0:	ldr	w0, [x0]
  402ff4:	cmp	w0, #0xc
  402ff8:	b.ne	403050 <ferror@plt+0x1c10>  // b.any
  402ffc:	ldrh	w1, [sp, #60]
  403000:	cmp	w1, #0x63
  403004:	b.hi	403050 <ferror@plt+0x1c10>  // b.pmore
  403008:	add	w1, w1, #0x1
  40300c:	strh	w1, [sp, #60]
  403010:	add	x2, sp, #0x38
  403014:	mov	w0, w21
  403018:	mov	x1, #0x4b68                	// #19304
  40301c:	bl	401420 <ioctl@plt>
  403020:	mov	x2, x20
  403024:	mov	w19, w0
  403028:	cbz	w0, 402fd8 <ferror@plt+0x1b98>
  40302c:	adrp	x0, 404000 <ferror@plt+0x2bc0>
  403030:	mov	w19, #0xffffffff            	// #-1
  403034:	add	x0, x0, #0xd18
  403038:	bl	401160 <perror@plt>
  40303c:	mov	w0, w19
  403040:	ldp	x19, x20, [sp, #16]
  403044:	ldr	x21, [sp, #32]
  403048:	ldp	x29, x30, [sp], #64
  40304c:	ret
  403050:	mov	w19, #0xffffffff            	// #-1
  403054:	adrp	x0, 404000 <ferror@plt+0x2bc0>
  403058:	add	x0, x0, #0xd28
  40305c:	bl	401160 <perror@plt>
  403060:	mov	w0, w19
  403064:	ldp	x19, x20, [sp, #16]
  403068:	ldr	x21, [sp, #32]
  40306c:	ldp	x29, x30, [sp], #64
  403070:	ret
  403074:	str	wzr, [sp, #56]
  403078:	strh	wzr, [sp, #60]
  40307c:	b	403010 <ferror@plt+0x1bd0>
  403080:	stp	x29, x30, [sp, #-256]!
  403084:	mov	x29, sp
  403088:	stp	x19, x20, [sp, #16]
  40308c:	mov	x19, x1
  403090:	stp	x21, x22, [sp, #32]
  403094:	add	x22, x1, #0x18
  403098:	mov	x21, x0
  40309c:	bl	401130 <strlen@plt>
  4030a0:	mov	x20, x0
  4030a4:	mov	x0, x22
  4030a8:	bl	401130 <strlen@plt>
  4030ac:	add	x0, x20, x0
  4030b0:	add	x0, x0, #0x2
  4030b4:	bl	4011c0 <malloc@plt>
  4030b8:	cbz	x0, 403174 <ferror@plt+0x1d34>
  4030bc:	mov	x4, x21
  4030c0:	mov	x5, x22
  4030c4:	adrp	x3, 404000 <ferror@plt+0x2bc0>
  4030c8:	add	x3, x3, #0xd38
  4030cc:	mov	x2, #0xffffffffffffffff    	// #-1
  4030d0:	mov	x20, x0
  4030d4:	mov	w1, #0x1                   	// #1
  4030d8:	bl	401140 <__sprintf_chk@plt>
  4030dc:	mov	x0, x20
  4030e0:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  4030e4:	add	x1, x1, #0xd40
  4030e8:	bl	4011e0 <popen@plt>
  4030ec:	ldr	w1, [x19, #8]
  4030f0:	mov	x21, x0
  4030f4:	str	x21, [x19, #16]
  4030f8:	mov	x0, x20
  4030fc:	orr	w1, w1, #0x2
  403100:	str	w1, [x19, #8]
  403104:	bl	401350 <free@plt>
  403108:	mov	w0, #0x0                   	// #0
  40310c:	cbz	x21, 403120 <ferror@plt+0x1ce0>
  403110:	ldp	x19, x20, [sp, #16]
  403114:	ldp	x21, x22, [sp, #32]
  403118:	ldp	x29, x30, [sp], #256
  40311c:	ret
  403120:	bl	4013e0 <__errno_location@plt>
  403124:	ldr	w0, [x0]
  403128:	add	x21, sp, #0x38
  40312c:	mov	x2, #0xc8                  	// #200
  403130:	mov	x1, x21
  403134:	bl	401170 <__xpg_strerror_r@plt>
  403138:	ldr	x0, [x19]
  40313c:	ldr	w1, [x0, #16]
  403140:	cmp	w1, #0x2
  403144:	b.le	403174 <ferror@plt+0x1d34>
  403148:	adrp	x5, 404000 <ferror@plt+0x2bc0>
  40314c:	adrp	x4, 404000 <ferror@plt+0x2bc0>
  403150:	adrp	x2, 404000 <ferror@plt+0x2bc0>
  403154:	mov	x7, x21
  403158:	mov	x6, x20
  40315c:	add	x5, x5, #0xd48
  403160:	add	x4, x4, #0xe70
  403164:	add	x2, x2, #0xd58
  403168:	mov	w3, #0x7b                  	// #123
  40316c:	mov	w1, #0x3                   	// #3
  403170:	bl	403f70 <ferror@plt+0x2b30>
  403174:	mov	w0, #0xffffffff            	// #-1
  403178:	b	403110 <ferror@plt+0x1cd0>
  40317c:	nop
  403180:	stp	x29, x30, [sp, #-400]!
  403184:	mov	x29, sp
  403188:	stp	x21, x22, [sp, #32]
  40318c:	mov	x22, x0
  403190:	add	x2, sp, #0x48
  403194:	str	x23, [sp, #48]
  403198:	add	x23, x22, #0x18
  40319c:	mov	x1, x23
  4031a0:	mov	w0, #0x0                   	// #0
  4031a4:	bl	401400 <__xstat@plt>
  4031a8:	cmn	w0, #0x1
  4031ac:	b.eq	403274 <ferror@plt+0x1e34>  // b.none
  4031b0:	ldr	w0, [sp, #88]
  4031b4:	and	w0, w0, #0xf000
  4031b8:	cmp	w0, #0x8, lsl #12
  4031bc:	b.ne	403274 <ferror@plt+0x1e34>  // b.any
  4031c0:	mov	x0, x23
  4031c4:	mov	w1, #0x4                   	// #4
  4031c8:	bl	4012d0 <access@plt>
  4031cc:	cmn	w0, #0x1
  4031d0:	b.eq	403274 <ferror@plt+0x1e34>  // b.none
  4031d4:	mov	x0, x23
  4031d8:	mov	w1, #0x2e                  	// #46
  4031dc:	bl	4012a0 <strrchr@plt>
  4031e0:	mov	x21, x0
  4031e4:	cbz	x0, 403218 <ferror@plt+0x1dd8>
  4031e8:	stp	x19, x20, [sp, #16]
  4031ec:	adrp	x19, 416000 <ferror@plt+0x14bc0>
  4031f0:	add	x19, x19, #0x1a0
  4031f4:	b	40320c <ferror@plt+0x1dcc>
  4031f8:	ldr	x1, [x19]
  4031fc:	mov	x0, x21
  403200:	add	x19, x19, #0x10
  403204:	bl	401310 <strcmp@plt>
  403208:	cbz	w0, 403254 <ferror@plt+0x1e14>
  40320c:	ldr	x20, [x19, #8]
  403210:	cbnz	x20, 4031f8 <ferror@plt+0x1db8>
  403214:	ldp	x19, x20, [sp, #16]
  403218:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  40321c:	ldr	w2, [x22, #8]
  403220:	add	x1, x1, #0xd40
  403224:	mov	x0, x23
  403228:	and	w2, w2, #0xfffffffd
  40322c:	str	w2, [x22, #8]
  403230:	bl	4011b0 <fopen@plt>
  403234:	mov	x1, x0
  403238:	str	x1, [x22, #16]
  40323c:	mov	w0, #0x0                   	// #0
  403240:	cbz	x1, 40327c <ferror@plt+0x1e3c>
  403244:	ldp	x21, x22, [sp, #32]
  403248:	ldr	x23, [sp, #48]
  40324c:	ldp	x29, x30, [sp], #400
  403250:	ret
  403254:	mov	x1, x22
  403258:	mov	x0, x20
  40325c:	bl	403080 <ferror@plt+0x1c40>
  403260:	ldp	x19, x20, [sp, #16]
  403264:	ldp	x21, x22, [sp, #32]
  403268:	ldr	x23, [sp, #48]
  40326c:	ldp	x29, x30, [sp], #400
  403270:	ret
  403274:	mov	w0, #0xffffffff            	// #-1
  403278:	b	403244 <ferror@plt+0x1e04>
  40327c:	stp	x19, x20, [sp, #16]
  403280:	bl	4013e0 <__errno_location@plt>
  403284:	ldr	w0, [x0]
  403288:	add	x19, sp, #0xc8
  40328c:	mov	x2, #0xc8                  	// #200
  403290:	mov	x1, x19
  403294:	bl	401170 <__xpg_strerror_r@plt>
  403298:	ldr	x0, [x22]
  40329c:	ldr	w1, [x0, #16]
  4032a0:	cmp	w1, #0x2
  4032a4:	b.gt	4032b4 <ferror@plt+0x1e74>
  4032a8:	mov	w0, #0xffffffff            	// #-1
  4032ac:	ldp	x19, x20, [sp, #16]
  4032b0:	b	403244 <ferror@plt+0x1e04>
  4032b4:	adrp	x4, 404000 <ferror@plt+0x2bc0>
  4032b8:	add	x4, x4, #0xe70
  4032bc:	mov	x7, x19
  4032c0:	mov	x6, x23
  4032c4:	add	x4, x4, #0x10
  4032c8:	adrp	x5, 404000 <ferror@plt+0x2bc0>
  4032cc:	adrp	x2, 404000 <ferror@plt+0x2bc0>
  4032d0:	add	x5, x5, #0xd68
  4032d4:	add	x2, x2, #0xd58
  4032d8:	mov	w3, #0x9c                  	// #156
  4032dc:	mov	w1, #0x3                   	// #3
  4032e0:	bl	403f70 <ferror@plt+0x2b30>
  4032e4:	b	4032a8 <ferror@plt+0x1e68>
  4032e8:	sub	sp, sp, #0x1a0
  4032ec:	stp	x29, x30, [sp, #16]
  4032f0:	add	x29, sp, #0x10
  4032f4:	stp	x19, x20, [sp, #32]
  4032f8:	mov	x19, x0
  4032fc:	stp	x3, x0, [sp, #184]
  403300:	ldr	w0, [x4, #8]
  403304:	stp	x25, x26, [sp, #80]
  403308:	mov	x26, x1
  40330c:	and	w0, w0, #0xfffffffd
  403310:	str	w0, [x4, #8]
  403314:	mov	x0, x1
  403318:	str	xzr, [x4, #16]
  40331c:	str	w2, [sp, #148]
  403320:	str	x4, [sp, #160]
  403324:	bl	401130 <strlen@plt>
  403328:	mov	w1, #0x2f                  	// #47
  40332c:	str	x0, [sp, #128]
  403330:	mov	x0, x19
  403334:	bl	401380 <strchr@plt>
  403338:	str	x0, [sp, #120]
  40333c:	cbz	x0, 403804 <ferror@plt+0x23c4>
  403340:	sub	x1, x0, x19
  403344:	mov	x0, x19
  403348:	bl	401370 <strndup@plt>
  40334c:	str	x0, [sp, #152]
  403350:	cbz	x0, 40395c <ferror@plt+0x251c>
  403354:	adrp	x3, 415000 <ferror@plt+0x13bc0>
  403358:	add	x1, sp, #0xd0
  40335c:	mov	x0, x26
  403360:	mov	x2, #0x0                   	// #0
  403364:	ldr	x3, [x3, #4056]
  403368:	str	xzr, [sp, #208]
  40336c:	bl	401360 <scandir@plt>
  403370:	str	w0, [sp, #176]
  403374:	tbnz	w0, #31, 4038dc <ferror@plt+0x249c>
  403378:	ldr	w0, [sp, #176]
  40337c:	stp	x23, x24, [sp, #64]
  403380:	sub	w23, w0, #0x1
  403384:	add	x23, x23, #0x1
  403388:	mov	w0, #0xffffffff            	// #-1
  40338c:	stp	x27, x28, [sp, #96]
  403390:	adrp	x27, 404000 <ferror@plt+0x2bc0>
  403394:	add	x28, sp, #0xd8
  403398:	add	x27, x27, #0xd98
  40339c:	lsl	x23, x23, #3
  4033a0:	stp	x21, x22, [sp, #48]
  4033a4:	str	wzr, [sp, #172]
  4033a8:	str	w0, [sp, #180]
  4033ac:	mov	w0, #0x1                   	// #1
  4033b0:	str	w0, [sp, #168]
  4033b4:	str	xzr, [sp, #200]
  4033b8:	ldr	w0, [sp, #176]
  4033bc:	cbz	w0, 403608 <ferror@plt+0x21c8>
  4033c0:	ldr	w0, [sp, #172]
  4033c4:	mov	x19, #0x0                   	// #0
  4033c8:	str	w0, [sp, #144]
  4033cc:	b	4033f4 <ferror@plt+0x1fb4>
  4033d0:	ldrb	w1, [x21, #19]
  4033d4:	cmp	w1, #0x2e
  4033d8:	b.ne	4035dc <ferror@plt+0x219c>  // b.any
  4033dc:	ldrb	w1, [x24, #1]
  4033e0:	cbnz	w1, 4035dc <ferror@plt+0x219c>
  4033e4:	nop
  4033e8:	add	x19, x19, #0x8
  4033ec:	cmp	x23, x19
  4033f0:	b.eq	403608 <ferror@plt+0x21c8>  // b.none
  4033f4:	ldr	x20, [sp, #208]
  4033f8:	ldr	x21, [x20, x19]
  4033fc:	add	x24, x21, #0x13
  403400:	mov	x0, x24
  403404:	bl	401130 <strlen@plt>
  403408:	cmp	x0, #0x2
  40340c:	b.ls	4033d0 <ferror@plt+0x1f90>  // b.plast
  403410:	ldr	x1, [sp, #128]
  403414:	add	x2, x1, #0x2
  403418:	add	x2, x2, x0
  40341c:	cmp	x2, #0x1, lsl #12
  403420:	b.hi	4033e8 <ferror@plt+0x1fa8>  // b.pmore
  403424:	ldp	w25, w0, [sp, #144]
  403428:	cmp	w0, #0x0
  40342c:	ldr	x0, [sp, #120]
  403430:	cset	w21, ne  // ne = any
  403434:	cbz	x0, 4036a0 <ferror@plt+0x2260>
  403438:	ldr	x1, [sp, #152]
  40343c:	mov	x0, x24
  403440:	str	x2, [sp, #136]
  403444:	bl	401310 <strcmp@plt>
  403448:	ldr	x2, [sp, #136]
  40344c:	cbnz	w0, 403688 <ferror@plt+0x2248>
  403450:	mov	w0, #0x1                   	// #1
  403454:	str	w0, [sp, #136]
  403458:	mov	x0, x2
  40345c:	bl	4011c0 <malloc@plt>
  403460:	mov	x22, x0
  403464:	cbz	x0, 403950 <ferror@plt+0x2510>
  403468:	mov	x5, x24
  40346c:	mov	x4, x26
  403470:	mov	x3, x27
  403474:	mov	x2, #0xffffffffffffffff    	// #-1
  403478:	mov	w1, #0x1                   	// #1
  40347c:	bl	401140 <__sprintf_chk@plt>
  403480:	mov	x2, x28
  403484:	mov	x1, x22
  403488:	mov	w0, #0x0                   	// #0
  40348c:	bl	401400 <__xstat@plt>
  403490:	cbnz	w0, 4034a4 <ferror@plt+0x2064>
  403494:	ldr	w0, [sp, #232]
  403498:	and	w0, w0, #0xf000
  40349c:	cmp	w0, #0x4, lsl #12
  4034a0:	b.eq	4036b8 <ferror@plt+0x2278>  // b.none
  4034a4:	mov	x0, x22
  4034a8:	bl	401350 <free@plt>
  4034ac:	ldr	w0, [sp, #168]
  4034b0:	cbz	w0, 403700 <ferror@plt+0x22c0>
  4034b4:	ldr	x0, [sp, #120]
  4034b8:	cmp	x0, #0x0
  4034bc:	ccmp	w25, #0x0, #0x0, eq  // eq = none
  4034c0:	b.ne	4033e8 <ferror@plt+0x1fa8>  // b.any
  4034c4:	ldr	x1, [sp, #208]
  4034c8:	mov	x5, x26
  4034cc:	ldr	x0, [sp, #160]
  4034d0:	mov	x4, x27
  4034d4:	ldr	x6, [x1, x19]
  4034d8:	add	x20, x0, #0x18
  4034dc:	mov	x3, #0xffffffffffffffff    	// #-1
  4034e0:	mov	w2, #0x1                   	// #1
  4034e4:	add	x6, x6, #0x13
  4034e8:	mov	x1, #0x1000                	// #4096
  4034ec:	mov	x0, x20
  4034f0:	bl	401190 <__snprintf_chk@plt>
  4034f4:	mov	x2, x28
  4034f8:	mov	x1, x20
  4034fc:	mov	w0, #0x0                   	// #0
  403500:	bl	401400 <__xstat@plt>
  403504:	cbnz	w0, 4033e8 <ferror@plt+0x1fa8>
  403508:	ldr	w0, [sp, #232]
  40350c:	and	w0, w0, #0xf000
  403510:	cmp	w0, #0x8, lsl #12
  403514:	b.ne	4033e8 <ferror@plt+0x1fa8>  // b.any
  403518:	ldr	x0, [sp, #208]
  40351c:	ldr	x1, [sp, #192]
  403520:	ldr	x0, [x0, x19]
  403524:	mov	x2, x1
  403528:	ldrb	w1, [x1]
  40352c:	add	x20, x0, #0x13
  403530:	ldrb	w0, [x0, #19]
  403534:	cbnz	w0, 403548 <ferror@plt+0x2108>
  403538:	b	403550 <ferror@plt+0x2110>
  40353c:	ldrb	w0, [x20, #1]!
  403540:	ldrb	w1, [x2, #1]!
  403544:	cbz	w0, 403550 <ferror@plt+0x2110>
  403548:	cmp	w1, w0
  40354c:	b.eq	40353c <ferror@plt+0x20fc>  // b.none
  403550:	cbnz	w1, 4033e8 <ferror@plt+0x1fa8>
  403554:	ldr	x22, [sp, #184]
  403558:	ldr	x21, [x22]
  40355c:	cbz	x21, 4033e8 <ferror@plt+0x1fa8>
  403560:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  403564:	add	x0, x0, #0x1a0
  403568:	mov	x1, x21
  40356c:	mov	w25, #0x0                   	// #0
  403570:	ldr	x0, [x0, #8]
  403574:	str	x0, [sp, #136]
  403578:	mov	x0, x20
  40357c:	bl	401310 <strcmp@plt>
  403580:	cbz	w0, 4035c0 <ferror@plt+0x2180>
  403584:	mov	x0, x21
  403588:	bl	401130 <strlen@plt>
  40358c:	mov	x1, x21
  403590:	mov	x21, x0
  403594:	mov	x2, x21
  403598:	mov	x0, x20
  40359c:	bl	4011f0 <strncmp@plt>
  4035a0:	cbz	w0, 40372c <ferror@plt+0x22ec>
  4035a4:	add	w25, w25, #0x1
  4035a8:	ldr	x21, [x22, w25, uxtw #3]
  4035ac:	cbz	x21, 4033e8 <ferror@plt+0x1fa8>
  4035b0:	mov	x1, x21
  4035b4:	mov	x0, x20
  4035b8:	bl	401310 <strcmp@plt>
  4035bc:	cbnz	w0, 403584 <ferror@plt+0x2144>
  4035c0:	ldr	w0, [sp, #180]
  4035c4:	cmp	w0, w25
  4035c8:	b.ls	403774 <ferror@plt+0x2334>  // b.plast
  4035cc:	str	wzr, [sp, #168]
  4035d0:	str	w25, [sp, #180]
  4035d4:	str	xzr, [sp, #200]
  4035d8:	b	4033e8 <ferror@plt+0x1fa8>
  4035dc:	ldrb	w1, [x21, #19]
  4035e0:	cmp	w1, #0x2e
  4035e4:	b.ne	403410 <ferror@plt+0x1fd0>  // b.any
  4035e8:	ldrb	w1, [x24, #1]
  4035ec:	cmp	w1, #0x2e
  4035f0:	b.ne	403410 <ferror@plt+0x1fd0>  // b.any
  4035f4:	ldrb	w1, [x24, #2]
  4035f8:	cbnz	w1, 403410 <ferror@plt+0x1fd0>
  4035fc:	add	x19, x19, #0x8
  403600:	cmp	x23, x19
  403604:	b.ne	4033f4 <ferror@plt+0x1fb4>  // b.any
  403608:	ldr	w1, [sp, #172]
  40360c:	ldr	w0, [sp, #180]
  403610:	eor	w19, w1, #0x1
  403614:	cmn	w0, #0x1
  403618:	eor	w0, w1, #0x1
  40361c:	csel	w0, w0, wzr, ne  // ne = any
  403620:	cbnz	w0, 40377c <ferror@plt+0x233c>
  403624:	ldr	w0, [sp, #148]
  403628:	cmp	w0, #0x0
  40362c:	mov	w0, #0x1                   	// #1
  403630:	str	w0, [sp, #172]
  403634:	cset	w0, gt
  403638:	tst	w0, w19
  40363c:	b.ne	4033b8 <ferror@plt+0x1f78>  // b.any
  403640:	ldr	x20, [sp, #208]
  403644:	cbz	x20, 4038cc <ferror@plt+0x248c>
  403648:	ldr	w0, [sp, #176]
  40364c:	cbnz	w0, 403708 <ferror@plt+0x22c8>
  403650:	ldp	x21, x22, [sp, #48]
  403654:	ldp	x23, x24, [sp, #64]
  403658:	ldp	x27, x28, [sp, #96]
  40365c:	mov	x0, x20
  403660:	bl	401350 <free@plt>
  403664:	ldr	x0, [sp, #152]
  403668:	cbz	x0, 403670 <ferror@plt+0x2230>
  40366c:	bl	401350 <free@plt>
  403670:	ldr	w0, [sp, #168]
  403674:	ldp	x29, x30, [sp, #16]
  403678:	ldp	x19, x20, [sp, #32]
  40367c:	ldp	x25, x26, [sp, #80]
  403680:	add	sp, sp, #0x1a0
  403684:	ret
  403688:	ldr	w0, [sp, #144]
  40368c:	ands	w25, w0, w21
  403690:	b.eq	4033e8 <ferror@plt+0x1fa8>  // b.none
  403694:	mov	w21, w25
  403698:	str	wzr, [sp, #136]
  40369c:	b	403458 <ferror@plt+0x2018>
  4036a0:	ldr	w0, [sp, #144]
  4036a4:	ands	w21, w0, w21
  4036a8:	b.eq	4034b4 <ferror@plt+0x2074>  // b.none
  4036ac:	mov	w25, w21
  4036b0:	str	wzr, [sp, #136]
  4036b4:	b	403458 <ferror@plt+0x2018>
  4036b8:	ldr	w0, [sp, #136]
  4036bc:	cbnz	w0, 4037e0 <ferror@plt+0x23a0>
  4036c0:	ldr	w0, [sp, #168]
  4036c4:	cmp	w0, #0x0
  4036c8:	ccmp	w21, #0x0, #0x4, ne  // ne = any
  4036cc:	b.eq	4034a4 <ferror@plt+0x2064>  // b.none
  4036d0:	ldr	w0, [sp, #148]
  4036d4:	mov	x1, x22
  4036d8:	ldr	x4, [sp, #160]
  4036dc:	sub	w2, w0, #0x1
  4036e0:	ldp	x3, x0, [sp, #184]
  4036e4:	bl	4032e8 <ferror@plt+0x1ea8>
  4036e8:	str	w0, [sp, #168]
  4036ec:	mov	x0, x22
  4036f0:	bl	401350 <free@plt>
  4036f4:	ldr	w0, [sp, #168]
  4036f8:	cbnz	w0, 4034b4 <ferror@plt+0x2074>
  4036fc:	nop
  403700:	ldr	x20, [sp, #208]
  403704:	cbz	x20, 4038cc <ferror@plt+0x248c>
  403708:	ldr	w21, [sp, #176]
  40370c:	mov	x19, #0x0                   	// #0
  403710:	ldr	x0, [x20, x19, lsl #3]
  403714:	add	x19, x19, #0x1
  403718:	bl	401350 <free@plt>
  40371c:	cmp	w21, w19
  403720:	ldr	x20, [sp, #208]
  403724:	b.gt	403710 <ferror@plt+0x22d0>
  403728:	b	403650 <ferror@plt+0x2210>
  40372c:	ldr	x0, [sp, #136]
  403730:	cbz	x0, 4035a4 <ferror@plt+0x2164>
  403734:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  403738:	add	x21, x20, x21
  40373c:	add	x24, x0, #0x1a0
  403740:	b	403750 <ferror@plt+0x2310>
  403744:	ldr	x0, [x24, #24]
  403748:	add	x24, x24, #0x10
  40374c:	cbz	x0, 4035a4 <ferror@plt+0x2164>
  403750:	ldr	x1, [x24]
  403754:	mov	x0, x21
  403758:	bl	401310 <strcmp@plt>
  40375c:	cbnz	w0, 403744 <ferror@plt+0x2304>
  403760:	ldr	w0, [sp, #180]
  403764:	cmp	w0, w25
  403768:	b.ls	403774 <ferror@plt+0x2334>  // b.plast
  40376c:	str	w25, [sp, #180]
  403770:	str	x24, [sp, #200]
  403774:	str	wzr, [sp, #168]
  403778:	b	4033e8 <ferror@plt+0x1fa8>
  40377c:	ldr	w1, [sp, #180]
  403780:	ldr	x0, [sp, #184]
  403784:	ldr	x21, [sp, #200]
  403788:	ldr	x22, [sp, #160]
  40378c:	ldr	x7, [x0, w1, uxtw #3]
  403790:	add	x20, x22, #0x18
  403794:	cbz	x21, 40380c <ferror@plt+0x23cc>
  403798:	ldr	x6, [sp, #192]
  40379c:	mov	x1, #0x1000                	// #4096
  4037a0:	ldr	x0, [x21]
  4037a4:	str	x0, [sp]
  4037a8:	mov	x5, x26
  4037ac:	mov	x0, x20
  4037b0:	adrp	x4, 404000 <ferror@plt+0x2bc0>
  4037b4:	mov	x3, #0xffffffffffffffff    	// #-1
  4037b8:	add	x4, x4, #0xda0
  4037bc:	mov	w2, #0x1                   	// #1
  4037c0:	bl	401190 <__snprintf_chk@plt>
  4037c4:	ldr	x0, [x21, #8]
  4037c8:	mov	x1, x22
  4037cc:	bl	403080 <ferror@plt+0x1c40>
  4037d0:	tbz	w0, #31, 403624 <ferror@plt+0x21e4>
  4037d4:	mov	w0, #0xffffffff            	// #-1
  4037d8:	str	w0, [sp, #168]
  4037dc:	b	403640 <ferror@plt+0x2200>
  4037e0:	ldr	x4, [sp, #160]
  4037e4:	mov	x1, x22
  4037e8:	ldr	x3, [sp, #184]
  4037ec:	mov	w2, #0x0                   	// #0
  4037f0:	ldr	x0, [sp, #120]
  4037f4:	add	x0, x0, #0x1
  4037f8:	bl	4032e8 <ferror@plt+0x1ea8>
  4037fc:	str	w0, [sp, #168]
  403800:	b	4036c0 <ferror@plt+0x2280>
  403804:	str	xzr, [sp, #152]
  403808:	b	403354 <ferror@plt+0x1f14>
  40380c:	ldr	x6, [sp, #192]
  403810:	adrp	x0, 404000 <ferror@plt+0x2bc0>
  403814:	add	x0, x0, #0x8f0
  403818:	str	x0, [sp]
  40381c:	mov	x5, x26
  403820:	mov	x3, #0xffffffffffffffff    	// #-1
  403824:	mov	w2, #0x1                   	// #1
  403828:	mov	x1, #0x1000                	// #4096
  40382c:	mov	x0, x20
  403830:	adrp	x4, 404000 <ferror@plt+0x2bc0>
  403834:	add	x4, x4, #0xda0
  403838:	bl	401190 <__snprintf_chk@plt>
  40383c:	ldr	x21, [sp, #160]
  403840:	mov	x0, x20
  403844:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  403848:	add	x1, x1, #0xd40
  40384c:	ldr	w2, [x21, #8]
  403850:	and	w2, w2, #0xfffffffd
  403854:	str	w2, [x21, #8]
  403858:	bl	4011b0 <fopen@plt>
  40385c:	str	x0, [x21, #16]
  403860:	cbnz	x0, 403624 <ferror@plt+0x21e4>
  403864:	bl	4013e0 <__errno_location@plt>
  403868:	ldr	w0, [x0]
  40386c:	add	x19, sp, #0xd8
  403870:	mov	x2, #0xc8                  	// #200
  403874:	mov	x1, x19
  403878:	bl	401170 <__xpg_strerror_r@plt>
  40387c:	ldr	x0, [sp, #160]
  403880:	ldr	x0, [x0]
  403884:	ldr	w1, [x0, #16]
  403888:	cmp	w1, #0x2
  40388c:	b.le	4037d4 <ferror@plt+0x2394>
  403890:	mov	w8, #0xffffffff            	// #-1
  403894:	adrp	x4, 404000 <ferror@plt+0x2bc0>
  403898:	add	x4, x4, #0xe70
  40389c:	mov	x7, x19
  4038a0:	mov	x6, x20
  4038a4:	add	x4, x4, #0x20
  4038a8:	adrp	x5, 404000 <ferror@plt+0x2bc0>
  4038ac:	adrp	x2, 404000 <ferror@plt+0x2bc0>
  4038b0:	add	x5, x5, #0xd68
  4038b4:	add	x2, x2, #0xd58
  4038b8:	mov	w3, #0x160                 	// #352
  4038bc:	mov	w1, #0x3                   	// #3
  4038c0:	str	w8, [sp, #168]
  4038c4:	bl	403f70 <ferror@plt+0x2b30>
  4038c8:	b	403640 <ferror@plt+0x2200>
  4038cc:	ldp	x21, x22, [sp, #48]
  4038d0:	ldp	x23, x24, [sp, #64]
  4038d4:	ldp	x27, x28, [sp, #96]
  4038d8:	b	403664 <ferror@plt+0x2224>
  4038dc:	bl	4013e0 <__errno_location@plt>
  4038e0:	ldr	w0, [x0]
  4038e4:	add	x19, sp, #0xd8
  4038e8:	mov	x2, #0xc8                  	// #200
  4038ec:	mov	x1, x19
  4038f0:	bl	401170 <__xpg_strerror_r@plt>
  4038f4:	ldr	x0, [sp, #160]
  4038f8:	ldr	x0, [x0]
  4038fc:	ldr	w1, [x0, #16]
  403900:	cmp	w1, #0x6
  403904:	b.gt	40391c <ferror@plt+0x24dc>
  403908:	ldr	x20, [sp, #208]
  40390c:	mov	w0, #0xffffffff            	// #-1
  403910:	str	w0, [sp, #168]
  403914:	cbnz	x20, 40365c <ferror@plt+0x221c>
  403918:	b	403664 <ferror@plt+0x2224>
  40391c:	adrp	x4, 404000 <ferror@plt+0x2bc0>
  403920:	add	x4, x4, #0xe70
  403924:	mov	x7, x19
  403928:	mov	x6, x26
  40392c:	add	x4, x4, #0x20
  403930:	adrp	x5, 404000 <ferror@plt+0x2bc0>
  403934:	adrp	x2, 404000 <ferror@plt+0x2bc0>
  403938:	add	x5, x5, #0xd88
  40393c:	add	x2, x2, #0xd58
  403940:	mov	w3, #0x114                 	// #276
  403944:	mov	w1, #0x7                   	// #7
  403948:	bl	403f70 <ferror@plt+0x2b30>
  40394c:	b	403908 <ferror@plt+0x24c8>
  403950:	mov	w0, #0xffffffff            	// #-1
  403954:	str	w0, [sp, #168]
  403958:	b	403704 <ferror@plt+0x22c4>
  40395c:	bl	4013e0 <__errno_location@plt>
  403960:	ldr	w0, [x0]
  403964:	add	x19, sp, #0xd8
  403968:	mov	x2, #0xc8                  	// #200
  40396c:	mov	x1, x19
  403970:	bl	401170 <__xpg_strerror_r@plt>
  403974:	ldr	x0, [sp, #160]
  403978:	ldr	x0, [x0]
  40397c:	ldr	w1, [x0, #16]
  403980:	cmp	w1, #0x2
  403984:	b.gt	403994 <ferror@plt+0x2554>
  403988:	mov	w0, #0xffffffff            	// #-1
  40398c:	str	w0, [sp, #168]
  403990:	b	403670 <ferror@plt+0x2230>
  403994:	mov	w7, #0xffffffff            	// #-1
  403998:	adrp	x4, 404000 <ferror@plt+0x2bc0>
  40399c:	add	x4, x4, #0xe70
  4039a0:	mov	x6, x19
  4039a4:	add	x4, x4, #0x20
  4039a8:	adrp	x5, 404000 <ferror@plt+0x2bc0>
  4039ac:	adrp	x2, 404000 <ferror@plt+0x2bc0>
  4039b0:	add	x5, x5, #0xd78
  4039b4:	add	x2, x2, #0xd58
  4039b8:	mov	w3, #0x109                 	// #265
  4039bc:	mov	w1, #0x3                   	// #3
  4039c0:	str	w7, [sp, #168]
  4039c4:	bl	403f70 <ferror@plt+0x2b30>
  4039c8:	b	403670 <ferror@plt+0x2230>
  4039cc:	nop
  4039d0:	stp	x29, x30, [sp, #-32]!
  4039d4:	mov	x1, #0x1018                	// #4120
  4039d8:	mov	x29, sp
  4039dc:	stp	x19, x20, [sp, #16]
  4039e0:	mov	x20, x0
  4039e4:	mov	x0, #0x1                   	// #1
  4039e8:	bl	401250 <calloc@plt>
  4039ec:	cbz	x0, 403a34 <ferror@plt+0x25f4>
  4039f0:	str	x20, [x0]
  4039f4:	mov	x19, x0
  4039f8:	cbz	x20, 403a0c <ferror@plt+0x25cc>
  4039fc:	mov	x0, x19
  403a00:	ldp	x19, x20, [sp, #16]
  403a04:	ldp	x29, x30, [sp], #32
  403a08:	ret
  403a0c:	bl	404090 <ferror@plt+0x2c50>
  403a10:	str	x0, [x19]
  403a14:	cbz	x0, 403a34 <ferror@plt+0x25f4>
  403a18:	ldr	w0, [x19, #8]
  403a1c:	orr	w0, w0, #0x1
  403a20:	str	w0, [x19, #8]
  403a24:	mov	x0, x19
  403a28:	ldp	x19, x20, [sp, #16]
  403a2c:	ldp	x29, x30, [sp], #32
  403a30:	ret
  403a34:	mov	x19, #0x0                   	// #0
  403a38:	b	4039fc <ferror@plt+0x25bc>
  403a3c:	nop
  403a40:	cmp	x0, #0x0
  403a44:	add	x0, x0, #0x18
  403a48:	csel	x0, x0, xzr, ne  // ne = any
  403a4c:	ret
  403a50:	stp	x29, x30, [sp, #-16]!
  403a54:	mov	x2, #0x1000                	// #4096
  403a58:	add	x0, x0, #0x18
  403a5c:	mov	x29, sp
  403a60:	bl	4013c0 <strncpy@plt>
  403a64:	mov	w0, #0x0                   	// #0
  403a68:	ldp	x29, x30, [sp], #16
  403a6c:	ret
  403a70:	cbz	x0, 403a7c <ferror@plt+0x263c>
  403a74:	ldr	x0, [x0, #16]
  403a78:	ret
  403a7c:	mov	x0, #0x0                   	// #0
  403a80:	ret
  403a84:	nop
  403a88:	mov	x2, x0
  403a8c:	mov	w0, #0x0                   	// #0
  403a90:	str	x1, [x2, #16]
  403a94:	ret
  403a98:	cbz	x0, 403adc <ferror@plt+0x269c>
  403a9c:	stp	x29, x30, [sp, #-32]!
  403aa0:	mov	x29, sp
  403aa4:	str	x19, [sp, #16]
  403aa8:	mov	x19, x0
  403aac:	ldr	x0, [x0, #16]
  403ab0:	cbz	x0, 403ac8 <ferror@plt+0x2688>
  403ab4:	ldr	w1, [x19, #8]
  403ab8:	tbnz	w1, #1, 403ad4 <ferror@plt+0x2694>
  403abc:	bl	4011a0 <fclose@plt>
  403ac0:	str	xzr, [x19, #16]
  403ac4:	strb	wzr, [x19, #24]
  403ac8:	ldr	x19, [sp, #16]
  403acc:	ldp	x29, x30, [sp], #32
  403ad0:	ret
  403ad4:	bl	4013d0 <pclose@plt>
  403ad8:	b	403ac0 <ferror@plt+0x2680>
  403adc:	ret
  403ae0:	cbz	x0, 403b34 <ferror@plt+0x26f4>
  403ae4:	stp	x29, x30, [sp, #-32]!
  403ae8:	mov	x29, sp
  403aec:	str	x19, [sp, #16]
  403af0:	mov	x19, x0
  403af4:	ldr	w0, [x0, #8]
  403af8:	tbnz	w0, #0, 403b14 <ferror@plt+0x26d4>
  403afc:	mov	x0, x19
  403b00:	bl	403a98 <ferror@plt+0x2658>
  403b04:	mov	x0, x19
  403b08:	ldr	x19, [sp, #16]
  403b0c:	ldp	x29, x30, [sp], #32
  403b10:	b	401350 <free@plt>
  403b14:	ldr	x0, [x19]
  403b18:	bl	4040e8 <ferror@plt+0x2ca8>
  403b1c:	mov	x0, x19
  403b20:	bl	403a98 <ferror@plt+0x2658>
  403b24:	mov	x0, x19
  403b28:	ldr	x19, [sp, #16]
  403b2c:	ldp	x29, x30, [sp], #32
  403b30:	b	401350 <free@plt>
  403b34:	ret
  403b38:	stp	x29, x30, [sp, #-336]!
  403b3c:	mov	x29, sp
  403b40:	stp	x19, x20, [sp, #16]
  403b44:	mov	x19, x0
  403b48:	ldr	x0, [x3, #16]
  403b4c:	stp	x23, x24, [sp, #48]
  403b50:	mov	x23, x3
  403b54:	stp	x27, x28, [sp, #80]
  403b58:	str	x1, [sp, #112]
  403b5c:	cbnz	x0, 403e24 <ferror@plt+0x29e4>
  403b60:	ldr	w0, [x3, #8]
  403b64:	mov	x1, x19
  403b68:	stp	x25, x26, [sp, #64]
  403b6c:	add	x20, x3, #0x18
  403b70:	and	w0, w0, #0xfffffffd
  403b74:	str	w0, [x3, #8]
  403b78:	mov	x25, x2
  403b7c:	mov	x2, #0x1000                	// #4096
  403b80:	mov	x0, x20
  403b84:	bl	4013c0 <strncpy@plt>
  403b88:	mov	x0, x23
  403b8c:	bl	403180 <ferror@plt+0x1d40>
  403b90:	cbz	w0, 403c94 <ferror@plt+0x2854>
  403b94:	stp	x21, x22, [sp, #32]
  403b98:	ldrb	w0, [x19]
  403b9c:	cmp	w0, #0x2f
  403ba0:	b.eq	403cd8 <ferror@plt+0x2898>  // b.none
  403ba4:	ldr	x22, [sp, #112]
  403ba8:	adrp	x24, 404000 <ferror@plt+0x2bc0>
  403bac:	add	x24, x24, #0xdf8
  403bb0:	ldr	x20, [x22], #8
  403bb4:	cbz	x20, 403cb4 <ferror@plt+0x2874>
  403bb8:	mov	x0, x20
  403bbc:	mov	w21, #0x0                   	// #0
  403bc0:	bl	401130 <strlen@plt>
  403bc4:	cbnz	x0, 403bd4 <ferror@plt+0x2794>
  403bc8:	b	403c60 <ferror@plt+0x2820>
  403bcc:	add	w21, w21, #0x1
  403bd0:	cbz	x0, 403c60 <ferror@plt+0x2820>
  403bd4:	mov	x3, x0
  403bd8:	sub	x0, x0, #0x1
  403bdc:	ldrb	w1, [x20, x0]
  403be0:	cmp	w1, #0x2a
  403be4:	b.eq	403bcc <ferror@plt+0x278c>  // b.none
  403be8:	b	403bf0 <ferror@plt+0x27b0>
  403bec:	cbz	x3, 403c60 <ferror@plt+0x2820>
  403bf0:	mov	x1, x3
  403bf4:	sub	x3, x3, #0x1
  403bf8:	ldrb	w0, [x20, x3]
  403bfc:	cmp	w0, #0x2f
  403c00:	b.eq	403bec <ferror@plt+0x27ac>  // b.none
  403c04:	mov	x0, x20
  403c08:	bl	401370 <strndup@plt>
  403c0c:	mov	x20, x0
  403c10:	cbz	x20, 403e6c <ferror@plt+0x2a2c>
  403c14:	mov	w2, w21
  403c18:	mov	x4, x23
  403c1c:	mov	x3, x25
  403c20:	mov	x1, x20
  403c24:	mov	x0, x19
  403c28:	bl	4032e8 <ferror@plt+0x1ea8>
  403c2c:	mov	w28, w0
  403c30:	mov	x0, x20
  403c34:	bl	401350 <free@plt>
  403c38:	cmp	w28, #0x0
  403c3c:	b.gt	403bb0 <ferror@plt+0x2770>
  403c40:	ldp	x21, x22, [sp, #32]
  403c44:	ldp	x25, x26, [sp, #64]
  403c48:	mov	w0, w28
  403c4c:	ldp	x19, x20, [sp, #16]
  403c50:	ldp	x23, x24, [sp, #48]
  403c54:	ldp	x27, x28, [sp, #80]
  403c58:	ldp	x29, x30, [sp], #336
  403c5c:	ret
  403c60:	mov	x0, x24
  403c64:	bl	401270 <strdup@plt>
  403c68:	mov	x20, x0
  403c6c:	b	403c10 <ferror@plt+0x27d0>
  403c70:	mov	x0, x20
  403c74:	mov	w1, #0x4                   	// #4
  403c78:	bl	4012d0 <access@plt>
  403c7c:	cbnz	w0, 403df0 <ferror@plt+0x29b0>
  403c80:	ldr	x0, [x28, #8]
  403c84:	mov	x1, x23
  403c88:	bl	403080 <ferror@plt+0x1c40>
  403c8c:	cbnz	w0, 403ba4 <ferror@plt+0x2764>
  403c90:	ldp	x21, x22, [sp, #32]
  403c94:	mov	w28, #0x0                   	// #0
  403c98:	mov	w0, w28
  403c9c:	ldp	x19, x20, [sp, #16]
  403ca0:	ldp	x23, x24, [sp, #48]
  403ca4:	ldp	x25, x26, [sp, #64]
  403ca8:	ldp	x27, x28, [sp, #80]
  403cac:	ldp	x29, x30, [sp], #336
  403cb0:	ret
  403cb4:	mov	w28, #0x1                   	// #1
  403cb8:	mov	w0, w28
  403cbc:	ldp	x19, x20, [sp, #16]
  403cc0:	ldp	x21, x22, [sp, #32]
  403cc4:	ldp	x23, x24, [sp, #48]
  403cc8:	ldp	x25, x26, [sp, #64]
  403ccc:	ldp	x27, x28, [sp, #80]
  403cd0:	ldp	x29, x30, [sp], #336
  403cd4:	ret
  403cd8:	ldr	w1, [x23, #8]
  403cdc:	mov	x0, x19
  403ce0:	and	w1, w1, #0xfffffffd
  403ce4:	str	w1, [x23, #8]
  403ce8:	bl	401130 <strlen@plt>
  403cec:	ldr	x26, [x25]
  403cf0:	cbz	x26, 403ba4 <ferror@plt+0x2764>
  403cf4:	add	x0, x0, #0x1
  403cf8:	adrp	x22, 404000 <ferror@plt+0x2bc0>
  403cfc:	mov	x24, x25
  403d00:	add	x22, x22, #0xdf0
  403d04:	adrp	x28, 404000 <ferror@plt+0x2bc0>
  403d08:	str	x0, [sp, #104]
  403d0c:	add	x0, x28, #0xde8
  403d10:	str	x0, [sp, #120]
  403d14:	nop
  403d18:	mov	x0, x26
  403d1c:	bl	401130 <strlen@plt>
  403d20:	ldr	x1, [sp, #104]
  403d24:	add	x21, x1, x0
  403d28:	cmp	x21, #0x1, lsl #12
  403d2c:	b.hi	403dfc <ferror@plt+0x29bc>  // b.pmore
  403d30:	ldr	x4, [sp, #120]
  403d34:	mov	x6, x26
  403d38:	mov	x5, x19
  403d3c:	mov	x3, #0xffffffffffffffff    	// #-1
  403d40:	mov	w2, #0x1                   	// #1
  403d44:	mov	x1, #0x1000                	// #4096
  403d48:	mov	x0, x20
  403d4c:	add	x26, sp, #0x88
  403d50:	bl	401190 <__snprintf_chk@plt>
  403d54:	mov	x2, x26
  403d58:	mov	x1, x20
  403d5c:	mov	w0, #0x0                   	// #0
  403d60:	bl	401400 <__xstat@plt>
  403d64:	mov	w28, w0
  403d68:	cbnz	w0, 403d7c <ferror@plt+0x293c>
  403d6c:	ldr	w0, [sp, #152]
  403d70:	and	w0, w0, #0xf000
  403d74:	cmp	w0, #0x8, lsl #12
  403d78:	b.eq	403e08 <ferror@plt+0x29c8>  // b.none
  403d7c:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  403d80:	add	x0, x0, #0x1a0
  403d84:	mov	x28, x0
  403d88:	ldr	x0, [x0, #8]
  403d8c:	cbz	x0, 403dfc <ferror@plt+0x29bc>
  403d90:	ldr	x27, [x28]
  403d94:	mov	x0, x27
  403d98:	bl	401130 <strlen@plt>
  403d9c:	add	x6, x21, x0
  403da0:	mov	x1, #0x1000                	// #4096
  403da4:	mov	x7, x27
  403da8:	mov	x5, x19
  403dac:	mov	x4, x22
  403db0:	mov	x0, x20
  403db4:	cmp	x6, x1
  403db8:	mov	x3, #0xffffffffffffffff    	// #-1
  403dbc:	mov	w2, #0x1                   	// #1
  403dc0:	b.hi	403df0 <ferror@plt+0x29b0>  // b.pmore
  403dc4:	ldr	x6, [x24]
  403dc8:	bl	401190 <__snprintf_chk@plt>
  403dcc:	mov	x2, x26
  403dd0:	mov	x1, x20
  403dd4:	mov	w0, #0x0                   	// #0
  403dd8:	bl	401400 <__xstat@plt>
  403ddc:	cbnz	w0, 403df0 <ferror@plt+0x29b0>
  403de0:	ldr	w0, [sp, #152]
  403de4:	and	w0, w0, #0xf000
  403de8:	cmp	w0, #0x8, lsl #12
  403dec:	b.eq	403c70 <ferror@plt+0x2830>  // b.none
  403df0:	ldr	x0, [x28, #24]
  403df4:	add	x28, x28, #0x10
  403df8:	cbnz	x0, 403d90 <ferror@plt+0x2950>
  403dfc:	ldr	x26, [x24, #8]!
  403e00:	cbnz	x26, 403d18 <ferror@plt+0x28d8>
  403e04:	b	403ba4 <ferror@plt+0x2764>
  403e08:	mov	x0, x20
  403e0c:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  403e10:	add	x1, x1, #0xd40
  403e14:	bl	4011b0 <fopen@plt>
  403e18:	str	x0, [x23, #16]
  403e1c:	cbz	x0, 403d7c <ferror@plt+0x293c>
  403e20:	b	403c40 <ferror@plt+0x2800>
  403e24:	ldr	x0, [x3]
  403e28:	mov	w28, #0xffffffff            	// #-1
  403e2c:	ldr	w1, [x0, #16]
  403e30:	cmp	w1, #0x2
  403e34:	b.le	403c48 <ferror@plt+0x2808>
  403e38:	adrp	x4, 404000 <ferror@plt+0x2bc0>
  403e3c:	add	x4, x4, #0xe70
  403e40:	add	x7, x3, #0x18
  403e44:	mov	x6, x19
  403e48:	add	x4, x4, #0x30
  403e4c:	adrp	x5, 404000 <ferror@plt+0x2bc0>
  403e50:	adrp	x2, 404000 <ferror@plt+0x2bc0>
  403e54:	add	x5, x5, #0xdb0
  403e58:	add	x2, x2, #0xd58
  403e5c:	mov	w3, #0x184                 	// #388
  403e60:	mov	w1, #0x3                   	// #3
  403e64:	bl	403f70 <ferror@plt+0x2b30>
  403e68:	b	403c48 <ferror@plt+0x2808>
  403e6c:	bl	4013e0 <__errno_location@plt>
  403e70:	ldr	w0, [x0]
  403e74:	add	x19, sp, #0x88
  403e78:	mov	x2, #0xc8                  	// #200
  403e7c:	mov	x1, x19
  403e80:	bl	401170 <__xpg_strerror_r@plt>
  403e84:	ldr	x0, [x23]
  403e88:	ldr	w1, [x0, #16]
  403e8c:	cmp	w1, #0x2
  403e90:	b.gt	403ea4 <ferror@plt+0x2a64>
  403e94:	mov	w28, #0xffffffff            	// #-1
  403e98:	ldp	x21, x22, [sp, #32]
  403e9c:	ldp	x25, x26, [sp, #64]
  403ea0:	b	403c48 <ferror@plt+0x2808>
  403ea4:	adrp	x4, 404000 <ferror@plt+0x2bc0>
  403ea8:	add	x4, x4, #0xe70
  403eac:	mov	x6, x19
  403eb0:	add	x4, x4, #0x30
  403eb4:	adrp	x5, 404000 <ferror@plt+0x2bc0>
  403eb8:	adrp	x2, 404000 <ferror@plt+0x2bc0>
  403ebc:	add	x5, x5, #0xe00
  403ec0:	add	x2, x2, #0xd58
  403ec4:	mov	w3, #0x1ad                 	// #429
  403ec8:	mov	w1, #0x3                   	// #3
  403ecc:	bl	403f70 <ferror@plt+0x2b30>
  403ed0:	b	403e94 <ferror@plt+0x2a54>
  403ed4:	nop
  403ed8:	stp	x29, x30, [sp, #-32]!
  403edc:	mov	x29, sp
  403ee0:	stp	x19, x20, [sp, #16]
  403ee4:	mov	x20, x1
  403ee8:	bl	4039d0 <ferror@plt+0x2590>
  403eec:	mov	x19, x0
  403ef0:	cbz	x0, 403f08 <ferror@plt+0x2ac8>
  403ef4:	mov	x1, x20
  403ef8:	bl	403a50 <ferror@plt+0x2610>
  403efc:	mov	x0, x19
  403f00:	bl	403180 <ferror@plt+0x1d40>
  403f04:	tbnz	w0, #31, 403f18 <ferror@plt+0x2ad8>
  403f08:	mov	x0, x19
  403f0c:	ldp	x19, x20, [sp, #16]
  403f10:	ldp	x29, x30, [sp], #32
  403f14:	ret
  403f18:	mov	x0, x19
  403f1c:	mov	x19, #0x0                   	// #0
  403f20:	bl	403ae0 <ferror@plt+0x26a0>
  403f24:	b	403f08 <ferror@plt+0x2ac8>
  403f28:	stp	x29, x30, [sp, #-96]!
  403f2c:	mov	x2, x5
  403f30:	mov	w1, #0x1                   	// #1
  403f34:	mov	x29, sp
  403f38:	ldp	x4, x5, [x6]
  403f3c:	stp	x4, x5, [sp, #32]
  403f40:	add	x3, sp, #0x20
  403f44:	ldp	x4, x5, [x6, #16]
  403f48:	str	x19, [sp, #16]
  403f4c:	mov	x19, x0
  403f50:	stp	x4, x5, [sp, #48]
  403f54:	bl	401240 <__vfprintf_chk@plt>
  403f58:	mov	x1, x19
  403f5c:	mov	w0, #0xa                   	// #10
  403f60:	ldr	x19, [sp, #16]
  403f64:	ldp	x29, x30, [sp], #96
  403f68:	b	401180 <fputc@plt>
  403f6c:	nop
  403f70:	stp	x29, x30, [sp, #-224]!
  403f74:	mov	x29, sp
  403f78:	str	q0, [sp, #80]
  403f7c:	str	q1, [sp, #96]
  403f80:	ldr	x8, [x0]
  403f84:	str	q2, [sp, #112]
  403f88:	str	q3, [sp, #128]
  403f8c:	str	q4, [sp, #144]
  403f90:	str	q5, [sp, #160]
  403f94:	str	q6, [sp, #176]
  403f98:	str	q7, [sp, #192]
  403f9c:	stp	x6, x7, [sp, #208]
  403fa0:	cbz	x8, 403fdc <ferror@plt+0x2b9c>
  403fa4:	add	x6, sp, #0xe0
  403fa8:	stp	x6, x6, [sp, #48]
  403fac:	add	x10, sp, #0xd0
  403fb0:	mov	w9, #0xfffffff0            	// #-16
  403fb4:	mov	w7, #0xffffff80            	// #-128
  403fb8:	str	x10, [sp, #64]
  403fbc:	add	x6, sp, #0x10
  403fc0:	stp	w9, w7, [sp, #72]
  403fc4:	ldp	x10, x11, [sp, #48]
  403fc8:	ldr	x0, [x0, #8]
  403fcc:	stp	x10, x11, [sp, #16]
  403fd0:	ldp	x10, x11, [sp, #64]
  403fd4:	stp	x10, x11, [sp, #32]
  403fd8:	blr	x8
  403fdc:	ldp	x29, x30, [sp], #224
  403fe0:	ret
  403fe4:	nop
  403fe8:	cbz	x0, 403ff4 <ferror@plt+0x2bb4>
  403fec:	ldr	x0, [x0]
  403ff0:	ret
  403ff4:	mov	x0, #0x0                   	// #0
  403ff8:	ret
  403ffc:	nop
  404000:	mov	x3, x0
  404004:	cbz	x0, 404014 <ferror@plt+0x2bd4>
  404008:	mov	w0, #0x0                   	// #0
  40400c:	stp	x1, x2, [x3]
  404010:	ret
  404014:	mov	w0, #0xffffffff            	// #-1
  404018:	ret
  40401c:	nop
  404020:	cbz	x0, 40402c <ferror@plt+0x2bec>
  404024:	ldr	x0, [x0, #8]
  404028:	ret
  40402c:	mov	x0, #0x0                   	// #0
  404030:	ret
  404034:	nop
  404038:	mov	x2, x0
  40403c:	cbz	x0, 40404c <ferror@plt+0x2c0c>
  404040:	mov	w0, #0x0                   	// #0
  404044:	str	x1, [x2, #8]
  404048:	ret
  40404c:	mov	w0, #0xffffffff            	// #-1
  404050:	ret
  404054:	nop
  404058:	cbz	x0, 404064 <ferror@plt+0x2c24>
  40405c:	ldr	w0, [x0, #16]
  404060:	ret
  404064:	mov	w0, #0xffffffff            	// #-1
  404068:	ret
  40406c:	nop
  404070:	mov	x2, x0
  404074:	cbz	x0, 404084 <ferror@plt+0x2c44>
  404078:	mov	w0, #0x0                   	// #0
  40407c:	str	w1, [x2, #16]
  404080:	ret
  404084:	mov	w0, #0xffffffff            	// #-1
  404088:	ret
  40408c:	nop
  404090:	stp	x29, x30, [sp, #-32]!
  404094:	mov	x1, #0x18                  	// #24
  404098:	mov	x0, #0x1                   	// #1
  40409c:	mov	x29, sp
  4040a0:	str	x19, [sp, #16]
  4040a4:	bl	401250 <calloc@plt>
  4040a8:	mov	x19, x0
  4040ac:	cbz	x0, 4040d4 <ferror@plt+0x2c94>
  4040b0:	adrp	x2, 415000 <ferror@plt+0x13bc0>
  4040b4:	adrp	x1, 403000 <ferror@plt+0x1bc0>
  4040b8:	add	x1, x1, #0xf28
  4040bc:	ldr	x2, [x2, #4048]
  4040c0:	ldr	x2, [x2]
  4040c4:	bl	404000 <ferror@plt+0x2bc0>
  4040c8:	mov	x0, x19
  4040cc:	mov	w1, #0x3                   	// #3
  4040d0:	bl	404070 <ferror@plt+0x2c30>
  4040d4:	mov	x0, x19
  4040d8:	ldr	x19, [sp, #16]
  4040dc:	ldp	x29, x30, [sp], #32
  4040e0:	ret
  4040e4:	nop
  4040e8:	cbz	x0, 404104 <ferror@plt+0x2cc4>
  4040ec:	stp	x29, x30, [sp, #-16]!
  4040f0:	mov	x29, sp
  4040f4:	bl	401350 <free@plt>
  4040f8:	mov	x0, #0x0                   	// #0
  4040fc:	ldp	x29, x30, [sp], #16
  404100:	ret
  404104:	mov	x0, #0x0                   	// #0
  404108:	ret
  40410c:	nop
  404110:	stp	x29, x30, [sp, #-32]!
  404114:	mov	w1, #0x2                   	// #2
  404118:	mov	x29, sp
  40411c:	str	x19, [sp, #16]
  404120:	mov	x19, x0
  404124:	bl	4011d0 <open@plt>
  404128:	tbnz	w0, #31, 404140 <ferror@plt+0x2d00>
  40412c:	cmp	w0, #0x0
  404130:	csinv	w0, w0, wzr, ge  // ge = tcont
  404134:	ldr	x19, [sp, #16]
  404138:	ldp	x29, x30, [sp], #32
  40413c:	ret
  404140:	mov	x0, x19
  404144:	mov	w1, #0x1                   	// #1
  404148:	bl	4011d0 <open@plt>
  40414c:	tbz	w0, #31, 40412c <ferror@plt+0x2cec>
  404150:	mov	x0, x19
  404154:	mov	w1, #0x0                   	// #0
  404158:	bl	4011d0 <open@plt>
  40415c:	cmp	w0, #0x0
  404160:	csinv	w0, w0, wzr, ge  // ge = tcont
  404164:	ldr	x19, [sp, #16]
  404168:	ldp	x29, x30, [sp], #32
  40416c:	ret
  404170:	stp	x29, x30, [sp, #-48]!
  404174:	mov	x29, sp
  404178:	str	x19, [sp, #16]
  40417c:	mov	w19, w0
  404180:	strb	wzr, [sp, #47]
  404184:	bl	4013a0 <isatty@plt>
  404188:	cbnz	w0, 40419c <ferror@plt+0x2d5c>
  40418c:	mov	w0, #0x0                   	// #0
  404190:	ldr	x19, [sp, #16]
  404194:	ldp	x29, x30, [sp], #48
  404198:	ret
  40419c:	mov	w0, w19
  4041a0:	add	x2, sp, #0x2f
  4041a4:	mov	x1, #0x4b33                	// #19251
  4041a8:	bl	401420 <ioctl@plt>
  4041ac:	cbnz	w0, 40418c <ferror@plt+0x2d4c>
  4041b0:	ldrb	w0, [sp, #47]
  4041b4:	ldr	x19, [sp, #16]
  4041b8:	sub	w0, w0, #0x1
  4041bc:	and	w0, w0, #0xff
  4041c0:	cmp	w0, #0x1
  4041c4:	cset	w0, ls  // ls = plast
  4041c8:	ldp	x29, x30, [sp], #48
  4041cc:	ret
  4041d0:	stp	x29, x30, [sp, #-32]!
  4041d4:	mov	x29, sp
  4041d8:	stp	x19, x20, [sp, #16]
  4041dc:	cbz	x0, 404208 <ferror@plt+0x2dc8>
  4041e0:	mov	x20, x0
  4041e4:	bl	404110 <ferror@plt+0x2cd0>
  4041e8:	mov	w19, w0
  4041ec:	tbnz	w0, #31, 4042a4 <ferror@plt+0x2e64>
  4041f0:	bl	404170 <ferror@plt+0x2d30>
  4041f4:	cbz	w0, 40429c <ferror@plt+0x2e5c>
  4041f8:	mov	w0, w19
  4041fc:	ldp	x19, x20, [sp, #16]
  404200:	ldp	x29, x30, [sp], #32
  404204:	ret
  404208:	adrp	x20, 404000 <ferror@plt+0x2bc0>
  40420c:	add	x20, x20, #0xf68
  404210:	adrp	x0, 404000 <ferror@plt+0x2bc0>
  404214:	add	x20, x20, #0x8
  404218:	add	x0, x0, #0xeb0
  40421c:	b	404228 <ferror@plt+0x2de8>
  404220:	ldr	x0, [x20], #8
  404224:	cbz	x0, 40424c <ferror@plt+0x2e0c>
  404228:	bl	404110 <ferror@plt+0x2cd0>
  40422c:	mov	w19, w0
  404230:	tbnz	w0, #31, 404220 <ferror@plt+0x2de0>
  404234:	bl	404170 <ferror@plt+0x2d30>
  404238:	cbnz	w0, 4041f8 <ferror@plt+0x2db8>
  40423c:	mov	w0, w19
  404240:	bl	401290 <close@plt>
  404244:	ldr	x0, [x20], #8
  404248:	cbnz	x0, 404228 <ferror@plt+0x2de8>
  40424c:	mov	w19, #0x0                   	// #0
  404250:	mov	w0, w19
  404254:	bl	404170 <ferror@plt+0x2d30>
  404258:	cbnz	w0, 4041f8 <ferror@plt+0x2db8>
  40425c:	add	w19, w19, #0x1
  404260:	cmp	w19, #0x3
  404264:	b.ne	404250 <ferror@plt+0x2e10>  // b.any
  404268:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  40426c:	mov	w2, #0x5                   	// #5
  404270:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  404274:	add	x1, x1, #0xed8
  404278:	ldr	x19, [x0, #496]
  40427c:	mov	x0, #0x0                   	// #0
  404280:	bl	4013b0 <dcgettext@plt>
  404284:	mov	x2, x0
  404288:	mov	w1, #0x1                   	// #1
  40428c:	mov	x0, x19
  404290:	bl	401300 <__fprintf_chk@plt>
  404294:	mov	w0, #0x1                   	// #1
  404298:	bl	401150 <exit@plt>
  40429c:	mov	w0, w19
  4042a0:	bl	401290 <close@plt>
  4042a4:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  4042a8:	mov	w2, #0x5                   	// #5
  4042ac:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  4042b0:	add	x1, x1, #0xec0
  4042b4:	ldr	x19, [x0, #496]
  4042b8:	mov	x0, #0x0                   	// #0
  4042bc:	bl	4013b0 <dcgettext@plt>
  4042c0:	mov	x2, x0
  4042c4:	mov	x3, x20
  4042c8:	mov	w1, #0x1                   	// #1
  4042cc:	mov	x0, x19
  4042d0:	bl	401300 <__fprintf_chk@plt>
  4042d4:	mov	w0, #0x1                   	// #1
  4042d8:	bl	401150 <exit@plt>
  4042dc:	nop
  4042e0:	stp	x29, x30, [sp, #-320]!
  4042e4:	adrp	x8, 416000 <ferror@plt+0x14bc0>
  4042e8:	mov	w9, #0xffffffd0            	// #-48
  4042ec:	mov	x29, sp
  4042f0:	str	x21, [sp, #32]
  4042f4:	adrp	x21, 416000 <ferror@plt+0x14bc0>
  4042f8:	stp	x19, x20, [sp, #16]
  4042fc:	mov	w19, w0
  404300:	add	x10, sp, #0x110
  404304:	ldr	x0, [x21, #496]
  404308:	stp	x2, x3, [sp, #272]
  40430c:	add	x12, sp, #0x140
  404310:	ldr	x3, [x8, #568]
  404314:	adrp	x11, 404000 <ferror@plt+0x2bc0>
  404318:	mov	w8, #0xffffff80            	// #-128
  40431c:	add	x2, x11, #0xfa0
  404320:	mov	x20, x1
  404324:	mov	w1, #0x1                   	// #1
  404328:	stp	x12, x12, [sp, #80]
  40432c:	str	x10, [sp, #96]
  404330:	str	w9, [sp, #104]
  404334:	str	w8, [sp, #108]
  404338:	str	q0, [sp, #144]
  40433c:	str	q1, [sp, #160]
  404340:	str	q2, [sp, #176]
  404344:	str	q3, [sp, #192]
  404348:	str	q4, [sp, #208]
  40434c:	str	q5, [sp, #224]
  404350:	str	q6, [sp, #240]
  404354:	str	q7, [sp, #256]
  404358:	stp	x4, x5, [sp, #288]
  40435c:	stp	x6, x7, [sp, #304]
  404360:	bl	401300 <__fprintf_chk@plt>
  404364:	mov	x2, x20
  404368:	ldp	x6, x7, [sp, #80]
  40436c:	add	x3, sp, #0x30
  404370:	ldp	x4, x5, [sp, #96]
  404374:	mov	w1, #0x1                   	// #1
  404378:	ldr	x0, [x21, #496]
  40437c:	stp	x6, x7, [sp, #48]
  404380:	stp	x4, x5, [sp, #64]
  404384:	stp	x6, x7, [sp, #112]
  404388:	stp	x4, x5, [sp, #128]
  40438c:	bl	401240 <__vfprintf_chk@plt>
  404390:	cmp	w19, #0x0
  404394:	b.le	4043bc <ferror@plt+0x2f7c>
  404398:	ldr	x20, [x21, #496]
  40439c:	mov	w0, w19
  4043a0:	bl	401280 <strerror@plt>
  4043a4:	mov	x3, x0
  4043a8:	adrp	x2, 404000 <ferror@plt+0x2bc0>
  4043ac:	mov	x0, x20
  4043b0:	add	x2, x2, #0xfa8
  4043b4:	mov	w1, #0x1                   	// #1
  4043b8:	bl	401300 <__fprintf_chk@plt>
  4043bc:	ldp	x19, x20, [sp, #16]
  4043c0:	ldr	x21, [sp, #32]
  4043c4:	ldp	x29, x30, [sp], #320
  4043c8:	ret
  4043cc:	nop
  4043d0:	stp	x29, x30, [sp, #-320]!
  4043d4:	adrp	x8, 416000 <ferror@plt+0x14bc0>
  4043d8:	mov	w9, #0xffffffd8            	// #-40
  4043dc:	mov	x29, sp
  4043e0:	stp	x21, x22, [sp, #32]
  4043e4:	adrp	x22, 416000 <ferror@plt+0x14bc0>
  4043e8:	add	x10, sp, #0x110
  4043ec:	stp	x19, x20, [sp, #16]
  4043f0:	mov	w20, w0
  4043f4:	add	x11, sp, #0x140
  4043f8:	ldr	x0, [x22, #496]
  4043fc:	stp	x3, x4, [sp, #280]
  404400:	mov	w19, w1
  404404:	ldr	x3, [x8, #568]
  404408:	mov	w8, #0xffffff80            	// #-128
  40440c:	mov	x21, x2
  404410:	mov	w1, #0x1                   	// #1
  404414:	adrp	x2, 404000 <ferror@plt+0x2bc0>
  404418:	add	x2, x2, #0xfa0
  40441c:	stp	x11, x11, [sp, #80]
  404420:	str	x10, [sp, #96]
  404424:	str	w9, [sp, #104]
  404428:	str	w8, [sp, #108]
  40442c:	str	q0, [sp, #144]
  404430:	str	q1, [sp, #160]
  404434:	str	q2, [sp, #176]
  404438:	str	q3, [sp, #192]
  40443c:	str	q4, [sp, #208]
  404440:	str	q5, [sp, #224]
  404444:	str	q6, [sp, #240]
  404448:	str	q7, [sp, #256]
  40444c:	stp	x5, x6, [sp, #296]
  404450:	str	x7, [sp, #312]
  404454:	bl	401300 <__fprintf_chk@plt>
  404458:	ldp	x6, x7, [sp, #80]
  40445c:	mov	x2, x21
  404460:	ldp	x4, x5, [sp, #96]
  404464:	add	x3, sp, #0x30
  404468:	ldr	x0, [x22, #496]
  40446c:	mov	w1, #0x1                   	// #1
  404470:	stp	x6, x7, [sp, #48]
  404474:	stp	x4, x5, [sp, #64]
  404478:	stp	x6, x7, [sp, #112]
  40447c:	stp	x4, x5, [sp, #128]
  404480:	bl	401240 <__vfprintf_chk@plt>
  404484:	cmp	w19, #0x0
  404488:	b.le	4044b0 <ferror@plt+0x3070>
  40448c:	ldr	x21, [x22, #496]
  404490:	mov	w0, w19
  404494:	bl	401280 <strerror@plt>
  404498:	mov	x3, x0
  40449c:	adrp	x2, 404000 <ferror@plt+0x2bc0>
  4044a0:	mov	x0, x21
  4044a4:	add	x2, x2, #0xfa8
  4044a8:	mov	w1, #0x1                   	// #1
  4044ac:	bl	401300 <__fprintf_chk@plt>
  4044b0:	mov	w0, w20
  4044b4:	bl	401150 <exit@plt>
  4044b8:	stp	x29, x30, [sp, #-32]!
  4044bc:	mov	w1, #0x2f                  	// #47
  4044c0:	mov	x29, sp
  4044c4:	str	x19, [sp, #16]
  4044c8:	mov	x19, x0
  4044cc:	bl	4012a0 <strrchr@plt>
  4044d0:	cmp	x0, #0x0
  4044d4:	adrp	x1, 416000 <ferror@plt+0x14bc0>
  4044d8:	csinc	x19, x19, x0, eq  // eq = none
  4044dc:	str	x19, [x1, #568]
  4044e0:	ldr	x19, [sp, #16]
  4044e4:	ldp	x29, x30, [sp], #32
  4044e8:	ret
  4044ec:	nop
  4044f0:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  4044f4:	ldr	x0, [x0, #568]
  4044f8:	ret
  4044fc:	nop
  404500:	stp	x29, x30, [sp, #-16]!
  404504:	mov	w2, #0x5                   	// #5
  404508:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  40450c:	mov	x29, sp
  404510:	add	x1, x1, #0xfb0
  404514:	mov	x0, #0x0                   	// #0
  404518:	bl	4013b0 <dcgettext@plt>
  40451c:	mov	x1, x0
  404520:	adrp	x2, 416000 <ferror@plt+0x14bc0>
  404524:	adrp	x3, 404000 <ferror@plt+0x2bc0>
  404528:	add	x3, x3, #0xfc0
  40452c:	mov	w0, #0x1                   	// #1
  404530:	ldr	x2, [x2, #568]
  404534:	bl	401220 <__printf_chk@plt>
  404538:	mov	w0, #0x0                   	// #0
  40453c:	bl	401150 <exit@plt>
  404540:	stp	x29, x30, [sp, #-32]!
  404544:	adrp	x0, 416000 <ferror@plt+0x14bc0>
  404548:	mov	w2, #0x5                   	// #5
  40454c:	mov	x29, sp
  404550:	adrp	x1, 404000 <ferror@plt+0x2bc0>
  404554:	add	x1, x1, #0xcc8
  404558:	str	x19, [sp, #16]
  40455c:	ldr	x19, [x0, #496]
  404560:	mov	x0, #0x0                   	// #0
  404564:	bl	4013b0 <dcgettext@plt>
  404568:	mov	x2, x0
  40456c:	adrp	x3, 416000 <ferror@plt+0x14bc0>
  404570:	mov	w1, #0x1                   	// #1
  404574:	mov	x0, x19
  404578:	ldr	x3, [x3, #568]
  40457c:	bl	401300 <__fprintf_chk@plt>
  404580:	mov	w0, #0x47                  	// #71
  404584:	bl	401150 <exit@plt>
  404588:	stp	x29, x30, [sp, #-16]!
  40458c:	mov	x29, sp
  404590:	bl	4011c0 <malloc@plt>
  404594:	cbz	x0, 4045a0 <ferror@plt+0x3160>
  404598:	ldp	x29, x30, [sp], #16
  40459c:	ret
  4045a0:	bl	404540 <ferror@plt+0x3100>
  4045a4:	nop
  4045a8:	stp	x29, x30, [sp, #-16]!
  4045ac:	mov	x29, sp
  4045b0:	bl	401260 <realloc@plt>
  4045b4:	cbz	x0, 4045c0 <ferror@plt+0x3180>
  4045b8:	ldp	x29, x30, [sp], #16
  4045bc:	ret
  4045c0:	bl	404540 <ferror@plt+0x3100>
  4045c4:	nop
  4045c8:	stp	x29, x30, [sp, #-16]!
  4045cc:	mov	x29, sp
  4045d0:	bl	401270 <strdup@plt>
  4045d4:	cbz	x0, 4045e0 <ferror@plt+0x31a0>
  4045d8:	ldp	x29, x30, [sp], #16
  4045dc:	ret
  4045e0:	bl	404540 <ferror@plt+0x3100>
  4045e4:	nop
  4045e8:	stp	x29, x30, [sp, #-16]!
  4045ec:	mov	x29, sp
  4045f0:	bl	401370 <strndup@plt>
  4045f4:	cbz	x0, 404600 <ferror@plt+0x31c0>
  4045f8:	ldp	x29, x30, [sp], #16
  4045fc:	ret
  404600:	bl	404540 <ferror@plt+0x3100>
  404604:	nop
  404608:	cbz	x0, 404624 <ferror@plt+0x31e4>
  40460c:	stp	x29, x30, [sp, #-16]!
  404610:	mov	x29, sp
  404614:	bl	401350 <free@plt>
  404618:	mov	x0, #0x0                   	// #0
  40461c:	ldp	x29, x30, [sp], #16
  404620:	ret
  404624:	mov	x0, #0x0                   	// #0
  404628:	ret
  40462c:	nop
  404630:	stp	x29, x30, [sp, #-64]!
  404634:	mov	x29, sp
  404638:	stp	x19, x20, [sp, #16]
  40463c:	adrp	x20, 415000 <ferror@plt+0x13bc0>
  404640:	add	x20, x20, #0xde0
  404644:	stp	x21, x22, [sp, #32]
  404648:	adrp	x21, 415000 <ferror@plt+0x13bc0>
  40464c:	add	x21, x21, #0xdd8
  404650:	sub	x20, x20, x21
  404654:	mov	w22, w0
  404658:	stp	x23, x24, [sp, #48]
  40465c:	mov	x23, x1
  404660:	mov	x24, x2
  404664:	bl	4010f8 <strlen@plt-0x38>
  404668:	cmp	xzr, x20, asr #3
  40466c:	b.eq	404698 <ferror@plt+0x3258>  // b.none
  404670:	asr	x20, x20, #3
  404674:	mov	x19, #0x0                   	// #0
  404678:	ldr	x3, [x21, x19, lsl #3]
  40467c:	mov	x2, x24
  404680:	add	x19, x19, #0x1
  404684:	mov	x1, x23
  404688:	mov	w0, w22
  40468c:	blr	x3
  404690:	cmp	x20, x19
  404694:	b.ne	404678 <ferror@plt+0x3238>  // b.any
  404698:	ldp	x19, x20, [sp, #16]
  40469c:	ldp	x21, x22, [sp, #32]
  4046a0:	ldp	x23, x24, [sp, #48]
  4046a4:	ldp	x29, x30, [sp], #64
  4046a8:	ret
  4046ac:	nop
  4046b0:	ret

Disassembly of section .fini:

00000000004046b4 <.fini>:
  4046b4:	stp	x29, x30, [sp, #-16]!
  4046b8:	mov	x29, sp
  4046bc:	ldp	x29, x30, [sp], #16
  4046c0:	ret
