// Seed: 3797082798
module module_0;
  supply1 id_1;
  logic [7:0] id_2;
  id_3 :
  assert property (@(posedge id_1 + id_3) 1)
  else;
  wire id_4;
  wire id_5;
  tri  id_6;
  assign id_3 = id_2[1'b0] == id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_14 = 1;
  assign id_13 = 1'b0 & id_3 == 1;
  wire id_18;
  assign id_15[1] = 1;
  module_0();
endmodule
