--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml logibone_test.twx logibone_test.ncd -o logibone_test.twr
logibone_test.pcf -ucf logibone_ra2_1.ucf

Design file:              logibone_test.ncd
Physical constraint file: logibone_test.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.990ns (334.448MHz) (Tdcmper_CLKOUT)
  Physical resource: pll0/dcm_sp_inst/CLK2X
  Logical resource: pll0/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: pll0/clk2x
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll0/dcm_sp_inst/CLKIN
  Logical resource: pll0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: pll0/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll0/dcm_sp_inst/CLKIN
  Logical resource: pll0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: pll0/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PER_CLK100 = PERIOD TIMEGRP "clk100_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 136 paths analyzed, 52 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.676ns.
--------------------------------------------------------------------------------

Paths for end point gpmc2wishbone/address_bridge_14 (SLICE_X18Y53.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_bridge_0 (FF)
  Destination:          gpmc2wishbone/address_bridge_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.624ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.188 - 0.205)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_bridge_0 to gpmc2wishbone/address_bridge_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y50.AQ      Tcko                  0.476   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/address_bridge_0
    SLICE_X18Y50.A2      net (fanout=2)        1.166   gpmc2wishbone/address_bridge<0>
    SLICE_X18Y50.COUT    Topcya                0.472   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<0>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<3>
    SLICE_X18Y51.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<3>
    SLICE_X18Y51.COUT    Tbyp                  0.091   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X18Y52.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X18Y52.COUT    Tbyp                  0.091   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X18Y53.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X18Y53.CLK     Tcinck                0.319   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_14
    -------------------------------------------------  ---------------------------
    Total                                      2.624ns (1.449ns logic, 1.175ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_bridge_1 (FF)
  Destination:          gpmc2wishbone/address_bridge_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.171ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.188 - 0.205)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_bridge_1 to gpmc2wishbone/address_bridge_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y50.BQ      Tcko                  0.476   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/address_bridge_1
    SLICE_X18Y50.B1      net (fanout=2)        0.737   gpmc2wishbone/address_bridge<1>
    SLICE_X18Y50.COUT    Topcyb                0.448   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<1>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<3>
    SLICE_X18Y51.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<3>
    SLICE_X18Y51.COUT    Tbyp                  0.091   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X18Y52.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X18Y52.COUT    Tbyp                  0.091   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X18Y53.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X18Y53.CLK     Tcinck                0.319   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_14
    -------------------------------------------------  ---------------------------
    Total                                      2.171ns (1.425ns logic, 0.746ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_bridge_4 (FF)
  Destination:          gpmc2wishbone/address_bridge_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.777ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.188 - 0.203)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_bridge_4 to gpmc2wishbone/address_bridge_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y51.AQ      Tcko                  0.476   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/address_bridge_4
    SLICE_X18Y51.A5      net (fanout=2)        0.413   gpmc2wishbone/address_bridge<4>
    SLICE_X18Y51.COUT    Topcya                0.472   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<4>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X18Y52.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X18Y52.COUT    Tbyp                  0.091   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X18Y53.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X18Y53.CLK     Tcinck                0.319   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_14
    -------------------------------------------------  ---------------------------
    Total                                      1.777ns (1.358ns logic, 0.419ns route)
                                                       (76.4% logic, 23.6% route)

--------------------------------------------------------------------------------

Paths for end point gpmc2wishbone/address_bridge_15 (SLICE_X18Y53.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_bridge_0 (FF)
  Destination:          gpmc2wishbone/address_bridge_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.624ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.188 - 0.205)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_bridge_0 to gpmc2wishbone/address_bridge_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y50.AQ      Tcko                  0.476   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/address_bridge_0
    SLICE_X18Y50.A2      net (fanout=2)        1.166   gpmc2wishbone/address_bridge<0>
    SLICE_X18Y50.COUT    Topcya                0.472   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<0>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<3>
    SLICE_X18Y51.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<3>
    SLICE_X18Y51.COUT    Tbyp                  0.091   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X18Y52.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X18Y52.COUT    Tbyp                  0.091   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X18Y53.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X18Y53.CLK     Tcinck                0.319   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_15
    -------------------------------------------------  ---------------------------
    Total                                      2.624ns (1.449ns logic, 1.175ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_bridge_1 (FF)
  Destination:          gpmc2wishbone/address_bridge_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.171ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.188 - 0.205)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_bridge_1 to gpmc2wishbone/address_bridge_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y50.BQ      Tcko                  0.476   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/address_bridge_1
    SLICE_X18Y50.B1      net (fanout=2)        0.737   gpmc2wishbone/address_bridge<1>
    SLICE_X18Y50.COUT    Topcyb                0.448   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<1>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<3>
    SLICE_X18Y51.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<3>
    SLICE_X18Y51.COUT    Tbyp                  0.091   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X18Y52.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X18Y52.COUT    Tbyp                  0.091   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X18Y53.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X18Y53.CLK     Tcinck                0.319   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_15
    -------------------------------------------------  ---------------------------
    Total                                      2.171ns (1.425ns logic, 0.746ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_bridge_4 (FF)
  Destination:          gpmc2wishbone/address_bridge_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.777ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.188 - 0.203)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_bridge_4 to gpmc2wishbone/address_bridge_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y51.AQ      Tcko                  0.476   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/address_bridge_4
    SLICE_X18Y51.A5      net (fanout=2)        0.413   gpmc2wishbone/address_bridge<4>
    SLICE_X18Y51.COUT    Topcya                0.472   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<4>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X18Y52.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X18Y52.COUT    Tbyp                  0.091   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X18Y53.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X18Y53.CLK     Tcinck                0.319   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_15
    -------------------------------------------------  ---------------------------
    Total                                      1.777ns (1.358ns logic, 0.419ns route)
                                                       (76.4% logic, 23.6% route)

--------------------------------------------------------------------------------

Paths for end point gpmc2wishbone/address_bridge_13 (SLICE_X18Y53.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_bridge_0 (FF)
  Destination:          gpmc2wishbone/address_bridge_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.612ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.188 - 0.205)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_bridge_0 to gpmc2wishbone/address_bridge_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y50.AQ      Tcko                  0.476   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/address_bridge_0
    SLICE_X18Y50.A2      net (fanout=2)        1.166   gpmc2wishbone/address_bridge<0>
    SLICE_X18Y50.COUT    Topcya                0.472   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<0>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<3>
    SLICE_X18Y51.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<3>
    SLICE_X18Y51.COUT    Tbyp                  0.091   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X18Y52.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X18Y52.COUT    Tbyp                  0.091   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X18Y53.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X18Y53.CLK     Tcinck                0.307   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_13
    -------------------------------------------------  ---------------------------
    Total                                      2.612ns (1.437ns logic, 1.175ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_bridge_1 (FF)
  Destination:          gpmc2wishbone/address_bridge_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.159ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.188 - 0.205)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_bridge_1 to gpmc2wishbone/address_bridge_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y50.BQ      Tcko                  0.476   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/address_bridge_1
    SLICE_X18Y50.B1      net (fanout=2)        0.737   gpmc2wishbone/address_bridge<1>
    SLICE_X18Y50.COUT    Topcyb                0.448   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<1>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<3>
    SLICE_X18Y51.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<3>
    SLICE_X18Y51.COUT    Tbyp                  0.091   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X18Y52.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X18Y52.COUT    Tbyp                  0.091   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X18Y53.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X18Y53.CLK     Tcinck                0.307   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_13
    -------------------------------------------------  ---------------------------
    Total                                      2.159ns (1.413ns logic, 0.746ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_bridge_4 (FF)
  Destination:          gpmc2wishbone/address_bridge_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.765ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.188 - 0.203)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_bridge_4 to gpmc2wishbone/address_bridge_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y51.AQ      Tcko                  0.476   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/address_bridge_4
    SLICE_X18Y51.A5      net (fanout=2)        0.413   gpmc2wishbone/address_bridge<4>
    SLICE_X18Y51.COUT    Topcya                0.472   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<4>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X18Y52.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X18Y52.COUT    Tbyp                  0.091   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X18Y53.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X18Y53.CLK     Tcinck                0.307   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_13
    -------------------------------------------------  ---------------------------
    Total                                      1.765ns (1.346ns logic, 0.419ns route)
                                                       (76.3% logic, 23.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PER_CLK100 = PERIOD TIMEGRP "clk100_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gpmc2wishbone/address_bridge_15 (SLICE_X18Y53.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gpmc2wishbone/address_bridge_15 (FF)
  Destination:          gpmc2wishbone/address_bridge_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         GPMC_CLK_BUFGP falling at 30.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gpmc2wishbone/address_bridge_15 to gpmc2wishbone/address_bridge_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y53.DQ      Tcko                  0.200   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/address_bridge_15
    SLICE_X18Y53.D6      net (fanout=2)        0.027   gpmc2wishbone/address_bridge<15>
    SLICE_X18Y53.CLK     Tah         (-Th)    -0.237   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_15
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.437ns logic, 0.027ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point gpmc2wishbone/address_bridge_5 (SLICE_X18Y51.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gpmc2wishbone/address_bridge_5 (FF)
  Destination:          gpmc2wishbone/address_bridge_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         GPMC_CLK_BUFGP falling at 30.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gpmc2wishbone/address_bridge_5 to gpmc2wishbone/address_bridge_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y51.BQ      Tcko                  0.200   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/address_bridge_5
    SLICE_X18Y51.B5      net (fanout=2)        0.079   gpmc2wishbone/address_bridge<5>
    SLICE_X18Y51.CLK     Tah         (-Th)    -0.234   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<5>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<7>
                                                       gpmc2wishbone/address_bridge_5
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.434ns logic, 0.079ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------

Paths for end point gpmc2wishbone/address_bridge_9 (SLICE_X18Y52.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gpmc2wishbone/address_bridge_9 (FF)
  Destination:          gpmc2wishbone/address_bridge_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         GPMC_CLK_BUFGP falling at 30.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gpmc2wishbone/address_bridge_9 to gpmc2wishbone/address_bridge_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y52.BQ      Tcko                  0.200   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/address_bridge_9
    SLICE_X18Y52.B5      net (fanout=2)        0.079   gpmc2wishbone/address_bridge<9>
    SLICE_X18Y52.CLK     Tah         (-Th)    -0.234   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<9>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
                                                       gpmc2wishbone/address_bridge_9
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.434ns logic, 0.079ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK100 = PERIOD TIMEGRP "clk100_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: GPMC_CLK_BUFGP/BUFG/I0
  Logical resource: GPMC_CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: GPMC_CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: gpmc2wishbone/readdata<2>/CLK0
  Logical resource: gpmc2wishbone/readdata_2/CK0
  Location pin: OLOGIC_X9Y61.CLK0
  Clock network: GPMC_CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: gpmc2wishbone/readdata<3>/CLK0
  Logical resource: gpmc2wishbone/readdata_3/CK0
  Location pin: OLOGIC_X9Y60.CLK0
  Clock network: GPMC_CLK_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll0_clk2x = PERIOD TIMEGRP "pll0_clk2x" TS_PER_CLK50 / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16468 paths analyzed, 2813 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.863ns.
--------------------------------------------------------------------------------

Paths for end point gpmc2wishbone/readdata_bridge_13 (SLICE_X17Y44.D4), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_13 (FF)
  Destination:          gpmc2wishbone/readdata_bridge_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.534ns (Levels of Logic = 4)
  Clock Path Skew:      -0.094ns (0.598 - 0.692)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_13 to gpmc2wishbone/readdata_bridge_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y49.BQ      Tcko                  0.525   gpmc2wishbone/address<15>
                                                       gpmc2wishbone/address_13
    SLICE_X21Y48.D4      net (fanout=4)        0.487   gpmc2wishbone/address<13>
    SLICE_X21Y48.D       Tilo                  0.259   mem_0/write_ack
                                                       intercon0/cs_vector<0><15>111
    SLICE_X16Y36.C5      net (fanout=21)       1.504   intercon0/cs_vector<0><15>11
    SLICE_X16Y36.C       Tilo                  0.255   intercon0/wbs_readdata<12>LogicTrst1
                                                       intercon0/cs_vector<0><15>1
    SLICE_X15Y16.B6      net (fanout=21)       2.476   intercon0/cs_vector<0><15>1
    SLICE_X15Y16.B       Tilo                  0.259   intercon0/wbs_readdata<13>LogicTrst1
                                                       intercon0/wbs_readdata<13>LogicTrst2
    SLICE_X17Y44.D4      net (fanout=1)        2.396   intercon0/wbs_readdata<13>LogicTrst1
    SLICE_X17Y44.CLK     Tas                   0.373   gpmc2wishbone/readdata_bridge<13>
                                                       intercon0/wbs_readdata<13>LogicTrst3
                                                       gpmc2wishbone/readdata_bridge_13
    -------------------------------------------------  ---------------------------
    Total                                      8.534ns (1.671ns logic, 6.863ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_14 (FF)
  Destination:          gpmc2wishbone/readdata_bridge_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.478ns (Levels of Logic = 4)
  Clock Path Skew:      -0.094ns (0.598 - 0.692)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_14 to gpmc2wishbone/readdata_bridge_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y49.CQ      Tcko                  0.525   gpmc2wishbone/address<15>
                                                       gpmc2wishbone/address_14
    SLICE_X21Y48.D5      net (fanout=4)        0.431   gpmc2wishbone/address<14>
    SLICE_X21Y48.D       Tilo                  0.259   mem_0/write_ack
                                                       intercon0/cs_vector<0><15>111
    SLICE_X16Y36.C5      net (fanout=21)       1.504   intercon0/cs_vector<0><15>11
    SLICE_X16Y36.C       Tilo                  0.255   intercon0/wbs_readdata<12>LogicTrst1
                                                       intercon0/cs_vector<0><15>1
    SLICE_X15Y16.B6      net (fanout=21)       2.476   intercon0/cs_vector<0><15>1
    SLICE_X15Y16.B       Tilo                  0.259   intercon0/wbs_readdata<13>LogicTrst1
                                                       intercon0/wbs_readdata<13>LogicTrst2
    SLICE_X17Y44.D4      net (fanout=1)        2.396   intercon0/wbs_readdata<13>LogicTrst1
    SLICE_X17Y44.CLK     Tas                   0.373   gpmc2wishbone/readdata_bridge<13>
                                                       intercon0/wbs_readdata<13>LogicTrst3
                                                       gpmc2wishbone/readdata_bridge_13
    -------------------------------------------------  ---------------------------
    Total                                      8.478ns (1.671ns logic, 6.807ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_15 (FF)
  Destination:          gpmc2wishbone/readdata_bridge_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.387ns (Levels of Logic = 4)
  Clock Path Skew:      -0.094ns (0.598 - 0.692)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_15 to gpmc2wishbone/readdata_bridge_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y49.DQ      Tcko                  0.525   gpmc2wishbone/address<15>
                                                       gpmc2wishbone/address_15
    SLICE_X21Y48.D6      net (fanout=4)        0.340   gpmc2wishbone/address<15>
    SLICE_X21Y48.D       Tilo                  0.259   mem_0/write_ack
                                                       intercon0/cs_vector<0><15>111
    SLICE_X16Y36.C5      net (fanout=21)       1.504   intercon0/cs_vector<0><15>11
    SLICE_X16Y36.C       Tilo                  0.255   intercon0/wbs_readdata<12>LogicTrst1
                                                       intercon0/cs_vector<0><15>1
    SLICE_X15Y16.B6      net (fanout=21)       2.476   intercon0/cs_vector<0><15>1
    SLICE_X15Y16.B       Tilo                  0.259   intercon0/wbs_readdata<13>LogicTrst1
                                                       intercon0/wbs_readdata<13>LogicTrst2
    SLICE_X17Y44.D4      net (fanout=1)        2.396   intercon0/wbs_readdata<13>LogicTrst1
    SLICE_X17Y44.CLK     Tas                   0.373   gpmc2wishbone/readdata_bridge<13>
                                                       intercon0/wbs_readdata<13>LogicTrst3
                                                       gpmc2wishbone/readdata_bridge_13
    -------------------------------------------------  ---------------------------
    Total                                      8.387ns (1.671ns logic, 6.716ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point reg0/wbs_readdata_1 (SLICE_X5Y19.B1), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_0 (FF)
  Destination:          reg0/wbs_readdata_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.155ns (Levels of Logic = 2)
  Clock Path Skew:      -0.057ns (0.723 - 0.780)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_0 to reg0/wbs_readdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y50.AQ      Tcko                  0.430   gpmc2wishbone/address<3>
                                                       gpmc2wishbone/address_0
    SLICE_X10Y6.C3       net (fanout=133)      5.169   gpmc2wishbone/address<0>
    SLICE_X10Y6.CMUX     Tilo                  0.403   reg0/mux7_5_f7
                                                       reg0/mux7_6
                                                       reg0/mux7_5_f7
    SLICE_X5Y19.B1       net (fanout=1)        1.780   reg0/mux7_5_f7
    SLICE_X5Y19.CLK      Tas                   0.373   reg0/wbs_readdata<6>
                                                       reg0/wbs_address<3>
                                                       reg0/wbs_readdata_1
    -------------------------------------------------  ---------------------------
    Total                                      8.155ns (1.206ns logic, 6.949ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_0 (FF)
  Destination:          reg0/wbs_readdata_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.048ns (Levels of Logic = 2)
  Clock Path Skew:      -0.057ns (0.723 - 0.780)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_0 to reg0/wbs_readdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y50.AQ      Tcko                  0.430   gpmc2wishbone/address<3>
                                                       gpmc2wishbone/address_0
    SLICE_X10Y6.D4       net (fanout=133)      5.063   gpmc2wishbone/address<0>
    SLICE_X10Y6.CMUX     Topdc                 0.402   reg0/mux7_5_f7
                                                       reg0/mux7_7
                                                       reg0/mux7_5_f7
    SLICE_X5Y19.B1       net (fanout=1)        1.780   reg0/mux7_5_f7
    SLICE_X5Y19.CLK      Tas                   0.373   reg0/wbs_readdata<6>
                                                       reg0/wbs_address<3>
                                                       reg0/wbs_readdata_1
    -------------------------------------------------  ---------------------------
    Total                                      8.048ns (1.205ns logic, 6.843ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_1 (FF)
  Destination:          reg0/wbs_readdata_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.930ns (Levels of Logic = 2)
  Clock Path Skew:      -0.057ns (0.723 - 0.780)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_1 to reg0/wbs_readdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y50.BQ      Tcko                  0.430   gpmc2wishbone/address<3>
                                                       gpmc2wishbone/address_1
    SLICE_X10Y6.C4       net (fanout=74)       4.944   gpmc2wishbone/address<1>
    SLICE_X10Y6.CMUX     Tilo                  0.403   reg0/mux7_5_f7
                                                       reg0/mux7_6
                                                       reg0/mux7_5_f7
    SLICE_X5Y19.B1       net (fanout=1)        1.780   reg0/mux7_5_f7
    SLICE_X5Y19.CLK      Tas                   0.373   reg0/wbs_readdata<6>
                                                       reg0/wbs_address<3>
                                                       reg0/wbs_readdata_1
    -------------------------------------------------  ---------------------------
    Total                                      7.930ns (1.206ns logic, 6.724ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point debug_long_register_8 (SLICE_X16Y43.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Memory_tester/debug_15 (FF)
  Destination:          debug_long_register_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.017ns (Levels of Logic = 1)
  Clock Path Skew:      -0.080ns (0.596 - 0.676)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Memory_tester/debug_15 to debug_long_register_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y54.CQ      Tcko                  0.525   Inst_Memory_tester/debug<15>
                                                       Inst_Memory_tester/debug_15
    SLICE_X9Y16.C5       net (fanout=114)      3.997   Inst_Memory_tester/debug<15>
    SLICE_X9Y16.C        Tilo                  0.259   debug_sent_counter<1>
                                                       _n0086_inv11
    SLICE_X16Y43.CE      net (fanout=32)       2.923   _n0086_inv
    SLICE_X16Y43.CLK     Tceck                 0.313   debug_long_register<11>
                                                       debug_long_register_8
    -------------------------------------------------  ---------------------------
    Total                                      8.017ns (1.097ns logic, 6.920ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debug_sent_counter_2 (FF)
  Destination:          debug_long_register_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.392ns (Levels of Logic = 1)
  Clock Path Skew:      -0.063ns (0.684 - 0.747)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debug_sent_counter_2 to debug_long_register_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y16.BMUX     Tshcko                0.518   debug_sent_counter<1>
                                                       debug_sent_counter_2
    SLICE_X9Y16.C4       net (fanout=114)      1.379   debug_sent_counter<2>
    SLICE_X9Y16.C        Tilo                  0.259   debug_sent_counter<1>
                                                       _n0086_inv11
    SLICE_X16Y43.CE      net (fanout=32)       2.923   _n0086_inv
    SLICE_X16Y43.CLK     Tceck                 0.313   debug_long_register<11>
                                                       debug_long_register_8
    -------------------------------------------------  ---------------------------
    Total                                      5.392ns (1.090ns logic, 4.302ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debug_sent_counter_1 (FF)
  Destination:          debug_long_register_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.667ns (Levels of Logic = 1)
  Clock Path Skew:      -0.063ns (0.684 - 0.747)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debug_sent_counter_1 to debug_long_register_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y16.BQ       Tcko                  0.430   debug_sent_counter<1>
                                                       debug_sent_counter_1
    SLICE_X9Y16.C1       net (fanout=114)      0.742   debug_sent_counter<1>
    SLICE_X9Y16.C        Tilo                  0.259   debug_sent_counter<1>
                                                       _n0086_inv11
    SLICE_X16Y43.CE      net (fanout=32)       2.923   _n0086_inv
    SLICE_X16Y43.CLK     Tceck                 0.313   debug_long_register<11>
                                                       debug_long_register_8
    -------------------------------------------------  ---------------------------
    Total                                      4.667ns (1.002ns logic, 3.665ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll0_clk2x = PERIOD TIMEGRP "pll0_clk2x" TS_PER_CLK50 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_0/ram0/Mram_RAM1 (RAMB16_X1Y24.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.297ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gpmc2wishbone/address_2 (FF)
  Destination:          mem_0/ram0/Mram_RAM1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.301ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.077 - 0.073)
  Source Clock:         clk_100Mhz rising at 10.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gpmc2wishbone/address_2 to mem_0/ram0/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y50.CQ      Tcko                  0.198   gpmc2wishbone/address<3>
                                                       gpmc2wishbone/address_2
    RAMB16_X1Y24.ADDRA5  net (fanout=57)       0.169   gpmc2wishbone/address<2>
    RAMB16_X1Y24.CLKA    Trckc_ADDRA (-Th)     0.066   mem_0/ram0/Mram_RAM1
                                                       mem_0/ram0/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                      0.301ns (0.132ns logic, 0.169ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_0/ram0/Mram_RAM1 (RAMB16_X1Y24.ADDRA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.297ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gpmc2wishbone/address_3 (FF)
  Destination:          mem_0/ram0/Mram_RAM1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.301ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.077 - 0.073)
  Source Clock:         clk_100Mhz rising at 10.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gpmc2wishbone/address_3 to mem_0/ram0/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y50.DQ      Tcko                  0.198   gpmc2wishbone/address<3>
                                                       gpmc2wishbone/address_3
    RAMB16_X1Y24.ADDRA6  net (fanout=44)       0.169   gpmc2wishbone/address<3>
    RAMB16_X1Y24.CLKA    Trckc_ADDRA (-Th)     0.066   mem_0/ram0/Mram_RAM1
                                                       mem_0/ram0/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                      0.301ns (0.132ns logic, 0.169ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_0/ram0/Mram_RAM1 (RAMB16_X1Y24.ADDRA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.359ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gpmc2wishbone/address_1 (FF)
  Destination:          mem_0/ram0/Mram_RAM1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.363ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.077 - 0.073)
  Source Clock:         clk_100Mhz rising at 10.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gpmc2wishbone/address_1 to mem_0/ram0/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y50.BQ      Tcko                  0.198   gpmc2wishbone/address<3>
                                                       gpmc2wishbone/address_1
    RAMB16_X1Y24.ADDRA4  net (fanout=74)       0.231   gpmc2wishbone/address<1>
    RAMB16_X1Y24.CLKA    Trckc_ADDRA (-Th)     0.066   mem_0/ram0/Mram_RAM1
                                                       mem_0/ram0/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                      0.363ns (0.132ns logic, 0.231ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll0_clk2x = PERIOD TIMEGRP "pll0_clk2x" TS_PER_CLK50 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mem_0/ram0/Mram_RAM1/CLKA
  Logical resource: mem_0/ram0/Mram_RAM1/CLKA
  Location pin: RAMB16_X1Y24.CLKA
  Clock network: clk_100Mhz
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: mem_0/ram0/Mram_RAM1/CLKB
  Logical resource: mem_0/ram0/Mram_RAM1/CLKB
  Location pin: RAMB16_X1Y24.CLKB
  Clock network: clk_100Mhz
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mem_0/ram0/Mram_RAM2/CLKA
  Logical resource: mem_0/ram0/Mram_RAM2/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: clk_100Mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_PER_CLK50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PER_CLK50                   |     20.000ns|      8.000ns|     17.726ns|            0|            0|            0|        16468|
| TS_pll0_clk2x                 |     10.000ns|      8.863ns|          N/A|            0|            0|        16468|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock GPMC_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GPMC_CLK       |         |         |         |    2.676|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OSC_FPGA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC_FPGA       |    8.863|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 16604 paths, 0 nets, and 3968 connections

Design statistics:
   Minimum period:   8.863ns{1}   (Maximum frequency: 112.829MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 14 22:38:13 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 409 MB



