NDFramePage.OnPageTitleLoaded("File3:mvau_stream_tb_v4.sv","mvau_stream_tb_v4.sv");NDSummary.OnSummaryLoaded("File3:mvau_stream_tb_v4.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Module","Module"],["Signals","Signal"]],[[237,0,3,"Module","Module"],[238,0,4,"<span class=\"Qualifier\">mvau_stream_tb_v2.</span>&#8203;sv (testbench)","mvau_stream_tb_v2.sv"],[239,0,3,"Signals","Signals"],[240,0,5,"aresetn","aresetn"],[241,0,5,"rready","rready"],[242,0,5,"wready","wready"],[243,0,5,"wmem_wready","wmem_wready"],[244,0,5,"in_v","in_v"],[245,0,5,"in_wgt_v","in_wgt_v"],[246,0,5,"weights","weights"],[247,0,5,"in_wgt_packed","in_wgt_packed"],[248,0,5,"in_wgt_um","in_wgt_um"],[249,0,5,"in_mat","in_mat"],[250,0,5,"in_act","in_act"],[251,0,5,"mvau_beh","mvau_beh"],[252,0,5,"out_v","out_v"],[253,0,5,"out","out"],[254,0,5,"out_packed","out_packed"],[255,0,5,"test_count","test_count"],[256,0,5,"latency","latency"],[257,0,5,"sim_start","sim_start"],[258,0,5,"do_comp","do_comp"],[259,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[260,0,0,"CLK_GEN","CLK_GEN"],[261,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[262,0,0,"INP_ACT_MAT_GEN","INP_ACT_MAT_GEN"],[263,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"],[264,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[265,0,2,"CALC_LATENCY","CALC_LATENCY"],[266,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[267,0,1,"Input Ready","Input_Ready"]]);