Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jan 26 15:33:50 2022
| Host         : PC-Andy-VM running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file pl_iic_control_sets_placed.rpt
| Design       : pl_iic
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            1 |
|      4 |            2 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              40 |           14 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              30 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+------------------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal        |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+------------------------------+------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                              |                              |                1 |              1 |
|  clk_IBUF_BUFG | SCL_r                        | FSM_onehot_state[18]_i_3_n_0 |                1 |              1 |
|  clk_IBUF_BUFG | sampled_key_info             | FSM_onehot_state[18]_i_3_n_0 |                1 |              2 |
|  clk_IBUF_BUFG | OUT_LED_DATA_reg             | FSM_onehot_state[18]_i_3_n_0 |                2 |              4 |
|  clk_IBUF_BUFG | write_byte_cnt               | FSM_onehot_state[18]_i_3_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | FSM_onehot_state[18]_i_1_n_0 | FSM_onehot_state[18]_i_3_n_0 |                6 |             19 |
|  clk_IBUF_BUFG |                              | FSM_onehot_state[18]_i_3_n_0 |               14 |             40 |
+----------------+------------------------------+------------------------------+------------------+----------------+


