
---------- Begin Simulation Statistics ----------
final_tick                                 7361526500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 131866                       # Simulator instruction rate (inst/s)
host_mem_usage                                8821028                       # Number of bytes of host memory used
host_op_rate                                   246684                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    83.42                       # Real time elapsed on the host
host_tick_rate                               75657072                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000001                       # Number of instructions simulated
sim_ops                                      20577856                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006311                       # Number of seconds simulated
sim_ticks                                  6311163500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    26                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        33640                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         69248                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          12422388                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7807915                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18817440                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.262233                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.262233                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads            229325                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           124957                       # number of floating regfile writes
system.switch_cpus.idleCycles                  512560                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       323440                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2534486                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.927804                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4959980                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1452746                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1742346                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4019850                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1258                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        23840                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1674519                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     28100253                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3507234                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       544336                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      24333370                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10661                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        177896                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         256388                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        192967                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          678                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       172243                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       151197                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28776089                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              24005726                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.603535                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17367379                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.901846                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               24149195                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         36585835                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        20039510                       # number of integer regfile writes
system.switch_cpus.ipc                       0.792247                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.792247                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       437206      1.76%      1.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      18955499     76.19%     77.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        69785      0.28%     78.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        166488      0.67%     78.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        12055      0.05%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         1144      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            2      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd         5032      0.02%     78.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        30555      0.12%     79.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp           78      0.00%     79.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        13657      0.05%     79.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        19039      0.08%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift         3700      0.01%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd           19      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt          566      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            1      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult          262      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            1      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3599024     14.47%     93.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1432421      5.76%     99.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        53886      0.22%     99.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        77287      0.31%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       24877707                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          232758                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       460133                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       201958                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       355988                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              356429                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014327                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          306033     85.86%     85.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     85.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     85.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     85.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     85.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     85.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     85.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     85.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     85.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     85.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     85.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     85.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     85.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            567      0.16%     86.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     86.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt            375      0.11%     86.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           372      0.10%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     86.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift           99      0.03%     86.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     86.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          26947      7.56%     93.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         13231      3.71%     97.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         3717      1.04%     98.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         5088      1.43%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       24564172                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     61845976                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     23803768                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     37027713                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           28098126                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          24877707                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         2127                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      9282788                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        84500                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1422                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     14005937                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     12109767                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.054351                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.410541                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      5643342     46.60%     46.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       971339      8.02%     54.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       968384      8.00%     62.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1060845      8.76%     71.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1028801      8.50%     79.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       898848      7.42%     87.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       812344      6.71%     94.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       503355      4.16%     98.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       222509      1.84%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     12109767                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.970929                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads        51444                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        56228                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4019850                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1674519                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10353423                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            639                       # number of misc regfile writes
system.switch_cpus.numCycles                 12622327                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                   20507                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          849                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       116988                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1909                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       234521                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1915                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.switch_cpus.data      4272575                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4272575                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4272774                       # number of overall hits
system.cpu.dcache.overall_hits::total         4272774                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       120771                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         120771                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       120796                       # number of overall misses
system.cpu.dcache.overall_misses::total        120796                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   7149176498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7149176498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   7149176498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7149176498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      4393346                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4393346                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4393570                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4393570                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.027490                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027490                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.027494                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027494                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 59196.135645                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59196.135645                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 59183.884384                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59183.884384                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       212061                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1404                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3048                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              30                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    69.573819                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    46.800000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        22010                       # number of writebacks
system.cpu.dcache.writebacks::total             22010                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        77301                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        77301                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        77301                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        77301                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        43470                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        43470                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        43477                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        43477                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2567904998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2567904998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2568275498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2568275498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009895                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009895                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009896                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009896                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 59073.038831                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59073.038831                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 59072.049543                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59072.049543                       # average overall mshr miss latency
system.cpu.dcache.replacements                  43287                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3064840                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3064840                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       105083                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        105083                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   6022455000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6022455000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3169923                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3169923                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.033150                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.033150                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 57311.410980                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57311.410980                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        77274                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        77274                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        27809                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        27809                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1458165500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1458165500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.008773                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008773                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 52435.021036                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52435.021036                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1207735                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1207735                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        15688                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15688                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1126721498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1126721498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1223423                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1223423                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.012823                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012823                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 71820.595232                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71820.595232                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        15661                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15661                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1109739498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1109739498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.012801                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012801                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 70860.066279                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70860.066279                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data          199                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           199                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data          224                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          224                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.111607                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.111607                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data       370500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       370500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.031250                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031250                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 52928.571429                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 52928.571429                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7361526500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4518497                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             44311                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            101.972354                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.441736                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data  1008.558264                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.015080                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.984920                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          454                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          474                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8830427                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8830427                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7361526500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7361526500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7361526500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7361526500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      2424155                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2424155                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2424155                       # number of overall hits
system.cpu.icache.overall_hits::total         2424155                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst        84762                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          84762                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst        84762                       # number of overall misses
system.cpu.icache.overall_misses::total         84762                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   1671080498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1671080498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   1671080498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1671080498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      2508917                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2508917                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2508917                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2508917                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.033784                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.033784                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.033784                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.033784                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 19714.972488                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 19714.972488                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 19714.972488                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 19714.972488                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2710                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           49                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                40                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    67.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           49                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        73622                       # number of writebacks
system.cpu.icache.writebacks::total             73622                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst        10627                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        10627                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst        10627                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        10627                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        74135                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        74135                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        74135                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        74135                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   1378241999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1378241999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   1378241999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1378241999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.029549                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.029549                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.029549                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.029549                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 18590.975909                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 18590.975909                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 18590.975909                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 18590.975909                       # average overall mshr miss latency
system.cpu.icache.replacements                  73622                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2424155                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2424155                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        84762                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         84762                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   1671080498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1671080498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2508917                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2508917                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.033784                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.033784                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 19714.972488                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 19714.972488                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst        10627                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        10627                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        74135                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        74135                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   1378241999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1378241999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.029549                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.029549                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 18590.975909                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18590.975909                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7361526500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           963.135575                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3833063                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             74805                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             51.240733                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   126.623380                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   836.512195                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.123656                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.816906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.940562                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          998                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          261                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          258                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          411                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5091969                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5091969                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7361526500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7361526500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7361526500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7361526500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   6311163500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst        67234                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        14287                       # number of demand (read+write) hits
system.l2.demand_hits::total                    81521                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        67234                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        14287                       # number of overall hits
system.l2.overall_hits::total                   81521                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         6611                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        29000                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35611                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         6611                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        29000                       # number of overall misses
system.l2.overall_misses::total                 35611                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    557113000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   2348521500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2905634500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    557113000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   2348521500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2905634500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst        73845                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        43287                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               117132                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        73845                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        43287                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              117132                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.089525                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.669947                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.304025                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.089525                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.669947                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.304025                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84270.609590                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80983.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81593.735082                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84270.609590                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80983.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81593.735082                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               11683                       # number of writebacks
system.l2.writebacks::total                     11683                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         6610                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        28999                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35609                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         6610                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        28999                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35609                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    490993500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   2058491500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2549485000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    490993500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   2058491500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2549485000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.089512                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.669924                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.304007                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.089512                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.669924                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.304007                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74280.408472                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70984.913273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71596.646915                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74280.408472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70984.913273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71596.646915                       # average overall mshr miss latency
system.l2.replacements                          35464                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        22010                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            22010                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        22010                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        22010                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        73460                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            73460                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        73460                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        73460                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           48                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            48                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data          169                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  169                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data           21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 21                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data          190                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              190                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.110526                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.110526                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data       426500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       426500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.110526                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.110526                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 20309.523810                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20309.523810                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         1903                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1903                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        13570                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13570                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1063354000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1063354000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        15473                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15473                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.877012                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.877012                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78360.648489                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78360.648489                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        13569                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          13569                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    927624000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    927624000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.876947                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.876947                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68363.475569                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68363.475569                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        67234                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              67234                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         6611                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6611                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    557113000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    557113000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        73845                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          73845                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.089525                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.089525                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84270.609590                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84270.609590                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         6610                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6610                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    490993500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    490993500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.089512                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.089512                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74280.408472                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74280.408472                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        12384                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12384                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        15430                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           15430                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1285167500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1285167500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        27814                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         27814                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.554757                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.554757                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83290.181465                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83290.181465                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        15430                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        15430                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1130867500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1130867500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.554757                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.554757                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73290.181465                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73290.181465                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7361526500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8109.041483                       # Cycle average of tags in use
system.l2.tags.total_refs                      248152                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     43656                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.684259                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     281.240210                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        47.138136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       505.621506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  1647.362480                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  5627.679152                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.034331                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005754                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.061721                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.201094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.686973                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989873                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          223                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2353                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5585                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1908191                       # Number of tag accesses
system.l2.tags.data_accesses                  1908191                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7361526500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     11683.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      6610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     28989.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000539321750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          697                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          697                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               82648                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              10978                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       35609                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      11683                       # Number of write requests accepted
system.mem_ctrls.readBursts                     35609                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    11683                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.68                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 35609                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                11683                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          697                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.038737                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     37.691590                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     55.399256                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            332     47.63%     47.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           195     27.98%     75.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            98     14.06%     89.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           29      4.16%     93.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           20      2.87%     96.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           11      1.58%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      0.57%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.29%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.14%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.14%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.14%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.29%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           697                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          697                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.717360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.685770                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.048617                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              461     66.14%     66.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      1.72%     67.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              192     27.55%     95.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               24      3.44%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      1.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           697                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2278976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               747712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    361.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    118.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6309986500                       # Total gap between requests
system.mem_ctrls.avgGap                     133426.09                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst       423040                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1855296                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       745728                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 67030429.492121383548                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 293970517.480651557446                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 118160145.906535312533                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         6610                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        28999                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        11683                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst    218861000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    866838000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 148604162000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     33110.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     29892.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  12719692.03                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst       423040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1855936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2278976                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst       423040                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       423040                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       747712                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       747712                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         6610                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        28999                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          35609                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        11683                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         11683                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     67030429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    294071925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        361102355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     67030429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     67030429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    118474509                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       118474509                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    118474509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     67030429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    294071925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       479576864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                35599                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               11652                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2221                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2168                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2237                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2299                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2316                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2353                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2101                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2068                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2225                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2371                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2559                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2034                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2101                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2130                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          666                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          628                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          688                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          541                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          595                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          622                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          746                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          675                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          739                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          727                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1053                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1065                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          793                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          733                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          662                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          719                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               418217750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             177995000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1085699000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11748.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30498.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               27769                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               8465                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            78.01                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           72.65                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        11015                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   274.523105                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   166.032949                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   300.192380                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4312     39.15%     39.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2902     26.35%     65.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1075      9.76%     75.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          661      6.00%     81.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          414      3.76%     85.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          276      2.51%     87.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          271      2.46%     89.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          189      1.72%     91.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          915      8.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        11015                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2278336                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             745728                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              361.000947                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              118.160146                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.74                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               76.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7361526500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        37999080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        20193195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      127370460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      26940420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 497858400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2062153980                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    686914560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3459430095                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   548.144585                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1765519750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    210600000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4335043750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        40662300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        21608730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      126806400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      33883020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 497858400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1948531320                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    782162400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3451512570                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   546.890058                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2011031500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    210600000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4089532000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7361526500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              22040                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        11683                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21935                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               21                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13569                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13569                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         22040                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       104857                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       104857                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 104857                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3026688                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      3026688                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3026688                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35630                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35630    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35630                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7361526500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           123363500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          189015750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         3876889                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      2872558                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       272864                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      2389323                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1855747                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     77.668319                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          319734                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect         1245                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       262361                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       102570                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       159791                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted        15159                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      9273969                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          705                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       255375                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     10806698                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.741276                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.556657                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      5746356     53.17%     53.17% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1375385     12.73%     65.90% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       566383      5.24%     71.14% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3      1139263     10.54%     81.68% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       402166      3.72%     85.41% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       312881      2.90%     88.30% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6       137804      1.28%     89.58% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7       120073      1.11%     90.69% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8      1006387      9.31%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     10806698                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       18817440                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             3839936                       # Number of memory references committed
system.switch_cpus.commit.loads               2617382                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                  40                       # Number of memory barriers committed
system.switch_cpus.commit.branches            2121361                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating             157518                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            18478804                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        178662                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       274282      1.46%      1.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     14447720     76.78%     78.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        62597      0.33%     78.57% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv       133224      0.71%     79.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd         6902      0.04%     79.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     79.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt         1136      0.01%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd         4026      0.02%     79.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        21148      0.11%     79.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp           60      0.00%     79.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt        10190      0.05%     79.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc        14930      0.08%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift         1042      0.01%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            5      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt          178      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            1      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult           62      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            1      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2584754     13.74%     93.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1160959      6.17%     99.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        32628      0.17%     99.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite        61595      0.33%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     18817440                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      1006387                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          3702687                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       3400063                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           4346668                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        403959                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         256388                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1721314                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred         20335                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       31110689                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         91613                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             3503857                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses             1453702                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                  4931                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                  1355                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7361526500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      4069973                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               16783746                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             3876889                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      2278051                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               7742231                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          552376                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles         2476                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles        18547                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.icacheWaitRetryStallCycles          326                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           2508918                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         96587                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     12109767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.736723                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.454513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          6745859     55.71%     55.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           389586      3.22%     58.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           254354      2.10%     61.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           324721      2.68%     63.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           412936      3.41%     67.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           395955      3.27%     70.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           327902      2.71%     73.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           397937      3.29%     76.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          2860517     23.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     12109767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.307145                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.329687                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             2512140                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                 32204                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7361526500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              330635                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         1402457                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         2897                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          678                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         451963                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads          170                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache           2439                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   7361526500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         256388                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          3950416                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         2266850                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        21308                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           4460460                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1154323                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       30019908                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         19571                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         358650                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          28035                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         731407                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents          124                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     35555173                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            77756082                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         48133575                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups            322592                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      22061476                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         13493660                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             749                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing          742                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           1321455                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 37885766                       # The number of ROB reads
system.switch_cpus.rob.writes                57491807                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           18817440                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            101949                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        33693                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        73622                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           45058                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             190                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            190                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15473                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15473                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         74135                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        27814                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       221602                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       130241                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                351843                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      9437888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4179008                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               13616896                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           35754                       # Total snoops (count)
system.tol2bus.snoopTraffic                    766272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           153076                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.018507                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.135067                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 150249     98.15%     98.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2821      1.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             153076                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7361526500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          212892500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         111224955                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          65045460                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
