# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../divider.v" \
"../../../../../../divider_controller.v" \
"../../../../../../divider_datapath.v" \
"../../../../../../TBs/divider_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
