
*** Running vivado
    with args -log SimpleLogicModuleFPGAImplementationDesign_SimpleLogicModuleAXI_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SimpleLogicModuleFPGAImplementationDesign_SimpleLogicModuleAXI_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source SimpleLogicModuleFPGAImplementationDesign_SimpleLogicModuleAXI_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rpease/PYNQProjects/SimpleLogicModule/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top SimpleLogicModuleFPGAImplementationDesign_SimpleLogicModuleAXI_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 112576 
WARNING: [Synth 8-6901] identifier 'sum' is used before its declaration [/home/rpease/PYNQProjects/SimpleLogicModule/SimpleLogicModuleFPGAImplementation/SimpleLogicModuleFPGAImplementation.srcs/sources_1/bd/SimpleLogicModuleFPGAImplementationDesign/ipshared/7181/hdl/SimpleLogicModuleAXIIP_v1_0_S00_AXI.v:237]
WARNING: [Synth 8-6901] identifier 'difference' is used before its declaration [/home/rpease/PYNQProjects/SimpleLogicModule/SimpleLogicModuleFPGAImplementation/SimpleLogicModuleFPGAImplementation.srcs/sources_1/bd/SimpleLogicModuleFPGAImplementationDesign/ipshared/7181/hdl/SimpleLogicModuleAXIIP_v1_0_S00_AXI.v:238]
WARNING: [Synth 8-6901] identifier 'bitwiseAnd' is used before its declaration [/home/rpease/PYNQProjects/SimpleLogicModule/SimpleLogicModuleFPGAImplementation/SimpleLogicModuleFPGAImplementation.srcs/sources_1/bd/SimpleLogicModuleFPGAImplementationDesign/ipshared/7181/hdl/SimpleLogicModuleAXIIP_v1_0_S00_AXI.v:239]
WARNING: [Synth 8-6901] identifier 'bitwiseOr' is used before its declaration [/home/rpease/PYNQProjects/SimpleLogicModule/SimpleLogicModuleFPGAImplementation/SimpleLogicModuleFPGAImplementation.srcs/sources_1/bd/SimpleLogicModuleFPGAImplementationDesign/ipshared/7181/hdl/SimpleLogicModuleAXIIP_v1_0_S00_AXI.v:240]
WARNING: [Synth 8-6901] identifier 'bitwiseXor' is used before its declaration [/home/rpease/PYNQProjects/SimpleLogicModule/SimpleLogicModuleFPGAImplementation/SimpleLogicModuleFPGAImplementation.srcs/sources_1/bd/SimpleLogicModuleFPGAImplementationDesign/ipshared/7181/hdl/SimpleLogicModuleAXIIP_v1_0_S00_AXI.v:241]
WARNING: [Synth 8-6901] identifier 'bitwiseXNor' is used before its declaration [/home/rpease/PYNQProjects/SimpleLogicModule/SimpleLogicModuleFPGAImplementation/SimpleLogicModuleFPGAImplementation.srcs/sources_1/bd/SimpleLogicModuleFPGAImplementationDesign/ipshared/7181/hdl/SimpleLogicModuleAXIIP_v1_0_S00_AXI.v:242]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1910.605 ; gain = 208.621 ; free physical = 7291 ; free virtual = 11703
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SimpleLogicModuleFPGAImplementationDesign_SimpleLogicModuleAXI_0_0' [/home/rpease/PYNQProjects/SimpleLogicModule/SimpleLogicModuleFPGAImplementation/SimpleLogicModuleFPGAImplementation.srcs/sources_1/bd/SimpleLogicModuleFPGAImplementationDesign/ip/SimpleLogicModuleFPGAImplementationDesign_SimpleLogicModuleAXI_0_0/synth/SimpleLogicModuleFPGAImplementationDesign_SimpleLogicModuleAXI_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'SimpleLogicModuleAXIIP_v1_0' [/home/rpease/PYNQProjects/SimpleLogicModule/SimpleLogicModuleFPGAImplementation/SimpleLogicModuleFPGAImplementation.srcs/sources_1/bd/SimpleLogicModuleFPGAImplementationDesign/ipshared/7181/hdl/SimpleLogicModuleAXIIP_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SimpleLogicModuleAXIIP_v1_0_S00_AXI' [/home/rpease/PYNQProjects/SimpleLogicModule/SimpleLogicModuleFPGAImplementation/SimpleLogicModuleFPGAImplementation.srcs/sources_1/bd/SimpleLogicModuleFPGAImplementationDesign/ipshared/7181/hdl/SimpleLogicModuleAXIIP_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/rpease/PYNQProjects/SimpleLogicModule/SimpleLogicModuleFPGAImplementation/SimpleLogicModuleFPGAImplementation.srcs/sources_1/bd/SimpleLogicModuleFPGAImplementationDesign/ipshared/7181/hdl/SimpleLogicModuleAXIIP_v1_0_S00_AXI.v:370]
INFO: [Synth 8-6157] synthesizing module 'SimpleLogicModule' [/home/rpease/PYNQProjects/SimpleLogicModule/SimpleLogicModuleFPGAImplementation/SimpleLogicModuleFPGAImplementation.srcs/sources_1/bd/SimpleLogicModuleFPGAImplementationDesign/ipshared/7181/src/SimpleLogicModuleIP.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLogicModule' (1#1) [/home/rpease/PYNQProjects/SimpleLogicModule/SimpleLogicModuleFPGAImplementation/SimpleLogicModuleFPGAImplementation.srcs/sources_1/bd/SimpleLogicModuleFPGAImplementationDesign/ipshared/7181/src/SimpleLogicModuleIP.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLogicModuleAXIIP_v1_0_S00_AXI' (2#1) [/home/rpease/PYNQProjects/SimpleLogicModule/SimpleLogicModuleFPGAImplementation/SimpleLogicModuleFPGAImplementation.srcs/sources_1/bd/SimpleLogicModuleFPGAImplementationDesign/ipshared/7181/hdl/SimpleLogicModuleAXIIP_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLogicModuleAXIIP_v1_0' (3#1) [/home/rpease/PYNQProjects/SimpleLogicModule/SimpleLogicModuleFPGAImplementation/SimpleLogicModuleFPGAImplementation.srcs/sources_1/bd/SimpleLogicModuleFPGAImplementationDesign/ipshared/7181/hdl/SimpleLogicModuleAXIIP_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLogicModuleFPGAImplementationDesign_SimpleLogicModuleAXI_0_0' (4#1) [/home/rpease/PYNQProjects/SimpleLogicModule/SimpleLogicModuleFPGAImplementation/SimpleLogicModuleFPGAImplementation.srcs/sources_1/bd/SimpleLogicModuleFPGAImplementationDesign/ip/SimpleLogicModuleFPGAImplementationDesign_SimpleLogicModuleAXI_0_0/synth/SimpleLogicModuleFPGAImplementationDesign_SimpleLogicModuleAXI_0_0.v:56]
WARNING: [Synth 8-3331] design SimpleLogicModuleAXIIP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design SimpleLogicModuleAXIIP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design SimpleLogicModuleAXIIP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design SimpleLogicModuleAXIIP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design SimpleLogicModuleAXIIP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design SimpleLogicModuleAXIIP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1947.512 ; gain = 245.527 ; free physical = 7351 ; free virtual = 11764
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1965.324 ; gain = 263.340 ; free physical = 7420 ; free virtual = 11835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1965.324 ; gain = 263.340 ; free physical = 7420 ; free virtual = 11835
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1965.324 ; gain = 0.000 ; free physical = 7411 ; free virtual = 11826
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2128.137 ; gain = 0.000 ; free physical = 7280 ; free virtual = 11694
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2128.137 ; gain = 0.000 ; free physical = 7234 ; free virtual = 11648
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 2128.137 ; gain = 426.152 ; free physical = 7262 ; free virtual = 11677
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 2128.137 ; gain = 426.152 ; free physical = 7262 ; free virtual = 11676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 2128.137 ; gain = 426.152 ; free physical = 7262 ; free virtual = 11676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 2128.137 ; gain = 426.152 ; free physical = 7248 ; free virtual = 11662
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 9     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SimpleLogicModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
Module SimpleLogicModuleAXIIP_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design SimpleLogicModuleFPGAImplementationDesign_SimpleLogicModuleAXI_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design SimpleLogicModuleFPGAImplementationDesign_SimpleLogicModuleAXI_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design SimpleLogicModuleFPGAImplementationDesign_SimpleLogicModuleAXI_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design SimpleLogicModuleFPGAImplementationDesign_SimpleLogicModuleAXI_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design SimpleLogicModuleFPGAImplementationDesign_SimpleLogicModuleAXI_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design SimpleLogicModuleFPGAImplementationDesign_SimpleLogicModuleAXI_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/SimpleLogicModuleAXIIP_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/SimpleLogicModuleAXIIP_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SimpleLogicModuleAXIIP_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/SimpleLogicModuleAXIIP_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/SimpleLogicModuleAXIIP_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SimpleLogicModuleAXIIP_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 2128.137 ; gain = 426.152 ; free physical = 7258 ; free virtual = 11681
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 2128.137 ; gain = 426.152 ; free physical = 6842 ; free virtual = 11267
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 2128.137 ; gain = 426.152 ; free physical = 6838 ; free virtual = 11263
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 2128.137 ; gain = 426.152 ; free physical = 6833 ; free virtual = 11258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 2128.137 ; gain = 426.152 ; free physical = 6738 ; free virtual = 11164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 2128.137 ; gain = 426.152 ; free physical = 6740 ; free virtual = 11166
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 2128.137 ; gain = 426.152 ; free physical = 6761 ; free virtual = 11188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 2128.137 ; gain = 426.152 ; free physical = 6763 ; free virtual = 11189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 2128.137 ; gain = 426.152 ; free physical = 6764 ; free virtual = 11190
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 2128.137 ; gain = 426.152 ; free physical = 6762 ; free virtual = 11188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |     1|
|3     |LUT2   |   193|
|4     |LUT3   |     1|
|5     |LUT4   |     7|
|6     |LUT5   |     8|
|7     |LUT6   |    69|
|8     |MUXF7  |    32|
|9     |FDRE   |   299|
|10    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------------+------------------------------------+------+
|      |Instance                                     |Module                              |Cells |
+------+---------------------------------------------+------------------------------------+------+
|1     |top                                          |                                    |   627|
|2     |  inst                                       |SimpleLogicModuleAXIIP_v1_0         |   627|
|3     |    SimpleLogicModuleAXIIP_v1_0_S00_AXI_inst |SimpleLogicModuleAXIIP_v1_0_S00_AXI |   627|
|4     |      SimpleLogicModule_inst                 |SimpleLogicModule                   |    72|
+------+---------------------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 2128.137 ; gain = 426.152 ; free physical = 6761 ; free virtual = 11187
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 2128.137 ; gain = 263.340 ; free physical = 6899 ; free virtual = 11325
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 2128.137 ; gain = 426.152 ; free physical = 6899 ; free virtual = 11325
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2128.137 ; gain = 0.000 ; free physical = 6934 ; free virtual = 11361
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2128.137 ; gain = 0.000 ; free physical = 7046 ; free virtual = 11473
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:54 . Memory (MB): peak = 2128.137 ; gain = 650.719 ; free physical = 7171 ; free virtual = 11597
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2128.137 ; gain = 0.000 ; free physical = 7170 ; free virtual = 11596
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rpease/PYNQProjects/SimpleLogicModule/SimpleLogicModuleFPGAImplementation/SimpleLogicModuleFPGAImplementation.runs/SimpleLogicModuleFPGAImplementationDesign_SimpleLogicModuleAXI_0_0_synth_1/SimpleLogicModuleFPGAImplementationDesign_SimpleLogicModuleAXI_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP SimpleLogicModuleFPGAImplementationDesign_SimpleLogicModuleAXI_0_0, cache-ID = 8405063bd51a9948
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2152.148 ; gain = 0.000 ; free physical = 7133 ; free virtual = 11560
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rpease/PYNQProjects/SimpleLogicModule/SimpleLogicModuleFPGAImplementation/SimpleLogicModuleFPGAImplementation.runs/SimpleLogicModuleFPGAImplementationDesign_SimpleLogicModuleAXI_0_0_synth_1/SimpleLogicModuleFPGAImplementationDesign_SimpleLogicModuleAXI_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SimpleLogicModuleFPGAImplementationDesign_SimpleLogicModuleAXI_0_0_utilization_synth.rpt -pb SimpleLogicModuleFPGAImplementationDesign_SimpleLogicModuleAXI_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 15 20:20:18 2020...
