<!doctype html><html lang=zh-tw dir=auto><head><meta charset=utf-8><meta http-equiv=X-UA-Compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><meta name=robots content="index, follow"><title>[Logic Design] Lec 07 - 組合電路設計與模擬 | Rain Hu's Workspace</title><meta name=keywords content="Logic Design"><meta name=description content="Combinational Circuit Design and Simulation Using Gates"><meta name=author content="Rain Hu"><link rel=canonical href=https://intervalrain.github.io/><meta name=google-site-verification content="XYZabc"><meta name=msvalidate.01 content="XYZabc"><link crossorigin=anonymous href=/assets/css/stylesheet.0cefe5a1d95e3d0f0cce057d37c60cd238d1a4af825090f831a18f21671f621d.css integrity="sha256-DO/lodlePQ8MzgV9N8YM0jjRpK+CUJD4MaGPIWcfYh0=" rel="preload stylesheet" as=style><link rel=icon href=https://intervalrain.github.io/images/rain.png><link rel=icon type=image/png sizes=16x16 href=https://intervalrain.github.io/images/rain.png><link rel=icon type=image/png sizes=32x32 href=https://intervalrain.github.io/images/rain.png><link rel=apple-touch-icon href=https://intervalrain.github.io/images/rain.png><link rel=mask-icon href=https://intervalrain.github.io/images/rain.png><meta name=theme-color content="#2e2e33"><meta name=msapplication-TileColor content="#2e2e33"><link rel=alternate hreflang=zh-tw href=https://intervalrain.github.io/logicdesign/lec7/><noscript><style>#theme-toggle,.top-link{display:none}</style><style>@media(prefers-color-scheme:dark){:root{--theme:rgb(29, 30, 32);--entry:rgb(46, 46, 51);--primary:rgb(218, 218, 219);--secondary:rgb(155, 156, 157);--tertiary:rgb(65, 66, 68);--content:rgb(196, 196, 197);--code-block-bg:rgb(46, 46, 51);--code-bg:rgb(55, 56, 62);--border:rgb(51, 51, 51)}.list{background:var(--theme)}.list:not(.dark)::-webkit-scrollbar-track{background:0 0}.list:not(.dark)::-webkit-scrollbar-thumb{border-color:var(--theme)}}</style></noscript><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/katex@0.13.18/dist/katex.min.css integrity=sha384-zTROYFVGOfTw7JV7KUu8udsvW2fx4lWOsCEDqhBreBwlHI4ioVRtmIvEThzJHGET crossorigin=anonymous><script defer src=https://cdn.jsdelivr.net/npm/katex@0.13.18/dist/katex.min.js integrity=sha384-GxNFqL3r9uRJQhR+47eDxuPoNE7yLftQM8LcxzgS4HT73tp970WS/wV5p8UzCOmb crossorigin=anonymous></script><script defer src=https://cdn.jsdelivr.net/npm/katex@0.13.18/dist/contrib/auto-render.min.js integrity=sha384-vZTG03m+2yp6N6BNi5iM4rW4oIwk5DfcNdFfxkk9ZWpDriOkXX8voJBFrAO7MpVl crossorigin=anonymous onload=renderMathInElement(document.body)></script><script src=https://utteranc.es/client.js repo=intervalrain.github.io issue-term=pathname label=Comment theme=github-light crossorigin=anonymous async></script><meta property="og:url" content="https://intervalrain.github.io/logicdesign/lec7/"><meta property="og:site_name" content="Rain Hu's Workspace"><meta property="og:title" content="[Logic Design] Lec 07 - 組合電路設計與模擬"><meta property="og:description" content="Combinational Circuit Design and Simulation Using Gates"><meta property="og:locale" content="zh-tw"><meta property="og:type" content="article"><meta property="article:section" content="logicdesign"><meta property="article:published_time" content="2021-09-18T03:11:35+08:00"><meta property="article:modified_time" content="2021-09-18T03:11:35+08:00"><meta property="article:tag" content="Logic Design"><meta property="og:image" content="https://intervalrain.github.io/images/cover.jpg"><meta name=twitter:card content="summary_large_image"><meta name=twitter:image content="https://intervalrain.github.io/images/cover.jpg"><meta name=twitter:title content="[Logic Design] Lec 07 - 組合電路設計與模擬"><meta name=twitter:description content="Combinational Circuit Design and Simulation Using Gates"><script type=application/ld+json>{"@context":"https://schema.org","@type":"BreadcrumbList","itemListElement":[{"@type":"ListItem","position":1,"name":"LogicDesigns","item":"https://intervalrain.github.io/logicdesign/"},{"@type":"ListItem","position":2,"name":"[Logic Design] Lec 07 - 組合電路設計與模擬","item":"https://intervalrain.github.io/logicdesign/lec7/"}]}</script><script type=application/ld+json>{"@context":"https://schema.org","@type":"BlogPosting","headline":"[Logic Design] Lec 07 - 組合電路設計與模擬","name":"[Logic Design] Lec 07 - 組合電路設計與模擬","description":"Combinational Circuit Design and Simulation Using Gates","keywords":["Logic Design"],"articleBody":"Review 組合電路設計 建構真值表將輸出表示成輸入的函式 \\(\\text{Inputs}\\rightarrow\\boxed{\\text{MUX}}\\rightarrow\\text{Outputs}\\) 用 K-map, Q-M method 等方法得到簡化的布林表達式 多層、多輸出的電路(Multi-level \u0026 Multi-outputs) Mininum SOP 起點 Minimum two-level \\(\\text{AND-OR, NAND-NAND, OR-NAND, NOR-OR}\\) Minimum POS 起點 Minimum two-level \\(\\text{OR-AND, NOR-NOR, AND-NOR, NAND-AND}\\) 限制 fan-in 數的電路設計 Ex1 \\(\\text{用 3 pin 的 NOR Gate 實現}f(a,b,c,d)=\\sum m(0,3,4,5,8,9,10,14,15)\\) \\(\\begin{array}{|c|c|c|c|c|}\\hline f \u002600\u002601\u002611\u002610\\\\\\hline 00\u0026 1\u0026 1\u0026 0\u0026 1\\\\\\hline 01\u0026 0\u0026 1\u0026 0\u0026 1\\\\\\hline 11\u0026 1\u0026 0\u0026 1\u0026 0\\\\\\hline 10\u0026 0\u0026 0\u0026 1\u0026 1\\\\\\hline \\end{array}\\) 從 POS 開始 \\(f’=a’ b’ c’ d+ab’ cd+abc’ + a’ bc+a’ cd’\\\\ \\quad=b’ d(a’ c’+ac)+a’ c(b+d’)+abc’\\) Ex2 Multiple-Output \\(\\text{用 2 pin 的 NAND 與 NOT 實現}\\) \\(f_1=\\sum m(0,2,3,4,5)=b’ c’+ab’ +a’ b\\\\ f_2=\\sum m(0,2,3,4,7)=b’ c’+bc+a’ b\\\\ f_3=\\sum m(1,2,6,7)=a’ b’ c+ab+bc’\\) \\(\\begin{array}{|c|c|c|}\\hline f_1\u00260\u00261\\\\\\hline 00\u00261\u00261\\\\\\hline 01\u0026 \u00261\\\\\\hline 11\u00261\u0026 \\\\\\hline 10\u00261\u0026 \\\\\\hline \\end{array}\\quad \\begin{array}{|c|c|c|}\\hline f_1\u00260\u00261\\\\\\hline 00\u00261\u00261\\\\\\hline 01\u0026 \u0026 \\\\\\hline 11\u00261\u00261 \\\\\\hline 10\u00261\u0026 \\\\\\hline \\end{array}\\quad \\begin{array}{|c|c|c|}\\hline f_1\u00260\u00261\\\\\\hline 00\u0026 \u0026 \\\\\\hline 01\u00261\u0026 \\\\\\hline 11\u0026 \u00261\\\\\\hline 10\u00261\u00261\\\\\\hline \\end{array} \\) \\(f_1=b’(a+c’)+a’ b\\\\ f_2=(b’+c)(b+c’)+b’ c’\\\\ f_3=b(a+c’)+a’ b’ c\\) 閘延遲與時序圖 邏輯閘必然存在延遲，固然小，但存在。 組合電路 延遲亦可能來自電線，電線愈長則延遲可能愈久。 Control value \\(\\text{AND gate}\\) 的 control value 是 \\(0\\) \\(\\text{OR gate}\\) 的 control value 是 \\(1\\) \\(\\text{AND=2ns}\\\\ \\text{NOR=3ns}\\) 若 X 訊號相反時， Z 要到 5ns 訊號才有意義。 組合邏輯中的 Hazards Hazard 是在切換輸入時，因閘延遲而產生的錯誤訊號。 種類 若相鄰兩個 1 不來自同一個邏輯閘(在 K-map 上沒有被框在一起)則會存在 hazard。 \\((A,B,C)=(1,0,1)\\rightarrow (1,1,1)\\) \b可將相鄰的所有蘊函項框在一起，避免「一個bit切換」的 hazard 發生。 邏輯電路的模擬與測試 對模擬邏輯電路來說 有明確的電路元素與連線 決定輸入 觀察輸出 輸入值 有四種，分別為： 0 (low) 1 (high) X (unknown) Z (don’t care, High impedence) \\(\\text{AND } \\\u0026 \\text{ OR } \\text{function for 4-value simulation}\\) \\(\\begin{array}{c|cccc} \\text{AND}\u00260\u00261\u0026X\u0026Z\\\\\\hline 0\u00260\u00260\u00260\u00260\\\\ 1\u00260\u00261\u0026X\u0026X\\\\ X\u00260\u0026X\u0026X\u0026X\\\\ Z\u00260\u0026X\u0026X\u0026X\\\\ \\end{array} \\qquad \\begin{array}{c|cccc} \\text{OR}\u00260\u00261\u0026X\u0026Z\\\\\\hline 0\u00260\u00261\u0026X\u0026X\\\\ 1\u00261\u00261\u00261\u00261\\\\ X\u0026X\u00261\u0026X\u0026X\\\\ Z\u0026X\u00261\u0026X\u0026X\\\\ \\end{array} \\) 驗證(verification)與測試(testing) 邏輯電路的輸出錯誤，可以由下面兩種方式偵錯： 驗證(Verification) 錯誤的電路設計 邏輯閘接線錯誤 輸入訊號錯誤 測試(Testing) 邏輯閘缺陷 金屬接線缺陷 已知 \\(A=B=C=D=1時，F=0\\) ","wordCount":"245","inLanguage":"zh-tw","image":"https://intervalrain.github.io/images/cover.jpg","datePublished":"2021-09-18T03:11:35+08:00","dateModified":"2021-09-18T03:11:35+08:00","author":{"@type":"Person","name":"Rain Hu"},"mainEntityOfPage":{"@type":"WebPage","@id":"https://intervalrain.github.io/logicdesign/lec7/"},"publisher":{"@type":"Organization","name":"Rain Hu's Workspace","logo":{"@type":"ImageObject","url":"https://intervalrain.github.io/images/rain.png"}}}</script></head><body id=top><script>localStorage.getItem("pref-theme")==="dark"?document.body.classList.add("dark"):localStorage.getItem("pref-theme")==="light"?document.body.classList.remove("dark"):window.matchMedia("(prefers-color-scheme: dark)").matches&&document.body.classList.add("dark")</script><header class=header><nav class=nav><div class=logo><a href=https://intervalrain.github.io/ accesskey=h title="Rain Hu's Workspace (Alt + H)"><img src=https://intervalrain.github.io/images/rain.png alt aria-label=logo height=35>Rain Hu's Workspace</a><div class=logo-switches><button id=theme-toggle accesskey=t title="(Alt + T)" aria-label="Toggle theme">
<svg id="moon" width="24" height="18" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M21 12.79A9 9 0 1111.21 3 7 7 0 0021 12.79z"/></svg>
<svg id="sun" width="24" height="18" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><circle cx="12" cy="12" r="5"/><line x1="12" y1="1" x2="12" y2="3"/><line x1="12" y1="21" x2="12" y2="23"/><line x1="4.22" y1="4.22" x2="5.64" y2="5.64"/><line x1="18.36" y1="18.36" x2="19.78" y2="19.78"/><line x1="1" y1="12" x2="3" y2="12"/><line x1="21" y1="12" x2="23" y2="12"/><line x1="4.22" y1="19.78" x2="5.64" y2="18.36"/><line x1="18.36" y1="5.64" x2="19.78" y2="4.22"/></svg></button></div></div><ul id=menu><li><a href=https://intervalrain.github.io/search title="Search (Alt + /)" accesskey=/><span>Search</span></a></li><li><a href=https://intervalrain.github.io/aboutme title="About me"><span>About me</span></a></li><li><a href=https://intervalrain.github.io/archives title=Archives><span>Archives</span></a></li><li><a href=https://intervalrain.github.io/categories/ title=Categories><span>Categories</span></a></li><li><a href=https://intervalrain.github.io/tags/ title=Tags><span>Tags</span></a></li><li><a href=https://intervalrain.github.io/csharp/csharp title=C#><span>C#</span></a></li><li><a href=https://intervalrain.github.io/csindex title=CS><span>CS</span></a></li><li><a href=https://intervalrain.github.io/leetcode title=LeetCode><span>LeetCode</span></a></li><li><a href=https://intervalrain.github.io/ai title=AI><span>AI</span></a></li></ul></nav></header><main class=main><article class=post-single><header class=post-header><div class=breadcrumbs><a href=https://intervalrain.github.io/>首頁</a>&nbsp;»&nbsp;<a href=https://intervalrain.github.io/logicdesign/>LogicDesigns</a></div><h1 class="post-title entry-hint-parent">[Logic Design] Lec 07 - 組合電路設計與模擬</h1><div class=post-description>Combinational Circuit Design and Simulation Using Gates</div><div class=post-meta><span title='2021-09-18 03:11:35 +0800 +0800'>September 18, 2021</span>&nbsp;·&nbsp;2 分鐘&nbsp;·&nbsp;Rain Hu&nbsp;|&nbsp;<a href=https://github.com/intervalrain/intervalrain.github.io/tree/main/content//LogicDesign/Lec7.md rel="noopener noreferrer edit" target=_blank>Suggest Changes</a></div></header><figure class=entry-cover><img loading=eager src=https://intervalrain.github.io/images/cover.jpg alt="Oh! You closed up the window, so you cannot see raining"></figure><aside id=toc-container class="toc-container wide"><div class=toc><details open><summary accesskey=c title="(Alt + C)"><span class=details>目錄</span></summary><div class=inner><ul><li><a href=#review aria-label=Review>Review</a></li><li><a href=#%e9%99%90%e5%88%b6-fan-in-%e6%95%b8%e7%9a%84%e9%9b%bb%e8%b7%af%e8%a8%ad%e8%a8%88 aria-label="限制 fan-in 數的電路設計">限制 fan-in 數的電路設計</a></li><li><a href=#%e9%96%98%e5%bb%b6%e9%81%b2%e8%88%87%e6%99%82%e5%ba%8f%e5%9c%96 aria-label=閘延遲與時序圖>閘延遲與時序圖</a><ul><li><a href=#control-value aria-label="Control value">Control value</a></li></ul></li><li><a href=#%e7%b5%84%e5%90%88%e9%82%8f%e8%bc%af%e4%b8%ad%e7%9a%84-hazards aria-label="組合邏輯中的 Hazards">組合邏輯中的 Hazards</a></li><li><a href=#%e9%82%8f%e8%bc%af%e9%9b%bb%e8%b7%af%e7%9a%84%e6%a8%a1%e6%93%ac%e8%88%87%e6%b8%ac%e8%a9%a6 aria-label=邏輯電路的模擬與測試>邏輯電路的模擬與測試</a><ul><li><a href=#%e8%bc%b8%e5%85%a5%e5%80%bc aria-label=輸入值>輸入值</a></li><li><a href=#%e9%a9%97%e8%ad%89verification%e8%88%87%e6%b8%ac%e8%a9%a6testing aria-label=驗證(verification)與測試(testing)>驗證(verification)與測試(testing)</a></li></ul></li></ul></div></details></div></aside><script>let activeElement,elements;window.addEventListener("DOMContentLoaded",function(){checkTocPosition(),elements=document.querySelectorAll("h1[id],h2[id],h3[id],h4[id],h5[id],h6[id]"),activeElement=elements[0];const t=encodeURI(activeElement.getAttribute("id")).toLowerCase();document.querySelector(`.inner ul li a[href="#${t}"]`).classList.add("active")},!1),window.addEventListener("resize",function(){checkTocPosition()},!1),window.addEventListener("scroll",()=>{activeElement=Array.from(elements).find(e=>{if(getOffsetTop(e)-window.pageYOffset>0&&getOffsetTop(e)-window.pageYOffset<window.innerHeight/2)return e})||activeElement,elements.forEach(e=>{const t=encodeURI(e.getAttribute("id")).toLowerCase();e===activeElement?document.querySelector(`.inner ul li a[href="#${t}"]`).classList.add("active"):document.querySelector(`.inner ul li a[href="#${t}"]`).classList.remove("active")})},!1);const main=parseInt(getComputedStyle(document.body).getPropertyValue("--article-width"),10),toc=parseInt(getComputedStyle(document.body).getPropertyValue("--toc-width"),10),gap=parseInt(getComputedStyle(document.body).getPropertyValue("--gap"),10);function checkTocPosition(){const e=document.body.scrollWidth;e-main-toc*2-gap*4>0?document.getElementById("toc-container").classList.add("wide"):document.getElementById("toc-container").classList.remove("wide")}function getOffsetTop(e){if(!e.getClientRects().length)return 0;let t=e.getBoundingClientRect(),n=e.ownerDocument.defaultView;return t.top+n.pageYOffset}</script><div class=post-content><h1 id=review>Review<a hidden class=anchor aria-hidden=true href=#review>#</a></h1><ul><li>組合電路設計<ul><li>建構真值表將輸出表示成輸入的函式 \(\text{Inputs}\rightarrow\boxed{\text{MUX}}\rightarrow\text{Outputs}\)</li><li>用 K-map, Q-M method 等方法得到簡化的布林表達式</li></ul></li><li>多層、多輸出的電路(Multi-level & Multi-outputs)</li><li>Mininum SOP 起點<ul><li>Minimum two-level \(\text{AND-OR, NAND-NAND, OR-NAND, NOR-OR}\)</li></ul></li><li>Minimum POS 起點<ul><li>Minimum two-level \(\text{OR-AND, NOR-NOR, AND-NOR, NAND-AND}\)</li></ul></li></ul><h1 id=限制-fan-in-數的電路設計>限制 fan-in 數的電路設計<a hidden class=anchor aria-hidden=true href=#限制-fan-in-數的電路設計>#</a></h1><ul><li>Ex1<ul><li>\(\text{用 3 pin 的 NOR Gate 實現}f(a,b,c,d)=\sum m(0,3,4,5,8,9,10,14,15)\)</li><li>\(\begin{array}{|c|c|c|c|c|}\hline
f &amp;00&amp;01&amp;11&amp;10\\\hline
00& 1& 1& 0& 1\\\hline
01& 0& 1& 0& 1\\\hline
11& 1& 0& 1& 0\\\hline
10& 0& 0& 1& 1\\\hline
\end{array}\)</li><li>從 POS 開始</li><li>\(f&rsquo;=a&rsquo; b&rsquo; c&rsquo; d+ab&rsquo; cd+abc&rsquo; + a&rsquo; bc+a&rsquo; cd&rsquo;\\
\quad=b&rsquo; d(a&rsquo; c&rsquo;+ac)+a&rsquo; c(b+d&rsquo;)+abc&rsquo;\)</li><li><img alt=1 loading=lazy src=/LogicDesign/L7/1.png></li><li><img alt=2 loading=lazy src=/LogicDesign/L7/2.png></li></ul></li><li>Ex2 Multiple-Output<ul><li>\(\text{用 2 pin 的 NAND 與 NOT 實現}\)</li><li>\(f_1=\sum m(0,2,3,4,5)=b&rsquo; c&rsquo;+ab&rsquo; +a&rsquo; b\\
f_2=\sum m(0,2,3,4,7)=b&rsquo; c&rsquo;+bc+a&rsquo; b\\
f_3=\sum m(1,2,6,7)=a&rsquo; b&rsquo; c+ab+bc&rsquo;\)</li><li>\(\begin{array}{|c|c|c|}\hline
f_1&amp;0&amp;1\\\hline
00&amp;1&amp;1\\\hline
01& &amp;1\\\hline
11&amp;1& \\\hline
10&amp;1& \\\hline
\end{array}\quad
\begin{array}{|c|c|c|}\hline
f_1&amp;0&amp;1\\\hline
00&amp;1&amp;1\\\hline
01& & \\\hline
11&amp;1&amp;1 \\\hline
10&amp;1& \\\hline
\end{array}\quad
\begin{array}{|c|c|c|}\hline
f_1&amp;0&amp;1\\\hline
00& & \\\hline
01&amp;1& \\\hline
11& &amp;1\\\hline
10&amp;1&amp;1\\\hline
\end{array}
\)</li><li>\(f_1=b&rsquo;(a+c&rsquo;)+a&rsquo; b\\
f_2=(b&rsquo;+c)(b+c&rsquo;)+b&rsquo; c&rsquo;\\
f_3=b(a+c&rsquo;)+a&rsquo; b&rsquo; c\)</li><li><img alt=3 loading=lazy src=/LogicDesign/L7/3.png></li></ul></li></ul><h1 id=閘延遲與時序圖>閘延遲與時序圖<a hidden class=anchor aria-hidden=true href=#閘延遲與時序圖>#</a></h1><ul><li>邏輯閘必然存在延遲，固然小，但存在。
<img alt=inverter loading=lazy src=/LogicDesign/L7/inverter.png>
<img alt=gatedelay loading=lazy src=/LogicDesign/L7/gatedelay.png></li><li>組合電路
<img alt=g1g2 loading=lazy src=/LogicDesign/L7/g1g2.png>
<img alt=g1g2t loading=lazy src=/LogicDesign/L7/g1g2t.png></li><li>延遲亦可能來自電線，電線愈長則延遲可能愈久。</li></ul><h2 id=control-value>Control value<a hidden class=anchor aria-hidden=true href=#control-value>#</a></h2><ul><li>\(\text{AND gate}\) 的 control value 是 \(0\)</li><li>\(\text{OR gate}\) 的 control value 是 \(1\)</li><li>\(\text{AND=2ns}\\
\text{NOR=3ns}\)</li><li><img alt=hazard1 loading=lazy src=/LogicDesign/L7/VWXYZ.png></li><li><img alt=hazard2 loading=lazy src=/LogicDesign/L7/VWXYZ2.png></li><li>若 X 訊號相反時， Z 要到 5ns 訊號才有意義。</li></ul><h1 id=組合邏輯中的-hazards>組合邏輯中的 Hazards<a hidden class=anchor aria-hidden=true href=#組合邏輯中的-hazards>#</a></h1><ul><li>Hazard 是在切換輸入時，因閘延遲而產生的錯誤訊號。</li><li>種類
<img alt=hazard loading=lazy src=/LogicDesign/L7/hazard.png></li><li>若相鄰兩個 1 不來自同一個邏輯閘(在 K-map 上沒有被框在一起)則會存在 hazard。<ul><li>\((A,B,C)=(1,0,1)\rightarrow (1,1,1)\)
<img alt=static_hazard loading=lazy src=/LogicDesign/L7/static_hazard.png></li></ul></li><li>可將相鄰的所有蘊函項框在一起，避免「一個bit切換」的 hazard 發生。
<img alt=hazard_removed.png loading=lazy src=/LogicDesign/L7/hazard_removed.png></li></ul><h1 id=邏輯電路的模擬與測試>邏輯電路的模擬與測試<a hidden class=anchor aria-hidden=true href=#邏輯電路的模擬與測試>#</a></h1><ul><li>對模擬邏輯電路來說<ul><li>有明確的電路元素與連線</li><li>決定輸入</li><li>觀察輸出</li></ul></li></ul><h2 id=輸入值>輸入值<a hidden class=anchor aria-hidden=true href=#輸入值>#</a></h2><ul><li>有四種，分別為：<ul><li>0 (low)</li><li>1 (high)</li><li>X (unknown)</li><li>Z (don&rsquo;t care, High impedence)
<img alt=4value loading=lazy src=/LogicDesign/L7/4value.png></li></ul></li><li>\(\text{AND } \& \text{ OR } \text{function for 4-value simulation}\)<ul><li>\(\begin{array}{c|cccc}
\text{AND}&amp;0&amp;1&amp;X&amp;Z\\\hline
0&amp;0&amp;0&amp;0&amp;0\\
1&amp;0&amp;1&amp;X&amp;X\\
X&amp;0&amp;X&amp;X&amp;X\\
Z&amp;0&amp;X&amp;X&amp;X\\
\end{array}
\qquad
\begin{array}{c|cccc}
\text{OR}&amp;0&amp;1&amp;X&amp;Z\\\hline
0&amp;0&amp;1&amp;X&amp;X\\
1&amp;1&amp;1&amp;1&amp;1\\
X&amp;X&amp;1&amp;X&amp;X\\
Z&amp;X&amp;1&amp;X&amp;X\\
\end{array}
\)</li></ul></li></ul><h2 id=驗證verification與測試testing>驗證(verification)與測試(testing)<a hidden class=anchor aria-hidden=true href=#驗證verification與測試testing>#</a></h2><ul><li>邏輯電路的輸出錯誤，可以由下面兩種方式偵錯：<ul><li>驗證(Verification)<ul><li>錯誤的電路設計</li><li>邏輯閘接線錯誤</li><li>輸入訊號錯誤</li></ul></li><li>測試(Testing)<ul><li>邏輯閘缺陷</li><li>金屬接線缺陷</li></ul></li></ul></li><li>已知 \(A=B=C=D=1時，F=0\)
<img alt=testing loading=lazy src=/LogicDesign/L7/testing.png></li></ul></div><footer class=post-footer><ul class=post-tags><li><a href=https://intervalrain.github.io/tags/logic-design/>Logic Design</a></li></ul></footer><script src=https://utteranc.es/client.js repo=Reid00/hugo-blog-talks issue-term=pathname label=Comment theme=github-light crossorigin=anonymous async></script></article></main><footer class=footer><span>&copy; 2025 <a href=https://intervalrain.github.io/>Rain Hu's Workspace</a></span> ·
<span>Powered by
<a href=https://gohugo.io/ rel="noopener noreferrer" target=_blank>Hugo</a> &
<a href=https://github.com/adityatelange/hugo-PaperMod/ rel=noopener target=_blank>PaperMod</a></span></footer><a href=#top aria-label="go to top" title="Go to Top (Alt + G)" class=top-link id=top-link accesskey=g><svg viewBox="0 0 12 6" fill="currentColor"><path d="M12 6H0l6-6z"/></svg>
</a><script>let menu=document.getElementById("menu");menu&&(menu.scrollLeft=localStorage.getItem("menu-scroll-position"),menu.onscroll=function(){localStorage.setItem("menu-scroll-position",menu.scrollLeft)}),document.querySelectorAll('a[href^="#"]').forEach(e=>{e.addEventListener("click",function(e){e.preventDefault();var t=this.getAttribute("href").substr(1);window.matchMedia("(prefers-reduced-motion: reduce)").matches?document.querySelector(`[id='${decodeURIComponent(t)}']`).scrollIntoView():document.querySelector(`[id='${decodeURIComponent(t)}']`).scrollIntoView({behavior:"smooth"}),t==="top"?history.replaceState(null,null," "):history.pushState(null,null,`#${t}`)})})</script><script>var mybutton=document.getElementById("top-link");window.onscroll=function(){document.body.scrollTop>800||document.documentElement.scrollTop>800?(mybutton.style.visibility="visible",mybutton.style.opacity="1"):(mybutton.style.visibility="hidden",mybutton.style.opacity="0")}</script><script>document.getElementById("theme-toggle").addEventListener("click",()=>{document.body.className.includes("dark")?(document.body.classList.remove("dark"),localStorage.setItem("pref-theme","light")):(document.body.classList.add("dark"),localStorage.setItem("pref-theme","dark"))})</script><script>document.querySelectorAll("pre > code").forEach(e=>{const n=e.parentNode.parentNode,t=document.createElement("button");t.classList.add("copy-code"),t.innerHTML="複製";function s(){t.innerHTML="已複製！",setTimeout(()=>{t.innerHTML="複製"},2e3)}t.addEventListener("click",t=>{if("clipboard"in navigator){navigator.clipboard.writeText(e.textContent),s();return}const n=document.createRange();n.selectNodeContents(e);const o=window.getSelection();o.removeAllRanges(),o.addRange(n);try{document.execCommand("copy"),s()}catch{}o.removeRange(n)}),n.classList.contains("highlight")?n.appendChild(t):n.parentNode.firstChild==n||(e.parentNode.parentNode.parentNode.parentNode.parentNode.nodeName=="TABLE"?e.parentNode.parentNode.parentNode.parentNode.parentNode.appendChild(t):e.parentNode.appendChild(t))})</script></body></html>