{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 06 11:41:43 2018 " "Info: Processing started: Thu Dec 06 11:41:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off my_adc -c my_adc " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off my_adc -c my_adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "set " "Info: Assuming node \"set\" is an undefined clock" {  } { { "my_adc.vhd" "" { Text "C:/Users/5E405-01/Documents/2018_12_06/02_adc/my_adc.vhd" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "set" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "my_adc.vhd" "" { Text "C:/Users/5E405-01/Documents/2018_12_06/02_adc/my_adc.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "set register register tg_set tg_set 200.0 MHz Internal " "Info: Clock \"set\" Internal fmax is restricted to 200.0 MHz between source register \"tg_set\" and destination register \"tg_set\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.5 ns 2.5 ns 5.0 ns " "Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.200 ns + Longest register register " "Info: + Longest register to register delay is 1.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tg_set 1 REG LC5_D33 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_D33; Fanout = 4; REG Node = 'tg_set'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tg_set } "NODE_NAME" } } { "my_adc.vhd" "" { Text "C:/Users/5E405-01/Documents/2018_12_06/02_adc/my_adc.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.000 ns) 1.200 ns tg_set 2 REG LC5_D33 4 " "Info: 2: + IC(0.200 ns) + CELL(1.000 ns) = 1.200 ns; Loc. = LC5_D33; Fanout = 4; REG Node = 'tg_set'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { tg_set tg_set } "NODE_NAME" } } { "my_adc.vhd" "" { Text "C:/Users/5E405-01/Documents/2018_12_06/02_adc/my_adc.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.000 ns ( 83.33 % ) " "Info: Total cell delay = 1.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.200 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { tg_set tg_set } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.200 ns" { tg_set {} tg_set {} } { 0.000ns 0.200ns } { 0.000ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set destination 10.100 ns + Shortest register " "Info: + Shortest clock path from clock \"set\" to destination register is 10.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.400 ns) 3.400 ns set 1 CLK PIN_115 1 " "Info: 1: + IC(0.000 ns) + CELL(3.400 ns) = 3.400 ns; Loc. = PIN_115; Fanout = 1; CLK Node = 'set'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { set } "NODE_NAME" } } { "my_adc.vhd" "" { Text "C:/Users/5E405-01/Documents/2018_12_06/02_adc/my_adc.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.700 ns) + CELL(0.000 ns) 10.100 ns tg_set 2 REG LC5_D33 4 " "Info: 2: + IC(6.700 ns) + CELL(0.000 ns) = 10.100 ns; Loc. = LC5_D33; Fanout = 4; REG Node = 'tg_set'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { set tg_set } "NODE_NAME" } } { "my_adc.vhd" "" { Text "C:/Users/5E405-01/Documents/2018_12_06/02_adc/my_adc.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 33.66 % ) " "Info: Total cell delay = 3.400 ns ( 33.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.700 ns ( 66.34 % ) " "Info: Total interconnect delay = 6.700 ns ( 66.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { set tg_set } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { set {} set~out {} tg_set {} } { 0.000ns 0.000ns 6.700ns } { 0.000ns 3.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set source 10.100 ns - Longest register " "Info: - Longest clock path from clock \"set\" to source register is 10.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.400 ns) 3.400 ns set 1 CLK PIN_115 1 " "Info: 1: + IC(0.000 ns) + CELL(3.400 ns) = 3.400 ns; Loc. = PIN_115; Fanout = 1; CLK Node = 'set'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { set } "NODE_NAME" } } { "my_adc.vhd" "" { Text "C:/Users/5E405-01/Documents/2018_12_06/02_adc/my_adc.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.700 ns) + CELL(0.000 ns) 10.100 ns tg_set 2 REG LC5_D33 4 " "Info: 2: + IC(6.700 ns) + CELL(0.000 ns) = 10.100 ns; Loc. = LC5_D33; Fanout = 4; REG Node = 'tg_set'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { set tg_set } "NODE_NAME" } } { "my_adc.vhd" "" { Text "C:/Users/5E405-01/Documents/2018_12_06/02_adc/my_adc.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 33.66 % ) " "Info: Total cell delay = 3.400 ns ( 33.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.700 ns ( 66.34 % ) " "Info: Total interconnect delay = 6.700 ns ( 66.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { set tg_set } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { set {} set~out {} tg_set {} } { 0.000ns 0.000ns 6.700ns } { 0.000ns 3.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { set tg_set } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { set {} set~out {} tg_set {} } { 0.000ns 0.000ns 6.700ns } { 0.000ns 3.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { set {} set~out {} tg_set {} } { 0.000ns 0.000ns 6.700ns } { 0.000ns 3.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "my_adc.vhd" "" { Text "C:/Users/5E405-01/Documents/2018_12_06/02_adc/my_adc.vhd" 149 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "my_adc.vhd" "" { Text "C:/Users/5E405-01/Documents/2018_12_06/02_adc/my_adc.vhd" 149 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { tg_set tg_set } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.200 ns" { tg_set {} tg_set {} } { 0.000ns 0.200ns } { 0.000ns 1.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { set tg_set } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { set {} set~out {} tg_set {} } { 0.000ns 0.000ns 6.700ns } { 0.000ns 3.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { set {} set~out {} tg_set {} } { 0.000ns 0.000ns 6.700ns } { 0.000ns 3.400ns 0.000ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tg_set } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { tg_set {} } {  } {  } "" } } { "my_adc.vhd" "" { Text "C:/Users/5E405-01/Documents/2018_12_06/02_adc/my_adc.vhd" 149 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register \\process_4:cnt\[2\] register lpm_counter:tmp_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\] 50.25 MHz 19.9 ns Internal " "Info: Clock \"clk\" has Internal fmax of 50.25 MHz between source register \"\\process_4:cnt\[2\]\" and destination register \"lpm_counter:tmp_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]\" (period= 19.9 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.100 ns + Longest register register " "Info: + Longest register to register delay is 18.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns \\process_4:cnt\[2\] 1 REG LC1_D28 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_D28; Fanout = 2; REG Node = '\\process_4:cnt\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { \process_4:cnt[2] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.700 ns) 1.800 ns lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT 2 COMB LC6_D27 2 " "Info: 2: + IC(1.100 ns) + CELL(0.700 ns) = 1.800 ns; Loc. = LC6_D27; Fanout = 2; COMB Node = 'lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { \process_4:cnt[2] lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 2.000 ns lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT 3 COMB LC7_D27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.200 ns) = 2.000 ns; Loc. = LC7_D27; Fanout = 2; COMB Node = 'lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 2.200 ns lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT 4 COMB LC8_D27 2 " "Info: 4: + IC(0.000 ns) + CELL(0.200 ns) = 2.200 ns; Loc. = LC8_D27; Fanout = 2; COMB Node = 'lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.200 ns) 3.300 ns lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT 5 COMB LC1_D29 2 " "Info: 5: + IC(0.900 ns) + CELL(0.200 ns) = 3.300 ns; Loc. = LC1_D29; Fanout = 2; COMB Node = 'lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 3.500 ns lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~COUT 6 COMB LC2_D29 2 " "Info: 6: + IC(0.000 ns) + CELL(0.200 ns) = 3.500 ns; Loc. = LC2_D29; Fanout = 2; COMB Node = 'lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 3.700 ns lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~COUT 7 COMB LC3_D29 2 " "Info: 7: + IC(0.000 ns) + CELL(0.200 ns) = 3.700 ns; Loc. = LC3_D29; Fanout = 2; COMB Node = 'lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 3.900 ns lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[8\]~COUT 8 COMB LC4_D29 2 " "Info: 8: + IC(0.000 ns) + CELL(0.200 ns) = 3.900 ns; Loc. = LC4_D29; Fanout = 2; COMB Node = 'lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[8\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 4.100 ns lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[9\]~COUT 9 COMB LC5_D29 2 " "Info: 9: + IC(0.000 ns) + CELL(0.200 ns) = 4.100 ns; Loc. = LC5_D29; Fanout = 2; COMB Node = 'lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[9\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 4.300 ns lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[10\]~COUT 10 COMB LC6_D29 2 " "Info: 10: + IC(0.000 ns) + CELL(0.200 ns) = 4.300 ns; Loc. = LC6_D29; Fanout = 2; COMB Node = 'lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[10\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 4.500 ns lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[11\]~COUT 11 COMB LC7_D29 2 " "Info: 11: + IC(0.000 ns) + CELL(0.200 ns) = 4.500 ns; Loc. = LC7_D29; Fanout = 2; COMB Node = 'lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[11\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 4.700 ns lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[12\]~COUT 12 COMB LC8_D29 2 " "Info: 12: + IC(0.000 ns) + CELL(0.200 ns) = 4.700 ns; Loc. = LC8_D29; Fanout = 2; COMB Node = 'lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[12\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(1.600 ns) 7.200 ns lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[13\] 13 COMB LC1_D31 2 " "Info: 13: + IC(0.900 ns) + CELL(1.600 ns) = 7.200 ns; Loc. = LC1_D31; Fanout = 2; COMB Node = 'lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[13] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.200 ns) 8.600 ns tmp\[7\]~60 14 COMB LC6_D31 1 " "Info: 14: + IC(0.200 ns) + CELL(1.200 ns) = 8.600 ns; Loc. = LC6_D31; Fanout = 1; COMB Node = 'tmp\[7\]~60'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[13] tmp[7]~60 } "NODE_NAME" } } { "my_adc.vhd" "" { Text "C:/Users/5E405-01/Documents/2018_12_06/02_adc/my_adc.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 10.500 ns tmp\[7\]~54 15 COMB LC7_D31 1 " "Info: 15: + IC(0.000 ns) + CELL(1.900 ns) = 10.500 ns; Loc. = LC7_D31; Fanout = 1; COMB Node = 'tmp\[7\]~54'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { tmp[7]~60 tmp[7]~54 } "NODE_NAME" } } { "my_adc.vhd" "" { Text "C:/Users/5E405-01/Documents/2018_12_06/02_adc/my_adc.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.700 ns) 13.300 ns tmp\[7\]~43 16 COMB LC6_D33 2 " "Info: 16: + IC(1.100 ns) + CELL(1.700 ns) = 13.300 ns; Loc. = LC6_D33; Fanout = 2; COMB Node = 'tmp\[7\]~43'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { tmp[7]~54 tmp[7]~43 } "NODE_NAME" } } { "my_adc.vhd" "" { Text "C:/Users/5E405-01/Documents/2018_12_06/02_adc/my_adc.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 15.500 ns lpm_counter:tmp_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]~0 17 COMB LC1_D33 13 " "Info: 17: + IC(0.200 ns) + CELL(2.000 ns) = 15.500 ns; Loc. = LC1_D33; Fanout = 13; COMB Node = 'lpm_counter:tmp_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { tmp[7]~43 lpm_counter:tmp_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]~0 } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.500 ns) 18.100 ns lpm_counter:tmp_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\] 18 REG LC6_D34 8 " "Info: 18: + IC(1.100 ns) + CELL(1.500 ns) = 18.100 ns; Loc. = LC6_D34; Fanout = 8; REG Node = 'lpm_counter:tmp_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { lpm_counter:tmp_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]~0 lpm_counter:tmp_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.600 ns ( 69.61 % ) " "Info: Total cell delay = 12.600 ns ( 69.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.500 ns ( 30.39 % ) " "Info: Total interconnect delay = 5.500 ns ( 30.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.100 ns" { \process_4:cnt[2] lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[13] tmp[7]~60 tmp[7]~54 tmp[7]~43 lpm_counter:tmp_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]~0 lpm_counter:tmp_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.100 ns" { \process_4:cnt[2] {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[13] {} tmp[7]~60 {} tmp[7]~54 {} tmp[7]~43 {} lpm_counter:tmp_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]~0 {} lpm_counter:tmp_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5] {} } { 0.000ns 1.100ns 0.000ns 0.000ns 0.900ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.900ns 0.200ns 0.000ns 1.100ns 0.200ns 1.100ns } { 0.000ns 0.700ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 1.600ns 1.200ns 1.900ns 1.700ns 2.000ns 1.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.900 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns clk 1 CLK PIN_79 100 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 100; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "my_adc.vhd" "" { Text "C:/Users/5E405-01/Documents/2018_12_06/02_adc/my_adc.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns lpm_counter:tmp_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\] 2 REG LC6_D34 8 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC6_D34; Fanout = 8; REG Node = 'lpm_counter:tmp_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { clk lpm_counter:tmp_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { clk lpm_counter:tmp_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { clk {} clk~out {} lpm_counter:tmp_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5] {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.900 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns clk 1 CLK PIN_79 100 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 100; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "my_adc.vhd" "" { Text "C:/Users/5E405-01/Documents/2018_12_06/02_adc/my_adc.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns \\process_4:cnt\[2\] 2 REG LC1_D28 2 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC1_D28; Fanout = 2; REG Node = '\\process_4:cnt\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { clk \process_4:cnt[2] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { clk \process_4:cnt[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { clk {} clk~out {} \process_4:cnt[2] {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { clk lpm_counter:tmp_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { clk {} clk~out {} lpm_counter:tmp_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5] {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { clk \process_4:cnt[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { clk {} clk~out {} \process_4:cnt[2] {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.100 ns" { \process_4:cnt[2] lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[13] tmp[7]~60 tmp[7]~54 tmp[7]~43 lpm_counter:tmp_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]~0 lpm_counter:tmp_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.100 ns" { \process_4:cnt[2] {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[13] {} tmp[7]~60 {} tmp[7]~54 {} tmp[7]~43 {} lpm_counter:tmp_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]~0 {} lpm_counter:tmp_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5] {} } { 0.000ns 1.100ns 0.000ns 0.000ns 0.900ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.900ns 0.200ns 0.000ns 1.100ns 0.200ns 1.100ns } { 0.000ns 0.700ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 1.600ns 1.200ns 1.900ns 1.700ns 2.000ns 1.500ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { clk lpm_counter:tmp_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { clk {} clk~out {} lpm_counter:tmp_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5] {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { clk \process_4:cnt[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { clk {} clk~out {} \process_4:cnt[2] {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "fan_run~reg0 ad_in\[3\] clk 18.400 ns register " "Info: tsu for register \"fan_run~reg0\" (data pin = \"ad_in\[3\]\", clock pin = \"clk\") is 18.400 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.600 ns + Longest pin register " "Info: + Longest pin to register delay is 19.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.400 ns) 3.400 ns ad_in\[3\] 1 PIN PIN_13 3 " "Info: 1: + IC(0.000 ns) + CELL(3.400 ns) = 3.400 ns; Loc. = PIN_13; Fanout = 3; PIN Node = 'ad_in\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad_in[3] } "NODE_NAME" } } { "my_adc.vhd" "" { Text "C:/Users/5E405-01/Documents/2018_12_06/02_adc/my_adc.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.400 ns) + CELL(1.500 ns) 10.300 ns LessThan0~37 2 COMB LC4_G37 1 " "Info: 2: + IC(5.400 ns) + CELL(1.500 ns) = 10.300 ns; Loc. = LC4_G37; Fanout = 1; COMB Node = 'LessThan0~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { ad_in[3] LessThan0~37 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1547 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 12.200 ns LessThan0~23 3 COMB LC5_G37 1 " "Info: 3: + IC(0.000 ns) + CELL(1.900 ns) = 12.200 ns; Loc. = LC5_G37; Fanout = 1; COMB Node = 'LessThan0~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { LessThan0~37 LessThan0~23 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1547 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 14.400 ns LessThan0~7 4 COMB LC7_G37 1 " "Info: 4: + IC(0.200 ns) + CELL(2.000 ns) = 14.400 ns; Loc. = LC7_G37; Fanout = 1; COMB Node = 'LessThan0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { LessThan0~23 LessThan0~7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1547 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(2.000 ns) 17.500 ns LessThan0~21 5 COMB LC5_G36 2 " "Info: 5: + IC(1.100 ns) + CELL(2.000 ns) = 17.500 ns; Loc. = LC5_G36; Fanout = 2; COMB Node = 'LessThan0~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { LessThan0~7 LessThan0~21 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1547 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.000 ns) 19.600 ns fan_run~reg0 6 REG LC7_G35 1 " "Info: 6: + IC(1.100 ns) + CELL(1.000 ns) = 19.600 ns; Loc. = LC7_G35; Fanout = 1; REG Node = 'fan_run~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { LessThan0~21 fan_run~reg0 } "NODE_NAME" } } { "my_adc.vhd" "" { Text "C:/Users/5E405-01/Documents/2018_12_06/02_adc/my_adc.vhd" 185 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.800 ns ( 60.20 % ) " "Info: Total cell delay = 11.800 ns ( 60.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.800 ns ( 39.80 % ) " "Info: Total interconnect delay = 7.800 ns ( 39.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.600 ns" { ad_in[3] LessThan0~37 LessThan0~23 LessThan0~7 LessThan0~21 fan_run~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.600 ns" { ad_in[3] {} ad_in[3]~out {} LessThan0~37 {} LessThan0~23 {} LessThan0~7 {} LessThan0~21 {} fan_run~reg0 {} } { 0.000ns 0.000ns 5.400ns 0.000ns 0.200ns 1.100ns 1.100ns } { 0.000ns 3.400ns 1.500ns 1.900ns 2.000ns 2.000ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "my_adc.vhd" "" { Text "C:/Users/5E405-01/Documents/2018_12_06/02_adc/my_adc.vhd" 185 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.900 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns clk 1 CLK PIN_79 100 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 100; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "my_adc.vhd" "" { Text "C:/Users/5E405-01/Documents/2018_12_06/02_adc/my_adc.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns fan_run~reg0 2 REG LC7_G35 1 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC7_G35; Fanout = 1; REG Node = 'fan_run~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { clk fan_run~reg0 } "NODE_NAME" } } { "my_adc.vhd" "" { Text "C:/Users/5E405-01/Documents/2018_12_06/02_adc/my_adc.vhd" 185 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { clk fan_run~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { clk {} clk~out {} fan_run~reg0 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.600 ns" { ad_in[3] LessThan0~37 LessThan0~23 LessThan0~7 LessThan0~21 fan_run~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.600 ns" { ad_in[3] {} ad_in[3]~out {} LessThan0~37 {} LessThan0~23 {} LessThan0~7 {} LessThan0~21 {} fan_run~reg0 {} } { 0.000ns 0.000ns 5.400ns 0.000ns 0.200ns 1.100ns 1.100ns } { 0.000ns 3.400ns 1.500ns 1.900ns 2.000ns 2.000ns 1.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { clk fan_run~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { clk {} clk~out {} fan_run~reg0 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "set led_set tg_set 21.100 ns register " "Info: tco from clock \"set\" to destination pin \"led_set\" through register \"tg_set\" is 21.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set source 10.100 ns + Longest register " "Info: + Longest clock path from clock \"set\" to source register is 10.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.400 ns) 3.400 ns set 1 CLK PIN_115 1 " "Info: 1: + IC(0.000 ns) + CELL(3.400 ns) = 3.400 ns; Loc. = PIN_115; Fanout = 1; CLK Node = 'set'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { set } "NODE_NAME" } } { "my_adc.vhd" "" { Text "C:/Users/5E405-01/Documents/2018_12_06/02_adc/my_adc.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.700 ns) + CELL(0.000 ns) 10.100 ns tg_set 2 REG LC5_D33 4 " "Info: 2: + IC(6.700 ns) + CELL(0.000 ns) = 10.100 ns; Loc. = LC5_D33; Fanout = 4; REG Node = 'tg_set'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { set tg_set } "NODE_NAME" } } { "my_adc.vhd" "" { Text "C:/Users/5E405-01/Documents/2018_12_06/02_adc/my_adc.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 33.66 % ) " "Info: Total cell delay = 3.400 ns ( 33.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.700 ns ( 66.34 % ) " "Info: Total interconnect delay = 6.700 ns ( 66.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { set tg_set } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { set {} set~out {} tg_set {} } { 0.000ns 0.000ns 6.700ns } { 0.000ns 3.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "my_adc.vhd" "" { Text "C:/Users/5E405-01/Documents/2018_12_06/02_adc/my_adc.vhd" 149 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.900 ns + Longest register pin " "Info: + Longest register to pin delay is 9.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tg_set 1 REG LC5_D33 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_D33; Fanout = 4; REG Node = 'tg_set'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tg_set } "NODE_NAME" } } { "my_adc.vhd" "" { Text "C:/Users/5E405-01/Documents/2018_12_06/02_adc/my_adc.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(8.500 ns) 9.900 ns led_set 2 PIN PIN_190 0 " "Info: 2: + IC(1.400 ns) + CELL(8.500 ns) = 9.900 ns; Loc. = PIN_190; Fanout = 0; PIN Node = 'led_set'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.900 ns" { tg_set led_set } "NODE_NAME" } } { "my_adc.vhd" "" { Text "C:/Users/5E405-01/Documents/2018_12_06/02_adc/my_adc.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.500 ns ( 85.86 % ) " "Info: Total cell delay = 8.500 ns ( 85.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 14.14 % ) " "Info: Total interconnect delay = 1.400 ns ( 14.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.900 ns" { tg_set led_set } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.900 ns" { tg_set {} led_set {} } { 0.000ns 1.400ns } { 0.000ns 8.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { set tg_set } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { set {} set~out {} tg_set {} } { 0.000ns 0.000ns 6.700ns } { 0.000ns 3.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.900 ns" { tg_set led_set } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.900 ns" { tg_set {} led_set {} } { 0.000ns 1.400ns } { 0.000ns 8.500ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "clk o_clk 13.300 ns Longest " "Info: Longest tpd from source pin \"clk\" to destination pin \"o_clk\" is 13.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns clk 1 CLK PIN_79 100 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 100; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "my_adc.vhd" "" { Text "C:/Users/5E405-01/Documents/2018_12_06/02_adc/my_adc.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.700 ns) 3.900 ns o_clk~0 2 COMB LC3_E39 1 " "Info: 2: + IC(1.700 ns) + CELL(1.700 ns) = 3.900 ns; Loc. = LC3_E39; Fanout = 1; COMB Node = 'o_clk~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { clk o_clk~0 } "NODE_NAME" } } { "my_adc.vhd" "" { Text "C:/Users/5E405-01/Documents/2018_12_06/02_adc/my_adc.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(8.600 ns) 13.300 ns o_clk 3 PIN PIN_24 0 " "Info: 3: + IC(0.800 ns) + CELL(8.600 ns) = 13.300 ns; Loc. = PIN_24; Fanout = 0; PIN Node = 'o_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { o_clk~0 o_clk } "NODE_NAME" } } { "my_adc.vhd" "" { Text "C:/Users/5E405-01/Documents/2018_12_06/02_adc/my_adc.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.800 ns ( 81.20 % ) " "Info: Total cell delay = 10.800 ns ( 81.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 18.80 % ) " "Info: Total interconnect delay = 2.500 ns ( 18.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.300 ns" { clk o_clk~0 o_clk } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.300 ns" { clk {} clk~out {} o_clk~0 {} o_clk {} } { 0.000ns 0.000ns 1.700ns 0.800ns } { 0.000ns 0.500ns 1.700ns 8.600ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "con_int\[7\] ad_in\[7\] clk -6.700 ns register " "Info: th for register \"con_int\[7\]\" (data pin = \"ad_in\[7\]\", clock pin = \"clk\") is -6.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.900 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns clk 1 CLK PIN_79 100 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 100; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "my_adc.vhd" "" { Text "C:/Users/5E405-01/Documents/2018_12_06/02_adc/my_adc.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns con_int\[7\] 2 REG LC7_G36 16 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC7_G36; Fanout = 16; REG Node = 'con_int\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { clk con_int[7] } "NODE_NAME" } } { "my_adc.vhd" "" { Text "C:/Users/5E405-01/Documents/2018_12_06/02_adc/my_adc.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { clk con_int[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { clk {} clk~out {} con_int[7] {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.900 ns + " "Info: + Micro hold delay of destination is 0.900 ns" {  } { { "my_adc.vhd" "" { Text "C:/Users/5E405-01/Documents/2018_12_06/02_adc/my_adc.vhd" 64 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.500 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.400 ns) 3.400 ns ad_in\[7\] 1 PIN PIN_9 3 " "Info: 1: + IC(0.000 ns) + CELL(3.400 ns) = 3.400 ns; Loc. = PIN_9; Fanout = 3; PIN Node = 'ad_in\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad_in[7] } "NODE_NAME" } } { "my_adc.vhd" "" { Text "C:/Users/5E405-01/Documents/2018_12_06/02_adc/my_adc.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(1.000 ns) 9.500 ns con_int\[7\] 2 REG LC7_G36 16 " "Info: 2: + IC(5.100 ns) + CELL(1.000 ns) = 9.500 ns; Loc. = LC7_G36; Fanout = 16; REG Node = 'con_int\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { ad_in[7] con_int[7] } "NODE_NAME" } } { "my_adc.vhd" "" { Text "C:/Users/5E405-01/Documents/2018_12_06/02_adc/my_adc.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.400 ns ( 46.32 % ) " "Info: Total cell delay = 4.400 ns ( 46.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.100 ns ( 53.68 % ) " "Info: Total interconnect delay = 5.100 ns ( 53.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { ad_in[7] con_int[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.500 ns" { ad_in[7] {} ad_in[7]~out {} con_int[7] {} } { 0.000ns 0.000ns 5.100ns } { 0.000ns 3.400ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { clk con_int[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { clk {} clk~out {} con_int[7] {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { ad_in[7] con_int[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.500 ns" { ad_in[7] {} ad_in[7]~out {} con_int[7] {} } { 0.000ns 0.000ns 5.100ns } { 0.000ns 3.400ns 1.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 06 11:41:44 2018 " "Info: Processing ended: Thu Dec 06 11:41:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
