$date
	Wed Jan 21 14:09:22 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_riscv_soc_top $end
$var wire 32 ! debug_alu_result [31:0] $end
$var wire 1 " debug_branch_taken $end
$var wire 32 # debug_instruction [31:0] $end
$var wire 32 $ debug_pc [31:0] $end
$var wire 1 % debug_stall $end
$var reg 1 & clk $end
$var integer 32 ' cycle_count [31:0] $end
$var integer 32 ( instruction_count [31:0] $end
$var reg 32 ) prev_instruction [31:0] $end
$var reg 32 * prev_pc [31:0] $end
$var reg 1 + rst_n $end
$var integer 32 , same_pc_count [31:0] $end
$var real 1 - ipc $end
$scope function decode_instruction $end
$var reg 256 . decode_instruction [255:0] $end
$var reg 3 / funct3 [2:0] $end
$var reg 7 0 funct7 [6:0] $end
$var reg 32 1 inst [31:0] $end
$var reg 7 2 opcode [6:0] $end
$var reg 5 3 rd [4:0] $end
$var reg 5 4 rs1 [4:0] $end
$var reg 5 5 rs2 [4:0] $end
$upscope $end
$scope module u_dut $end
$var wire 1 6 clk $end
$var wire 32 7 debug_alu_result [31:0] $end
$var wire 1 " debug_branch_taken $end
$var wire 32 8 debug_instruction [31:0] $end
$var wire 32 9 debug_pc [31:0] $end
$var wire 1 % debug_stall $end
$var wire 32 : m_axi_araddr [31:0] $end
$var wire 3 ; m_axi_arprot [2:0] $end
$var wire 1 < m_axi_arready $end
$var wire 1 = m_axi_arvalid $end
$var wire 32 > m_axi_awaddr [31:0] $end
$var wire 3 ? m_axi_awprot [2:0] $end
$var wire 1 @ m_axi_awready $end
$var wire 1 A m_axi_awvalid $end
$var wire 1 B m_axi_bready $end
$var wire 2 C m_axi_bresp [1:0] $end
$var wire 1 D m_axi_bvalid $end
$var wire 32 E m_axi_rdata [31:0] $end
$var wire 1 F m_axi_rready $end
$var wire 2 G m_axi_rresp [1:0] $end
$var wire 1 H m_axi_rvalid $end
$var wire 32 I m_axi_wdata [31:0] $end
$var wire 1 J m_axi_wready $end
$var wire 4 K m_axi_wstrb [3:0] $end
$var wire 1 L m_axi_wvalid $end
$var wire 1 M rst_n $end
$var wire 32 N s0_axi_araddr [31:0] $end
$var wire 3 O s0_axi_arprot [2:0] $end
$var wire 1 P s0_axi_arready $end
$var wire 1 Q s0_axi_arvalid $end
$var wire 32 R s0_axi_awaddr [31:0] $end
$var wire 3 S s0_axi_awprot [2:0] $end
$var wire 1 T s0_axi_awready $end
$var wire 1 U s0_axi_awvalid $end
$var wire 1 V s0_axi_bready $end
$var wire 2 W s0_axi_bresp [1:0] $end
$var wire 1 X s0_axi_bvalid $end
$var wire 32 Y s0_axi_rdata [31:0] $end
$var wire 1 Z s0_axi_rready $end
$var wire 2 [ s0_axi_rresp [1:0] $end
$var wire 1 \ s0_axi_rvalid $end
$var wire 32 ] s0_axi_wdata [31:0] $end
$var wire 1 ^ s0_axi_wready $end
$var wire 4 _ s0_axi_wstrb [3:0] $end
$var wire 1 ` s0_axi_wvalid $end
$var wire 32 a s1_axi_araddr [31:0] $end
$var wire 3 b s1_axi_arprot [2:0] $end
$var wire 1 c s1_axi_arready $end
$var wire 1 d s1_axi_arvalid $end
$var wire 32 e s1_axi_awaddr [31:0] $end
$var wire 3 f s1_axi_awprot [2:0] $end
$var wire 1 g s1_axi_awready $end
$var wire 1 h s1_axi_awvalid $end
$var wire 1 i s1_axi_bready $end
$var wire 2 j s1_axi_bresp [1:0] $end
$var wire 1 k s1_axi_bvalid $end
$var wire 32 l s1_axi_rdata [31:0] $end
$var wire 1 m s1_axi_rready $end
$var wire 2 n s1_axi_rresp [1:0] $end
$var wire 1 o s1_axi_rvalid $end
$var wire 32 p s1_axi_wdata [31:0] $end
$var wire 1 q s1_axi_wready $end
$var wire 4 r s1_axi_wstrb [3:0] $end
$var wire 1 s s1_axi_wvalid $end
$scope module u_riscv_core $end
$var wire 32 t M_AXI_ARADDR [31:0] $end
$var wire 3 u M_AXI_ARPROT [2:0] $end
$var wire 1 < M_AXI_ARREADY $end
$var wire 1 = M_AXI_ARVALID $end
$var wire 32 v M_AXI_AWADDR [31:0] $end
$var wire 3 w M_AXI_AWPROT [2:0] $end
$var wire 1 @ M_AXI_AWREADY $end
$var wire 1 A M_AXI_AWVALID $end
$var wire 1 B M_AXI_BREADY $end
$var wire 2 x M_AXI_BRESP [1:0] $end
$var wire 1 D M_AXI_BVALID $end
$var wire 32 y M_AXI_RDATA [31:0] $end
$var wire 1 F M_AXI_RREADY $end
$var wire 2 z M_AXI_RRESP [1:0] $end
$var wire 1 H M_AXI_RVALID $end
$var wire 32 { M_AXI_WDATA [31:0] $end
$var wire 1 J M_AXI_WREADY $end
$var wire 4 | M_AXI_WSTRB [3:0] $end
$var wire 1 L M_AXI_WVALID $end
$var wire 1 6 clk $end
$var wire 32 } debug_alu_result [31:0] $end
$var wire 1 " debug_branch_taken $end
$var wire 32 ~ debug_instruction [31:0] $end
$var wire 32 !" debug_pc [31:0] $end
$var wire 1 % debug_stall $end
$var wire 32 "" dmem_addr [31:0] $end
$var wire 32 #" dmem_rdata [31:0] $end
$var wire 1 $" dmem_ready $end
$var wire 1 %" dmem_valid $end
$var wire 32 &" dmem_wdata [31:0] $end
$var wire 1 '" dmem_we $end
$var wire 4 (" dmem_wstrb [3:0] $end
$var wire 1 )" if_error $end
$var wire 32 *" imem_addr [31:0] $end
$var wire 32 +" imem_rdata [31:0] $end
$var wire 1 ," imem_ready $end
$var wire 1 -" imem_valid $end
$var wire 1 ." mem_error $end
$var wire 1 /" reset $end
$var wire 1 M rst_n $end
$scope module cpu_datapath $end
$var wire 4 0" alu_control_ex [3:0] $end
$var wire 4 1" alu_control_id [3:0] $end
$var wire 32 2" alu_in1 [31:0] $end
$var wire 32 3" alu_in2 [31:0] $end
$var wire 32 4" alu_result_debug [31:0] $end
$var wire 32 5" alu_result_ex [31:0] $end
$var wire 32 6" alu_result_mem [31:0] $end
$var wire 32 7" alu_result_wb [31:0] $end
$var wire 2 8" aluop_id [1:0] $end
$var wire 1 9" alusrc_ex $end
$var wire 1 :" alusrc_id $end
$var wire 1 ;" branch_decision $end
$var wire 1 <" branch_ex $end
$var wire 1 =" branch_id $end
$var wire 1 " branch_taken_debug $end
$var wire 1 >" branch_taken_detected $end
$var wire 1 ?" branch_taken_reg $end
$var wire 32 @" branch_target_calc [31:0] $end
$var wire 32 A" branch_target_debug [31:0] $end
$var wire 32 B" branch_target_pc_based [31:0] $end
$var wire 32 C" branch_target_reg [31:0] $end
$var wire 2 D" byte_size_ex [1:0] $end
$var wire 2 E" byte_size_id [1:0] $end
$var wire 1 6 clock $end
$var wire 32 F" dmem_addr [31:0] $end
$var wire 32 G" dmem_rdata [31:0] $end
$var wire 1 $" dmem_ready $end
$var wire 1 %" dmem_valid $end
$var wire 32 H" dmem_wdata [31:0] $end
$var wire 1 '" dmem_we $end
$var wire 4 I" dmem_wstrb [3:0] $end
$var wire 1 J" flush_id_ex $end
$var wire 1 K" flush_if_id $end
$var wire 2 L" forward_a [1:0] $end
$var wire 2 M" forward_a_debug [1:0] $end
$var wire 2 N" forward_b [1:0] $end
$var wire 2 O" forward_b_debug [1:0] $end
$var wire 3 P" funct3_ex [2:0] $end
$var wire 3 Q" funct3_id [2:0] $end
$var wire 7 R" funct7_ex [6:0] $end
$var wire 7 S" funct7_id [6:0] $end
$var wire 32 T" imem_addr [31:0] $end
$var wire 32 U" imem_rdata [31:0] $end
$var wire 1 ," imem_ready $end
$var wire 1 -" imem_valid $end
$var wire 32 V" imm_ex [31:0] $end
$var wire 32 W" imm_id [31:0] $end
$var wire 32 X" instruction_current [31:0] $end
$var wire 32 Y" instruction_id [31:0] $end
$var wire 32 Z" instruction_if [31:0] $end
$var wire 1 [" is_auipc $end
$var wire 1 \" is_branch $end
$var wire 1 ]" is_ecall_id $end
$var wire 1 ^" is_jal $end
$var wire 1 _" is_jalr $end
$var wire 1 `" is_lui $end
$var wire 32 a" jalr_target [31:0] $end
$var wire 32 b" jalr_target_aligned [31:0] $end
$var wire 1 c" jump_ex $end
$var wire 1 d" jump_id $end
$var wire 1 e" jump_wb $end
$var wire 1 f" less_than $end
$var wire 1 g" less_than_u $end
$var wire 32 h" mem_data_wb [31:0] $end
$var wire 32 i" mem_out_debug [31:0] $end
$var wire 1 j" memread_ex $end
$var wire 1 k" memread_id $end
$var wire 1 l" memtoreg_ex $end
$var wire 1 m" memtoreg_id $end
$var wire 1 n" memtoreg_wb $end
$var wire 1 o" memwrite_ex $end
$var wire 1 p" memwrite_id $end
$var wire 7 q" opcode_ex [6:0] $end
$var wire 7 r" opcode_id [6:0] $end
$var wire 32 s" pc_current [31:0] $end
$var wire 32 t" pc_ex [31:0] $end
$var wire 32 u" pc_id [31:0] $end
$var wire 32 v" pc_if [31:0] $end
$var wire 32 w" pc_plus_4_ex [31:0] $end
$var wire 32 x" pc_plus_4_wb [31:0] $end
$var wire 5 y" rd_ex [4:0] $end
$var wire 5 z" rd_id [4:0] $end
$var wire 5 {" rd_mem [4:0] $end
$var wire 5 |" rd_wb [4:0] $end
$var wire 32 }" read_data1_ex [31:0] $end
$var wire 32 ~" read_data1_id [31:0] $end
$var wire 32 !# read_data2_ex [31:0] $end
$var wire 32 "# read_data2_id [31:0] $end
$var wire 1 ## regwrite_ex $end
$var wire 1 $# regwrite_id $end
$var wire 1 %# regwrite_mem $end
$var wire 1 &# regwrite_wb $end
$var wire 1 /" reset $end
$var wire 5 '# rs1_ex [4:0] $end
$var wire 5 (# rs1_id [4:0] $end
$var wire 5 )# rs2_ex [4:0] $end
$var wire 5 *# rs2_id [4:0] $end
$var wire 1 +# sign_ext $end
$var wire 1 ,# stall $end
$var wire 1 % stall_debug $end
$var wire 1 -# stall_with_halt $end
$var wire 32 .# wb_data_temp [31:0] $end
$var wire 32 /# write_data_wb [31:0] $end
$var wire 1 0# zero_flag $end
$var reg 4 1# alu_control_ex_reg [3:0] $end
$var reg 32 2# alu_in1_forwarded [31:0] $end
$var reg 32 3# alu_result_mem_reg [31:0] $end
$var reg 32 4# alu_result_wb_reg [31:0] $end
$var reg 2 5# byte_size_ex_reg [1:0] $end
$var reg 2 6# byte_size_mem [1:0] $end
$var reg 32 7# forwarded_data2 [31:0] $end
$var reg 3 8# funct3_mem [2:0] $end
$var reg 1 9# halt $end
$var reg 1 :# jump_mem $end
$var reg 1 ;# jump_wb_reg $end
$var reg 32 <# mem_data_wb_reg [31:0] $end
$var reg 32 =# mem_read_data [31:0] $end
$var reg 1 ># memread_mem $end
$var reg 1 ?# memtoreg_mem $end
$var reg 1 @# memtoreg_wb_reg $end
$var reg 1 A# memwrite_mem $end
$var reg 7 B# opcode_ex_reg [6:0] $end
$var reg 32 C# pc_plus_4_mem [31:0] $end
$var reg 32 D# pc_plus_4_wb_reg [31:0] $end
$var reg 5 E# rd_mem_reg [4:0] $end
$var reg 5 F# rd_wb_reg [4:0] $end
$var reg 1 G# regwrite_mem_reg $end
$var reg 1 H# regwrite_wb_reg $end
$var reg 32 I# wdata_aligned [31:0] $end
$var reg 32 J# write_data_mem [31:0] $end
$var reg 4 K# wstrb [3:0] $end
$scope module ifu $end
$var wire 1 6 clock $end
$var wire 32 L# imem_rdata [31:0] $end
$var wire 1 ," imem_ready $end
$var wire 1 ?" pc_src $end
$var wire 1 /" reset $end
$var wire 1 -# stall $end
$var wire 32 M# target_pc [31:0] $end
$var reg 32 N# Instruction_Code [31:0] $end
$var reg 32 O# PC [31:0] $end
$var reg 32 P# PC_latched [31:0] $end
$var reg 32 Q# PC_out [31:0] $end
$var reg 32 R# imem_addr [31:0] $end
$var reg 1 S# imem_valid $end
$var reg 32 T# pending_pc [31:0] $end
$var reg 1 U# pending_valid $end
$upscope $end
$scope module if_id_reg $end
$var wire 1 6 clock $end
$var wire 1 K" flush $end
$var wire 32 V# instr_in [31:0] $end
$var wire 32 W# pc_in [31:0] $end
$var wire 1 /" reset $end
$var wire 1 ,# stall $end
$var reg 32 X# instr_out [31:0] $end
$var reg 32 Y# pc_out [31:0] $end
$upscope $end
$scope module control_unit $end
$var wire 3 Z# funct3 [2:0] $end
$var wire 7 [# funct7 [6:0] $end
$var wire 7 \# opcode [6:0] $end
$var reg 4 ]# alu_control [3:0] $end
$var reg 2 ^# aluop [1:0] $end
$var reg 1 _# alusrc $end
$var reg 1 `# branch $end
$var reg 2 a# byte_size [1:0] $end
$var reg 1 b# jump $end
$var reg 1 c# memread $end
$var reg 1 d# memtoreg $end
$var reg 1 e# memwrite $end
$var reg 1 f# regwrite $end
$upscope $end
$scope module register_file $end
$var wire 1 6 clock $end
$var wire 32 g# read_data1 [31:0] $end
$var wire 32 h# read_data2 [31:0] $end
$var wire 5 i# read_reg_num1 [4:0] $end
$var wire 5 j# read_reg_num2 [4:0] $end
$var wire 1 &# regwrite $end
$var wire 1 /" reset $end
$var wire 32 k# write_data [31:0] $end
$var wire 5 l# write_reg [4:0] $end
$var integer 32 m# i [31:0] $end
$upscope $end
$scope module immediate_gen $end
$var wire 32 n# instr [31:0] $end
$var wire 7 o# opcode [6:0] $end
$var reg 32 p# imm [31:0] $end
$upscope $end
$scope module hazard_unit $end
$var wire 1 >" branch_taken $end
$var wire 1 j" memread_id_ex $end
$var wire 5 q# rd_id_ex [4:0] $end
$var wire 5 r# rs1_id [4:0] $end
$var wire 5 s# rs2_id [4:0] $end
$var reg 1 t# flush_id_ex $end
$var reg 1 u# flush_if_id $end
$var reg 1 v# stall $end
$upscope $end
$scope module id_ex_reg $end
$var wire 1 :" alusrc_in $end
$var wire 1 =" branch_in $end
$var wire 1 6 clock $end
$var wire 1 J" flush $end
$var wire 3 w# funct3_in [2:0] $end
$var wire 7 x# funct7_in [6:0] $end
$var wire 32 y# imm_in [31:0] $end
$var wire 1 d" jump_in $end
$var wire 1 k" memread_in $end
$var wire 1 m" memtoreg_in $end
$var wire 1 p" memwrite_in $end
$var wire 32 z# pc_in [31:0] $end
$var wire 5 {# rd_in [4:0] $end
$var wire 32 |# read_data1_in [31:0] $end
$var wire 32 }# read_data2_in [31:0] $end
$var wire 1 $# regwrite_in $end
$var wire 1 /" reset $end
$var wire 5 ~# rs1_in [4:0] $end
$var wire 5 !$ rs2_in [4:0] $end
$var wire 1 "$ stall $end
$var reg 1 #$ alusrc_out $end
$var reg 1 $$ branch_out $end
$var reg 3 %$ funct3_out [2:0] $end
$var reg 7 &$ funct7_out [6:0] $end
$var reg 32 '$ imm_out [31:0] $end
$var reg 1 ($ jump_out $end
$var reg 1 )$ memread_out $end
$var reg 1 *$ memtoreg_out $end
$var reg 1 +$ memwrite_out $end
$var reg 32 ,$ pc_out [31:0] $end
$var reg 5 -$ rd_out [4:0] $end
$var reg 32 .$ read_data1_out [31:0] $end
$var reg 32 /$ read_data2_out [31:0] $end
$var reg 1 0$ regwrite_out $end
$var reg 5 1$ rs1_out [4:0] $end
$var reg 5 2$ rs2_out [4:0] $end
$upscope $end
$scope module forward_unit $end
$var wire 5 3$ rd_mem [4:0] $end
$var wire 5 4$ rd_wb [4:0] $end
$var wire 1 %# regwrite_mem $end
$var wire 1 &# regwrite_wb $end
$var wire 5 5$ rs1_ex [4:0] $end
$var wire 5 6$ rs2_ex [4:0] $end
$var reg 2 7$ forward_a [1:0] $end
$var reg 2 8$ forward_b [1:0] $end
$upscope $end
$scope module alu_unit $end
$var wire 4 9$ alu_control [3:0] $end
$var wire 32 :$ in1 [31:0] $end
$var wire 32 ;$ in1_signed [31:0] $end
$var wire 32 <$ in2 [31:0] $end
$var wire 32 =$ in2_signed [31:0] $end
$var wire 1 f" less_than $end
$var wire 1 g" less_than_u $end
$var wire 64 >$ mul_result_signed [63:0] $end
$var wire 64 ?$ mul_result_unsigned [63:0] $end
$var wire 1 0# zero_flag $end
$var reg 32 @$ alu_result [31:0] $end
$upscope $end
$scope module branch_unit $end
$var wire 1 <" branch $end
$var wire 3 A$ funct3 [2:0] $end
$var wire 1 f" less_than $end
$var wire 1 g" less_than_u $end
$var wire 1 0# zero_flag $end
$var reg 1 B$ taken $end
$upscope $end
$upscope $end
$scope module mem_arbiter $end
$var wire 32 C$ M_AXI_ARADDR [31:0] $end
$var wire 3 D$ M_AXI_ARPROT [2:0] $end
$var wire 1 < M_AXI_ARREADY $end
$var wire 1 = M_AXI_ARVALID $end
$var wire 32 E$ M_AXI_AWADDR [31:0] $end
$var wire 3 F$ M_AXI_AWPROT [2:0] $end
$var wire 1 @ M_AXI_AWREADY $end
$var wire 1 A M_AXI_AWVALID $end
$var wire 1 B M_AXI_BREADY $end
$var wire 2 G$ M_AXI_BRESP [1:0] $end
$var wire 1 D M_AXI_BVALID $end
$var wire 32 H$ M_AXI_RDATA [31:0] $end
$var wire 1 F M_AXI_RREADY $end
$var wire 2 I$ M_AXI_RRESP [1:0] $end
$var wire 1 H M_AXI_RVALID $end
$var wire 32 J$ M_AXI_WDATA [31:0] $end
$var wire 1 J M_AXI_WREADY $end
$var wire 4 K$ M_AXI_WSTRB [3:0] $end
$var wire 1 L M_AXI_WVALID $end
$var wire 1 L$ axi_cpu_error $end
$var wire 1 M$ axi_cpu_ready $end
$var wire 1 6 clk $end
$var wire 32 N$ if_addr [31:0] $end
$var wire 1 -" if_req $end
$var wire 32 O$ mem_addr [31:0] $end
$var wire 1 %" mem_req $end
$var wire 32 P$ mem_wdata [31:0] $end
$var wire 1 '" mem_wr $end
$var wire 4 Q$ mem_wstrb [3:0] $end
$var wire 1 M rst_n $end
$var reg 1 R$ ar_req $end
$var reg 2 S$ arb_next [1:0] $end
$var reg 2 T$ arb_state [1:0] $end
$var reg 1 U$ aw_req $end
$var reg 32 V$ axi_cpu_rdata [31:0] $end
$var reg 32 W$ if_data [31:0] $end
$var reg 1 X$ if_error $end
$var reg 1 Y$ if_ready $end
$var reg 1 Z$ mem_error $end
$var reg 32 [$ mem_rdata [31:0] $end
$var reg 1 \$ mem_ready $end
$var reg 32 ]$ mux_addr [31:0] $end
$var reg 1 ^$ mux_req $end
$var reg 32 _$ mux_wdata [31:0] $end
$var reg 1 `$ mux_wr $end
$var reg 4 a$ mux_wstrb [3:0] $end
$var reg 1 b$ rd_pending $end
$var reg 1 c$ w_req $end
$var reg 1 d$ wr_addr_pending $end
$var reg 1 e$ wr_data_pending $end
$upscope $end
$upscope $end
$scope module u_axi_interconnect $end
$var wire 32 f$ M_AXI_ARADDR [31:0] $end
$var wire 3 g$ M_AXI_ARPROT [2:0] $end
$var wire 1 = M_AXI_ARVALID $end
$var wire 32 h$ M_AXI_AWADDR [31:0] $end
$var wire 3 i$ M_AXI_AWPROT [2:0] $end
$var wire 1 A M_AXI_AWVALID $end
$var wire 1 B M_AXI_BREADY $end
$var wire 1 F M_AXI_RREADY $end
$var wire 32 j$ M_AXI_WDATA [31:0] $end
$var wire 4 k$ M_AXI_WSTRB [3:0] $end
$var wire 1 L M_AXI_WVALID $end
$var wire 1 P S0_AXI_ARREADY $end
$var wire 1 T S0_AXI_AWREADY $end
$var wire 2 l$ S0_AXI_BRESP [1:0] $end
$var wire 1 X S0_AXI_BVALID $end
$var wire 32 m$ S0_AXI_RDATA [31:0] $end
$var wire 2 n$ S0_AXI_RRESP [1:0] $end
$var wire 1 \ S0_AXI_RVALID $end
$var wire 1 ^ S0_AXI_WREADY $end
$var wire 1 c S1_AXI_ARREADY $end
$var wire 1 g S1_AXI_AWREADY $end
$var wire 2 o$ S1_AXI_BRESP [1:0] $end
$var wire 1 k S1_AXI_BVALID $end
$var wire 32 p$ S1_AXI_RDATA [31:0] $end
$var wire 2 q$ S1_AXI_RRESP [1:0] $end
$var wire 1 o S1_AXI_RVALID $end
$var wire 1 q S1_AXI_WREADY $end
$var wire 1 6 clk $end
$var wire 1 M rst_n $end
$var reg 1 r$ M_AXI_ARREADY $end
$var reg 1 s$ M_AXI_AWREADY $end
$var reg 2 t$ M_AXI_BRESP [1:0] $end
$var reg 1 u$ M_AXI_BVALID $end
$var reg 32 v$ M_AXI_RDATA [31:0] $end
$var reg 2 w$ M_AXI_RRESP [1:0] $end
$var reg 1 x$ M_AXI_RVALID $end
$var reg 1 y$ M_AXI_WREADY $end
$var reg 32 z$ S0_AXI_ARADDR [31:0] $end
$var reg 3 {$ S0_AXI_ARPROT [2:0] $end
$var reg 1 |$ S0_AXI_ARVALID $end
$var reg 32 }$ S0_AXI_AWADDR [31:0] $end
$var reg 3 ~$ S0_AXI_AWPROT [2:0] $end
$var reg 1 !% S0_AXI_AWVALID $end
$var reg 1 "% S0_AXI_BREADY $end
$var reg 1 #% S0_AXI_RREADY $end
$var reg 32 $% S0_AXI_WDATA [31:0] $end
$var reg 4 %% S0_AXI_WSTRB [3:0] $end
$var reg 1 &% S0_AXI_WVALID $end
$var reg 32 '% S1_AXI_ARADDR [31:0] $end
$var reg 3 (% S1_AXI_ARPROT [2:0] $end
$var reg 1 )% S1_AXI_ARVALID $end
$var reg 32 *% S1_AXI_AWADDR [31:0] $end
$var reg 3 +% S1_AXI_AWPROT [2:0] $end
$var reg 1 ,% S1_AXI_AWVALID $end
$var reg 1 -% S1_AXI_BREADY $end
$var reg 1 .% S1_AXI_RREADY $end
$var reg 32 /% S1_AXI_WDATA [31:0] $end
$var reg 4 0% S1_AXI_WSTRB [3:0] $end
$var reg 1 1% S1_AXI_WVALID $end
$var reg 2 2% rd_slave_sel [1:0] $end
$var reg 2 3% wr_slave_sel [1:0] $end
$upscope $end
$scope module u_inst_mem $end
$var wire 32 4% S_AXI_ARADDR [31:0] $end
$var wire 3 5% S_AXI_ARPROT [2:0] $end
$var wire 1 Q S_AXI_ARVALID $end
$var wire 32 6% S_AXI_AWADDR [31:0] $end
$var wire 3 7% S_AXI_AWPROT [2:0] $end
$var wire 1 U S_AXI_AWVALID $end
$var wire 1 V S_AXI_BREADY $end
$var wire 1 Z S_AXI_RREADY $end
$var wire 32 8% S_AXI_WDATA [31:0] $end
$var wire 4 9% S_AXI_WSTRB [3:0] $end
$var wire 1 ` S_AXI_WVALID $end
$var wire 1 6 clk $end
$var wire 32 :% mem_read_data [31:0] $end
$var wire 1 M rst_n $end
$var reg 1 ;% S_AXI_ARREADY $end
$var reg 1 <% S_AXI_AWREADY $end
$var reg 2 =% S_AXI_BRESP [1:0] $end
$var reg 1 >% S_AXI_BVALID $end
$var reg 32 ?% S_AXI_RDATA [31:0] $end
$var reg 2 @% S_AXI_RRESP [1:0] $end
$var reg 1 A% S_AXI_RVALID $end
$var reg 1 B% S_AXI_WREADY $end
$var reg 32 C% mem_addr_latched [31:0] $end
$var reg 32 D% mem_data_latched [31:0] $end
$var reg 2 E% rd_next [1:0] $end
$var reg 2 F% rd_state [1:0] $end
$var reg 2 G% wr_next [1:0] $end
$var reg 2 H% wr_state [1:0] $end
$scope module imem $end
$var wire 32 I% Instruction_Code [31:0] $end
$var wire 32 J% PC [31:0] $end
$var wire 1 K% reset $end
$var wire 10 L% word_addr [9:0] $end
$upscope $end
$upscope $end
$scope module u_data_mem $end
$var wire 32 M% S_AXI_ARADDR [31:0] $end
$var wire 3 N% S_AXI_ARPROT [2:0] $end
$var wire 1 d S_AXI_ARVALID $end
$var wire 32 O% S_AXI_AWADDR [31:0] $end
$var wire 3 P% S_AXI_AWPROT [2:0] $end
$var wire 1 h S_AXI_AWVALID $end
$var wire 1 i S_AXI_BREADY $end
$var wire 1 m S_AXI_RREADY $end
$var wire 32 Q% S_AXI_WDATA [31:0] $end
$var wire 4 R% S_AXI_WSTRB [3:0] $end
$var wire 1 s S_AXI_WVALID $end
$var wire 2 S% byte_size_mem [1:0] $end
$var wire 1 6 clk $end
$var wire 32 T% mem_addr [31:0] $end
$var wire 32 U% mem_read_data [31:0] $end
$var wire 1 M rst_n $end
$var reg 1 V% S_AXI_ARREADY $end
$var reg 1 W% S_AXI_AWREADY $end
$var reg 2 X% S_AXI_BRESP [1:0] $end
$var reg 1 Y% S_AXI_BVALID $end
$var reg 32 Z% S_AXI_RDATA [31:0] $end
$var reg 2 [% S_AXI_RRESP [1:0] $end
$var reg 1 \% S_AXI_RVALID $end
$var reg 1 ]% S_AXI_WREADY $end
$var reg 2 ^% byte_size_rd [1:0] $end
$var reg 2 _% byte_size_wr [1:0] $end
$var reg 1 `% mem_write_enable $end
$var reg 32 a% rd_addr_latched [31:0] $end
$var reg 32 b% rd_data_latched [31:0] $end
$var reg 2 c% rd_next [1:0] $end
$var reg 3 d% rd_prot_latched [2:0] $end
$var reg 2 e% rd_state [1:0] $end
$var reg 1 f% sign_ext $end
$var reg 32 g% wr_addr_latched [31:0] $end
$var reg 32 h% wr_data_latched [31:0] $end
$var reg 2 i% wr_next [1:0] $end
$var reg 2 j% wr_state [1:0] $end
$var reg 4 k% wr_strb_latched [3:0] $end
$scope module dmem $end
$var wire 32 l% address [31:0] $end
$var wire 10 m% aligned_addr [9:0] $end
$var wire 10 n% byte_addr [9:0] $end
$var wire 2 o% byte_offset [1:0] $end
$var wire 2 p% byte_size [1:0] $end
$var wire 1 6 clock $end
$var wire 1 q% memread $end
$var wire 1 r% memwrite $end
$var wire 1 s% sign_ext $end
$var wire 32 t% write_data [31:0] $end
$var integer 32 u% i [31:0] $end
$var reg 32 v% read_data [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope task display_dmem_contents $end
$var integer 32 w% i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx w%
b0 v%
b10000000000 u%
b0 t%
0s%
0r%
0q%
b0 p%
b0 o%
b0 n%
b0 m%
b0 l%
b0 k%
b0 j%
b0 i%
b0 h%
b0 g%
0f%
b0 e%
b0 d%
b0 c%
b0 b%
b0 a%
0`%
b10 _%
b0 ^%
0]%
0\%
b0 [%
b0 Z%
0Y%
b0 X%
0W%
0V%
b0 U%
b0 T%
b0 S%
b0 R%
b0 Q%
b0 P%
b0 O%
b0 N%
b0 M%
b0 L%
1K%
b0 J%
b101000000000000010010011 I%
b0 H%
b0 G%
b0 F%
b0 E%
b0 D%
b0 C%
0B%
0A%
b0 @%
b0 ?%
0>%
b10 =%
0<%
0;%
b101000000000000010010011 :%
b1111 9%
b0 8%
b0 7%
b0 6%
b0 5%
b0 4%
b0 3%
b0 2%
01%
b0 0%
b0 /%
0.%
0-%
0,%
b0 +%
b0 *%
0)%
b0 (%
b0 '%
0&%
b1111 %%
b0 $%
1#%
1"%
0!%
b0 ~$
b0 }$
0|$
b0 {$
b0 z$
0y$
0x$
b0 w$
b0 v$
0u$
b10 t$
0s$
0r$
b0 q$
b0 p$
b0 o$
b0 n$
b0 m$
b10 l$
b1111 k$
b0 j$
b0 i$
b0 h$
b0 g$
b0 f$
0e$
0d$
0c$
0b$
b1111 a$
0`$
b0 _$
1^$
b0 ]$
0\$
b0 [$
0Z$
0Y$
0X$
b0 W$
bx V$
0U$
b0 T$
b10 S$
0R$
b1111 Q$
b0 P$
b0 O$
b0 N$
0M$
0L$
b1111 K$
b0 J$
b0 I$
b0 H$
b10 G$
b0 F$
b0 E$
b0 D$
b0 C$
0B$
b0 A$
b0 @$
b0 ?$
b0 >$
b0 =$
b0 <$
b0 ;$
b0 :$
b0 9$
b0 8$
b0 7$
b0 6$
b0 5$
b0 4$
b0 3$
b0 2$
b0 1$
00$
b0 /$
b0 .$
b0 -$
b0 ,$
0+$
0*$
0)$
0($
b0 '$
b0 &$
b0 %$
0$$
0#$
0"$
b0 !$
b0 ~#
b0 }#
b0 |#
b0 {#
b0 z#
b0 y#
b0 x#
b0 w#
0v#
0u#
0t#
b0 s#
b0 r#
b0 q#
b0 p#
b10011 o#
b10011 n#
b100000 m#
b0 l#
b0 k#
b0 j#
b0 i#
b0 h#
b0 g#
1f#
0e#
0d#
0c#
0b#
b10 a#
0`#
1_#
b10 ^#
b0 ]#
b10011 \#
b0 [#
b0 Z#
b0 Y#
b10011 X#
b0 W#
b10011 V#
0U#
b0 T#
1S#
b0 R#
b0 Q#
b0 P#
b0 O#
b10011 N#
b0 M#
b0 L#
b1111 K#
b0 J#
b0 I#
0H#
0G#
b0 F#
b0 E#
b0 D#
b0 C#
b0 B#
0A#
0@#
0?#
0>#
b0 =#
b0 <#
0;#
0:#
09#
b0 8#
b0 7#
b10 6#
b10 5#
b0 4#
b0 3#
b0 2#
b0 1#
10#
b0 /#
b0 .#
0-#
0,#
1+#
b0 *#
b0 )#
b0 (#
b0 '#
0&#
0%#
1$#
0##
b0 "#
b0 !#
b0 ~"
b0 }"
b0 |"
b0 {"
b0 z"
b0 y"
b0 x"
b100 w"
b0 v"
b0 u"
b0 t"
b0 s"
b10011 r"
b0 q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
b0 i"
b0 h"
0g"
0f"
0e"
0d"
0c"
b0 b"
b0 a"
0`"
0_"
0^"
0]"
0\"
0["
b10011 Z"
b10011 Y"
b10011 X"
b0 W"
b0 V"
b0 U"
b0 T"
b0 S"
b0 R"
b0 Q"
b0 P"
b0 O"
b0 N"
b0 M"
b0 L"
0K"
0J"
b1111 I"
b0 H"
b0 G"
b0 F"
b10 E"
b10 D"
b0 C"
b0 B"
b0 A"
b0 @"
0?"
0>"
0="
0<"
0;"
1:"
09"
b10 8"
b0 7"
b0 6"
b0 5"
b0 4"
b0 3"
b0 2"
b0 1"
b0 0"
1/"
0."
1-"
0,"
b0 +"
b0 *"
0)"
b1111 ("
0'"
b0 &"
0%"
0$"
b0 #"
b0 ""
b0 !"
b10011 ~
b0 }
b1111 |
b0 {
b0 z
b0 y
b10 x
b0 w
b0 v
b0 u
b0 t
0s
b0 r
0q
b0 p
0o
b0 n
0m
b0 l
0k
b0 j
0i
0h
0g
b0 f
b0 e
0d
0c
b0 b
b0 a
0`
b1111 _
0^
b0 ]
0\
b0 [
1Z
b0 Y
0X
b10 W
1V
0U
0T
b0 S
b0 R
0Q
0P
b0 O
b0 N
0M
0L
b1111 K
0J
b0 I
0H
b0 G
1F
b0 E
0D
b10 C
1B
0A
0@
b0 ?
b0 >
0=
0<
b0 ;
b0 :
b0 9
b10011 8
b0 7
06
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
r0 -
bx ,
0+
b0 *
b0 )
b0 (
b0 '
0&
0%
b0 $
b10011 #
0"
b0 !
$end
#5000
b0 ,
b100000 m#
1&
16
#10000
0&
06
#15000
b100000 m#
1&
16
#20000
0&
06
#25000
b100000 m#
1&
16
#30000
0&
06
#35000
b100000 m#
1&
16
#40000
0&
06
#45000
b100000 m#
1&
16
#50000
0&
06
#55000
b100000 m#
1&
16
#60000
0&
06
#65000
b100000 m#
1&
16
#70000
0&
06
#75000
b100000 m#
1&
16
#80000
0&
06
#85000
b100000 m#
1&
16
#90000
0&
06
#95000
b100000 m#
1&
16
#100000
0/"
0K%
0&
06
1+
1M
#105000
b1 E%
b1111 %%
b1111 _
b1111 9%
1#%
1Z
1|$
1Q
0^$
b1111 a$
b1111 K
b1111 |
b1111 K$
b1111 k$
0S#
0-"
b10011 )
b1 (
b1 '
1R$
1=
b10 T$
b100 C#
b10011 B#
b10011 q"
1#$
19"
10$
1##
1U#
b1000001010001000100010001001001 .
b0 0
b0 5
b0 4
b0 /
b0 3
b10011 2
b10011 1
1&
16
#110000
0&
06
#115000
b10 E%
1r$
1<
1|$
1Q
b1 F%
1;%
1P
b10 (
b10 '
1G#
1%#
b100 D#
b100 x"
1&
16
#120000
0&
06
#125000
b0 E%
1#%
1Z
0r$
0<
0|$
0Q
b11 (
b11 '
b101000000000000010010011 D%
0;%
0P
b10 F%
1b$
0R$
0=
1H#
1&#
1&
16
#130000
0&
06
#135000
b101000000000000010010011 v$
b101000000000000010010011 E
b101000000000000010010011 y
b101000000000000010010011 H$
1#%
1Z
b0 F%
0A%
0\
b101000000000000010010011 ?%
b101000000000000010010011 Y
b101000000000000010010011 m$
b100 (
b100 '
1&
16
#140000
0&
06
#145000
b101 (
b101 '
1&
16
#150000
0&
06
#155000
b110 (
b110 '
1&
16
#160000
0&
06
#165000
b111 (
b111 '
1&
16
#170000
0&
06
#175000
b1000 (
b1000 '
1&
16
#180000
0&
06
#185000
b1001 (
b1001 '
1&
16
#190000
0&
06
#195000
b1010 (
b1010 '
1&
16
#200000
0&
06
#205000
b1011 (
b1011 '
1&
16
#210000
0&
06
#215000
b1100 (
b1100 '
b1 ,
1&
16
#220000
0&
06
#225000
b1101 (
b1101 '
b10 ,
1&
16
#230000
0&
06
#235000
b1110 (
b1110 '
b11 ,
1&
16
#240000
0&
06
#245000
b1111 (
b1111 '
b100 ,
1&
16
#250000
0&
06
#255000
b10000 (
b10000 '
b101 ,
1&
16
#260000
0&
06
#265000
b10001 (
b10001 '
b110 ,
1&
16
#270000
0&
06
#275000
b10010 (
b10010 '
b111 ,
1&
16
#280000
0&
06
#285000
b10011 (
b10011 '
b1000 ,
1&
16
#290000
0&
06
#295000
b10100 (
b10100 '
b1001 ,
1&
16
#300000
0&
06
#305000
b10101 (
b10101 '
b1010 ,
1&
16
#310000
0&
06
#315000
b10110 (
b10110 '
b1011 ,
1&
16
#320000
0&
06
#325000
b10111 (
b10111 '
b1100 ,
1&
16
#330000
0&
06
#335000
b11000 (
b11000 '
b1101 ,
1&
16
#340000
0&
06
#345000
b11001 (
b11001 '
b1110 ,
1&
16
#350000
0&
06
#355000
b11010 (
b11010 '
b1111 ,
1&
16
#360000
0&
06
#365000
b11011 (
b11011 '
b10000 ,
1&
16
#370000
0&
06
#375000
b11100 (
b11100 '
b10001 ,
1&
16
#380000
0&
06
#385000
b11101 (
b11101 '
b10010 ,
1&
16
#390000
0&
06
#395000
b11110 (
b11110 '
b10011 ,
1&
16
#400000
0&
06
#405000
b11111 (
b11111 '
b10100 ,
1&
16
#410000
0&
06
#415000
b100000 (
b100000 '
b1000 w%
b10101 ,
1&
16
