Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\CPEN391\final\VideoCompression\CPU.qsys --block-symbol-file --output-directory=C:\CPEN391\final\VideoCompression\CPU --family="Cyclone V" --part=5CGXFC7C7F23C8
Progress: Loading VideoCompression/CPU.qsys
Progress: Reading input file
Progress: Adding DCT_slave_0 [DCT_slave 1.0]
Progress: Parameterizing module DCT_slave_0
Progress: Adding clk_50 [clock_source 17.0]
Progress: Parameterizing module clk_50
Progress: Adding frame_control_slave_0 [frame_control_slave 1.0]
Progress: Parameterizing module frame_control_slave_0
Progress: Adding get_pixels_slave_0 [get_pixels_slave 1.0]
Progress: Parameterizing module get_pixels_slave_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 17.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module onchip_memory2
Progress: Adding pio_key [altera_avalon_pio 17.0]
Progress: Parameterizing module pio_key
Progress: Adding pio_led [altera_avalon_pio 17.0]
Progress: Parameterizing module pio_led
Progress: Adding pio_wifi_reset [altera_avalon_pio 17.0]
Progress: Parameterizing module pio_wifi_reset
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 17.0]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer [altera_avalon_timer 17.0]
Progress: Parameterizing module timer
Progress: Adding wifi_uart0 [altera_avalon_uart 17.0]
Progress: Parameterizing module wifi_uart0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: CPU.get_pixels_slave_0: Parameter wait conflicts with a VHDL, verilog or system verilog reserved word
Info: CPU.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: CPU.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: CPU.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: CPU.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\CPEN391\final\VideoCompression\CPU.qsys --synthesis=VERILOG --output-directory=C:\CPEN391\final\VideoCompression\CPU\synthesis --family="Cyclone V" --part=5CGXFC7C7F23C8
Progress: Loading VideoCompression/CPU.qsys
Progress: Reading input file
Progress: Adding DCT_slave_0 [DCT_slave 1.0]
Progress: Parameterizing module DCT_slave_0
Progress: Adding clk_50 [clock_source 17.0]
Progress: Parameterizing module clk_50
Progress: Adding frame_control_slave_0 [frame_control_slave 1.0]
Progress: Parameterizing module frame_control_slave_0
Progress: Adding get_pixels_slave_0 [get_pixels_slave 1.0]
Progress: Parameterizing module get_pixels_slave_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 17.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module onchip_memory2
Progress: Adding pio_key [altera_avalon_pio 17.0]
Progress: Parameterizing module pio_key
Progress: Adding pio_led [altera_avalon_pio 17.0]
Progress: Parameterizing module pio_led
Progress: Adding pio_wifi_reset [altera_avalon_pio 17.0]
Progress: Parameterizing module pio_wifi_reset
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 17.0]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer [altera_avalon_timer 17.0]
Progress: Parameterizing module timer
Progress: Adding wifi_uart0 [altera_avalon_uart 17.0]
Progress: Parameterizing module wifi_uart0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: CPU.get_pixels_slave_0: Parameter wait conflicts with a VHDL, verilog or system verilog reserved word
Info: CPU.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: CPU.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: CPU.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: CPU.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: CPU: Generating CPU "CPU" for QUARTUS_SYNTH
Info: DCT_slave_0: "CPU" instantiated DCT_slave "DCT_slave_0"
Info: frame_control_slave_0: "CPU" instantiated frame_control_slave "frame_control_slave_0"
Info: get_pixels_slave_0: "CPU" instantiated get_pixels_slave "get_pixels_slave_0"
Info: jtag_uart: Starting RTL generation for module 'CPU_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CPU_jtag_uart --dir=C:/Users/Kdeep/AppData/Local/Temp/alt9089_6513045214124995929.dir/0039_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Kdeep/AppData/Local/Temp/alt9089_6513045214124995929.dir/0039_jtag_uart_gen//CPU_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'CPU_jtag_uart'
Info: jtag_uart: "CPU" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: nios2_gen2_0: "CPU" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2: Starting RTL generation for module 'CPU_onchip_memory2'
Info: onchip_memory2:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPU_onchip_memory2 --dir=C:/Users/Kdeep/AppData/Local/Temp/alt9089_6513045214124995929.dir/0040_onchip_memory2_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Kdeep/AppData/Local/Temp/alt9089_6513045214124995929.dir/0040_onchip_memory2_gen//CPU_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2: Done RTL generation for module 'CPU_onchip_memory2'
Info: onchip_memory2: "CPU" instantiated altera_avalon_onchip_memory2 "onchip_memory2"
Info: pio_key: Starting RTL generation for module 'CPU_pio_key'
Info: pio_key:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU_pio_key --dir=C:/Users/Kdeep/AppData/Local/Temp/alt9089_6513045214124995929.dir/0041_pio_key_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Kdeep/AppData/Local/Temp/alt9089_6513045214124995929.dir/0041_pio_key_gen//CPU_pio_key_component_configuration.pl  --do_build_sim=0  ]
Info: pio_key: Done RTL generation for module 'CPU_pio_key'
Info: pio_key: "CPU" instantiated altera_avalon_pio "pio_key"
Info: pio_led: Starting RTL generation for module 'CPU_pio_led'
Info: pio_led:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU_pio_led --dir=C:/Users/Kdeep/AppData/Local/Temp/alt9089_6513045214124995929.dir/0042_pio_led_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Kdeep/AppData/Local/Temp/alt9089_6513045214124995929.dir/0042_pio_led_gen//CPU_pio_led_component_configuration.pl  --do_build_sim=0  ]
Info: pio_led: Done RTL generation for module 'CPU_pio_led'
Info: pio_led: "CPU" instantiated altera_avalon_pio "pio_led"
Info: pio_wifi_reset: Starting RTL generation for module 'CPU_pio_wifi_reset'
Info: pio_wifi_reset:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU_pio_wifi_reset --dir=C:/Users/Kdeep/AppData/Local/Temp/alt9089_6513045214124995929.dir/0043_pio_wifi_reset_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Kdeep/AppData/Local/Temp/alt9089_6513045214124995929.dir/0043_pio_wifi_reset_gen//CPU_pio_wifi_reset_component_configuration.pl  --do_build_sim=0  ]
Info: pio_wifi_reset: Done RTL generation for module 'CPU_pio_wifi_reset'
Info: pio_wifi_reset: "CPU" instantiated altera_avalon_pio "pio_wifi_reset"
Info: sysid_qsys: "CPU" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: timer: Starting RTL generation for module 'CPU_timer'
Info: timer:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=CPU_timer --dir=C:/Users/Kdeep/AppData/Local/Temp/alt9089_6513045214124995929.dir/0045_timer_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Kdeep/AppData/Local/Temp/alt9089_6513045214124995929.dir/0045_timer_gen//CPU_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'CPU_timer'
Info: timer: "CPU" instantiated altera_avalon_timer "timer"
Info: wifi_uart0: Starting RTL generation for module 'CPU_wifi_uart0'
Info: wifi_uart0:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=CPU_wifi_uart0 --dir=C:/Users/Kdeep/AppData/Local/Temp/alt9089_6513045214124995929.dir/0046_wifi_uart0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Kdeep/AppData/Local/Temp/alt9089_6513045214124995929.dir/0046_wifi_uart0_gen//CPU_wifi_uart0_component_configuration.pl  --do_build_sim=0  ]
Info: wifi_uart0: Done RTL generation for module 'CPU_wifi_uart0'
Info: wifi_uart0: "CPU" instantiated altera_avalon_uart "wifi_uart0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "CPU" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "CPU" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "CPU" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'CPU_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=CPU_nios2_gen2_0_cpu --dir=C:/Users/Kdeep/AppData/Local/Temp/alt9089_6513045214124995929.dir/0049_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/Kdeep/AppData/Local/Temp/alt9089_6513045214124995929.dir/0049_cpu_gen//CPU_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.04.07 04:08:39 (*) Starting Nios II generation
Info: cpu: # 2022.04.07 04:08:39 (*)   Checking for plaintext license.
Info: cpu: # 2022.04.07 04:08:40 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/
Info: cpu: # 2022.04.07 04:08:40 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.04.07 04:08:40 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2022.04.07 04:08:40 (*)   Plaintext license not found.
Info: cpu: # 2022.04.07 04:08:40 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2022.04.07 04:08:40 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.04.07 04:08:40 (*)   Creating all objects for CPU
Info: cpu: # 2022.04.07 04:08:42 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.04.07 04:08:42 (*)   Creating plain-text RTL
Info: cpu: # 2022.04.07 04:08:43 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'CPU_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/CPEN391/final/VideoCompression/CPU/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/CPEN391/final/VideoCompression/CPU/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/CPEN391/final/VideoCompression/CPU/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: CPU: Done "CPU" with 35 modules, 49 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
