# TCL File Generated by Component Editor 16.0
# Sun Nov 25 19:39:57 GMT 2018
# DO NOT MODIFY


# 
# my_adder "my_adder" v1.0
# Zifan Wang 2018.11.25.19:39:57
# 
# 

# 
# request TCL package from ACDS 16.0
# 
package require -exact qsys 16.0


# 
# module my_adder
# 
set_module_property DESCRIPTION ""
set_module_property NAME my_adder
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP Custom
set_module_property AUTHOR "Zifan Wang"
set_module_property DISPLAY_NAME my_adder
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL my_adder
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file my_adder.v VERILOG PATH my_adder.v TOP_LEVEL_FILE


# 
# parameters
# 
add_parameter WIDTH INTEGER 8
set_parameter_property WIDTH DEFAULT_VALUE 8
set_parameter_property WIDTH DISPLAY_NAME WIDTH
set_parameter_property WIDTH TYPE INTEGER
set_parameter_property WIDTH UNITS None
set_parameter_property WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property WIDTH HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point in_b
# 
add_interface in_b conduit end
set_interface_property in_b associatedClock clock
set_interface_property in_b associatedReset ""
set_interface_property in_b ENABLED true
set_interface_property in_b EXPORT_OF ""
set_interface_property in_b PORT_NAME_MAP ""
set_interface_property in_b CMSIS_SVD_VARIABLES ""
set_interface_property in_b SVD_ADDRESS_GROUP ""

add_interface_port in_b b export Input 8


# 
# connection point in_a
# 
add_interface in_a conduit end
set_interface_property in_a associatedClock clock
set_interface_property in_a associatedReset reset
set_interface_property in_a ENABLED true
set_interface_property in_a EXPORT_OF ""
set_interface_property in_a PORT_NAME_MAP ""
set_interface_property in_a CMSIS_SVD_VARIABLES ""
set_interface_property in_a SVD_ADDRESS_GROUP ""

add_interface_port in_a a export Input 8


# 
# connection point out_o
# 
add_interface out_o conduit end
set_interface_property out_o associatedClock clock
set_interface_property out_o associatedReset reset
set_interface_property out_o ENABLED true
set_interface_property out_o EXPORT_OF ""
set_interface_property out_o PORT_NAME_MAP ""
set_interface_property out_o CMSIS_SVD_VARIABLES ""
set_interface_property out_o SVD_ADDRESS_GROUP ""

add_interface_port out_o o export Output 8

