/****************************************************************************
 * boards/arm/stm32h7/stm32h7b3i-disco/include/board.h
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed to the Apache Software Foundation (ASF) under one or more
 * contributor license agreements.  See the NOTICE file distributed with
 * this work for additional information regarding copyright ownership.  The
 * ASF licenses this file to you under the Apache License, Version 2.0 (the
 * "License"); you may not use this file except in compliance with the
 * License.  You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.  See the
 * License for the specific language governing permissions and limitations
 * under the License.
 *
 ****************************************************************************/

#ifndef __BOARDS_ARM_STM32H7_STM32H7B3I_DISCO_INCLUDE_BOARD_H
#define __BOARDS_ARM_STM32H7_STM32H7B3I_DISCO_INCLUDE_BOARD_H

/****************************************************************************
 * Included Files
 ****************************************************************************/

#include <nuttx/config.h>

#ifndef __ASSEMBLY__
#  include <stdint.h>
#endif

/* Do not include STM32 H7 header files here */

/****************************************************************************
 * Pre-processor Definitions
 ****************************************************************************/

/* Clocking *****************************************************************/

/* The STM32H7B3I-DISCO board provides the following clock sources:
 *
 *   X1:  32.768 KHz crystal for LSE
 *   X4:  24 MHz HSE crystal oscillator
 *
 * So we have these clock sources available within the STM32:
 *
 *   HSI: 64 MHz RC factory-trimmed (STM32H7B3 has 64 MHz HSI)
 *   LSI: 32 KHz RC
 *   HSE: 24 MHz oscillator X4
 *   LSE: 32.768 kHz
 */

#define STM32_HSI_FREQUENCY     64000000ul
#define STM32_LSI_FREQUENCY     32000
#define STM32_HSE_FREQUENCY     24000000ul
#define STM32_LSE_FREQUENCY     32768

/* Main PLL Configuration.
 *
 * PLL source is HSE = 24,000,000
 *
 * When STM32_HSE_FREQUENCY / PLLM <= 2MHz VCOL must be selected.
 * VCOH otherwise.
 *
 * PLL_VCOx = (STM32_HSE_FREQUENCY / PLLM) * PLLN
 * Subject to:
 *
 *     1 <= PLLM <= 63
 *     4 <= PLLN <= 512
 *   192 MHz <= PLL_VCOH <= 836MHz
 *
 * SYSCLK  = PLL_VCO / PLLP
 * CPUCLK  = SYSCLK / D1CPRE
 * Subject to:
 *
 *   PLLP1   = {2, 4, 6, 8, ..., 128}
 *   CPUCLK <= 280 MHz (STM32H7B3 max)
 */

#define STM32_BOARD_USEHSE

#define STM32_PLLCFG_PLLSRC      RCC_PLLCKSELR_PLLSRC_HSE

/* PLL1, wide 4 - 8 MHz input, enable DIVP, DIVQ, DIVR
 *
 *   PLL1_VCO = (24,000,000 / 3) * 70 = 560 MHz
 *
 *   PLL1P = PLL1_VCO/2  = 560 MHz / 2   = 280 MHz
 *   PLL1Q = PLL1_VCO/4  = 560 MHz / 4   = 140 MHz
 *   PLL1R = PLL1_VCO/8  = 560 MHz / 8   = 70 MHz
 */

#define STM32_PLLCFG_PLL1CFG     (RCC_PLLCFGR_PLL1VCOSEL_WIDE | \
                                  RCC_PLLCFGR_PLL1RGE_4_8_MHZ | \
                                  RCC_PLLCFGR_DIVP1EN | \
                                  RCC_PLLCFGR_DIVQ1EN | \
                                  RCC_PLLCFGR_DIVR1EN)
#define STM32_PLLCFG_PLL1M       RCC_PLLCKSELR_DIVM1(3)
#define STM32_PLLCFG_PLL1N       RCC_PLL1DIVR_N1(70)
#define STM32_PLLCFG_PLL1P       RCC_PLL1DIVR_P1(2)
#define STM32_PLLCFG_PLL1Q       RCC_PLL1DIVR_Q1(4)
#define STM32_PLLCFG_PLL1R       RCC_PLL1DIVR_R1(8)

#define STM32_VCO1_FREQUENCY     ((STM32_HSE_FREQUENCY / 3) * 70)
#define STM32_PLL1P_FREQUENCY    (STM32_VCO1_FREQUENCY / 2)
#define STM32_PLL1Q_FREQUENCY    (STM32_VCO1_FREQUENCY / 4)
#define STM32_PLL1R_FREQUENCY    (STM32_VCO1_FREQUENCY / 8)

/* PLL2 - Not used, but define minimally */

#define STM32_PLLCFG_PLL2CFG     0
#define STM32_PLLCFG_PLL2M       0
#define STM32_PLLCFG_PLL2N       0
#define STM32_PLLCFG_PLL2P       0
#define STM32_PLLCFG_PLL2Q       0
#define STM32_PLLCFG_PLL2R       0

#define STM32_VCO2_FREQUENCY
#define STM32_PLL2P_FREQUENCY
#define STM32_PLL2Q_FREQUENCY
#define STM32_PLL2R_FREQUENCY

/* PLL3 - Not used, but define minimally */

#define STM32_PLLCFG_PLL3CFG     0
#define STM32_PLLCFG_PLL3M       0
#define STM32_PLLCFG_PLL3N       0
#define STM32_PLLCFG_PLL3P       0
#define STM32_PLLCFG_PLL3Q       0
#define STM32_PLLCFG_PLL3R       0

#define STM32_VCO3_FREQUENCY
#define STM32_PLL3P_FREQUENCY
#define STM32_PLL3Q_FREQUENCY
#define STM32_PLL3R_FREQUENCY

/* SYSCLK = PLL1P = 280 MHz
 * CPUCLK = SYSCLK / 1 = 280 MHz
 */

#define STM32_RCC_D1CFGR_D1CPRE  (RCC_D1CFGR_D1CPRE_SYSCLK)
#define STM32_SYSCLK_FREQUENCY   (STM32_PLL1P_FREQUENCY)
#define STM32_CPUCLK_FREQUENCY   (STM32_SYSCLK_FREQUENCY / 1)

/* Configure Clock Assignments */

/* AHB clock (HCLK) is SYSCLK/2 (140 MHz max for STM32H7B3)
 * HCLK1 = HCLK2 = HCLK3 = HCLK4
 */

#define STM32_RCC_D1CFGR_HPRE   RCC_D1CFGR_HPRE_SYSCLKd2        /* HCLK  = SYSCLK / 2 */
#define STM32_ACLK_FREQUENCY    (STM32_SYSCLK_FREQUENCY / 2)    /* ACLK in D1, HCLK3 in D1 */
#define STM32_HCLK_FREQUENCY    (STM32_SYSCLK_FREQUENCY / 2)    /* HCLK in D2, HCLK4 in D3 */

/* APB1 clock (PCLK1) is HCLK/2 (70 MHz) */

#define STM32_RCC_D2CFGR_D2PPRE1  RCC_D2CFGR_D2PPRE1_HCLKd2     /* PCLK1 = HCLK / 2 */
#define STM32_PCLK1_FREQUENCY     (STM32_HCLK_FREQUENCY / 2)

/* APB2 clock (PCLK2) is HCLK/2 (70 MHz) */

#define STM32_RCC_D2CFGR_D2PPRE2  RCC_D2CFGR_D2PPRE2_HCLKd2     /* PCLK2 = HCLK / 2 */
#define STM32_PCLK2_FREQUENCY     (STM32_HCLK_FREQUENCY / 2)

/* APB3 clock (PCLK3) is HCLK/2 (70 MHz) */

#define STM32_RCC_D1CFGR_D1PPRE   RCC_D1CFGR_D1PPRE_HCLKd2      /* PCLK3 = HCLK / 2 */
#define STM32_PCLK3_FREQUENCY     (STM32_HCLK_FREQUENCY / 2)

/* APB4 clock (PCLK4) is HCLK/2 (70 MHz) */

#define STM32_RCC_D3CFGR_D3PPRE   RCC_D3CFGR_D3PPRE_HCLKd2      /* PCLK4 = HCLK / 2 */
#define STM32_PCLK4_FREQUENCY     (STM32_HCLK_FREQUENCY / 2)

/* Timer clock frequencies */

/* Timers driven from APB1 will be twice PCLK1 */

#define STM32_APB1_TIM2_CLKIN   (2 * STM32_PCLK1_FREQUENCY)
#define STM32_APB1_TIM3_CLKIN   (2 * STM32_PCLK1_FREQUENCY)
#define STM32_APB1_TIM4_CLKIN   (2 * STM32_PCLK1_FREQUENCY)
#define STM32_APB1_TIM5_CLKIN   (2 * STM32_PCLK1_FREQUENCY)
#define STM32_APB1_TIM6_CLKIN   (2 * STM32_PCLK1_FREQUENCY)
#define STM32_APB1_TIM7_CLKIN   (2 * STM32_PCLK1_FREQUENCY)
#define STM32_APB1_TIM12_CLKIN  (2 * STM32_PCLK1_FREQUENCY)
#define STM32_APB1_TIM13_CLKIN  (2 * STM32_PCLK1_FREQUENCY)
#define STM32_APB1_TIM14_CLKIN  (2 * STM32_PCLK1_FREQUENCY)

/* Timers driven from APB2 will be twice PCLK2 */

#define STM32_APB2_TIM1_CLKIN   (2 * STM32_PCLK2_FREQUENCY)
#define STM32_APB2_TIM8_CLKIN   (2 * STM32_PCLK2_FREQUENCY)
#define STM32_APB2_TIM15_CLKIN  (2 * STM32_PCLK2_FREQUENCY)
#define STM32_APB2_TIM16_CLKIN  (2 * STM32_PCLK2_FREQUENCY)
#define STM32_APB2_TIM17_CLKIN  (2 * STM32_PCLK2_FREQUENCY)

/* Kernel Clock Configuration
 *
 * Note: look at Table 57 in ST Manual (RM0455)
 */

/* I2C123 clock source - HSI */

#define STM32_RCC_D2CCIP2R_I2C123SRC RCC_D2CCIP2R_I2C123SEL_HSI

/* I2C4 clock source - HSI */

#define STM32_RCC_D3CCIPR_I2C4SRC    RCC_D3CCIPR_I2C4SEL_HSI

/* SPI123 clock source - PLL1Q */

#define STM32_RCC_D2CCIP1R_SPI123SRC RCC_D2CCIP1R_SPI123SEL_PLL1

/* SPI45 clock source - APB (PCLK2) */

#define STM32_RCC_D2CCIP1R_SPI45SRC  RCC_D2CCIP1R_SPI45SEL_APB

/* SPI6 clock source - APB (PCLK4) */

#define STM32_RCC_D3CCIPR_SPI6SRC    RCC_D3CCIPR_SPI6SEL_PCLK4

/* USB 1 and 2 clock source - HSI48 */

#define STM32_RCC_D2CCIP2R_USBSRC    RCC_D2CCIP2R_USBSEL_HSI48

/* ADC 1 2 clock source - PLL2P (not configured, use default) */

#define STM32_RCC_D3CCIPR_ADCSRC     RCC_D3CCIPR_ADCSEL_PLL2

/* FLASH wait states
 *
 * For STM32H7B3 at VOS0 (highest performance):
 *  ------------ ---------- -----------
 *  Vcore        MAX ACLK   WAIT STATES
 *  ------------ ---------- -----------
 *  VOS0         Up to 140  3
 *  VOS1         Up to 112  2
 *  VOS2         Up to 84   1
 *  VOS3         Up to 42   0
 *  ------------ ---------- -----------
 *
 * We're running HCLK at 140 MHz in VOS0, so we need 3 wait states
 */

#define BOARD_FLASH_WAITSTATES 3

/* SDMMC definitions ********************************************************/

/* Init 400kHz, PLL1Q/(2*175) = 140MHz/350 = 400kHz */

#define STM32_SDMMC_INIT_CLKDIV     (175 << STM32_SDMMC_CLKCR_CLKDIV_SHIFT)

/* 25 MHz for default speed, PLL1Q/(2*2.8) ~ 25 MHz
 * Using divider of 3: 140MHz/(2*3) = 23.3 MHz
 */

#define STM32_SDMMC_MMCXFR_CLKDIV   (3 << STM32_SDMMC_CLKCR_CLKDIV_SHIFT)
#define STM32_SDMMC_SDXFR_CLKDIV    (3 << STM32_SDMMC_CLKCR_CLKDIV_SHIFT)

#define STM32_SDMMC_CLKCR_EDGE      STM32_SDMMC_CLKCR_NEGEDGE

/* LED definitions **********************************************************/

/* The STM32H7B3I-DISCO has 2 user LEDs:
 *
 *   LD2 Blue  on PG2  (active high)
 *   LD3 Red   on PG11 (active high)
 *
 * If CONFIG_ARCH_LEDS is not defined, then the user can control the LEDs
 * in any way. The following definitions are used to access individual LEDs.
 */

/* LED index values for use with board_userled() */

#define BOARD_LED1        0
#define BOARD_LED2        1
#define BOARD_NLEDS       2

#define BOARD_LED_BLUE    BOARD_LED1
#define BOARD_LED_RED     BOARD_LED2

/* LED bits for use with board_userled_all() */

#define BOARD_LED1_BIT    (1 << BOARD_LED1)
#define BOARD_LED2_BIT    (1 << BOARD_LED2)

/* If CONFIG_ARCH_LEDS is defined, the usage by the board port is defined in
 * include/board.h and src/stm32_autoleds.c. The LEDs are used to encode
 * OS-related events as follows:
 *
 *   SYMBOL                     Meaning                      LED state
 *                                                        Blue  Red
 *   ----------------------  --------------------------  ------ -----
 */

#define LED_STARTED        0 /* NuttX has been started   OFF    OFF   */
#define LED_HEAPALLOCATE   1 /* Heap has been allocated  ON     OFF   */
#define LED_IRQSENABLED    2 /* Interrupts enabled       OFF    ON    */
#define LED_STACKCREATED   3 /* Idle stack created       ON     ON    */
#define LED_INIRQ          4 /* In an interrupt          GLOW   N/C   */
#define LED_SIGNAL         5 /* In a signal handler      N/C    GLOW  */
#define LED_ASSERTION      6 /* An assertion failed      ON     ON    */
#define LED_PANIC          7 /* The system has crashed   N/C    Blink */
#define LED_IDLE           8 /* MCU is in sleep mode     OFF    ON    */

/* Thus if both LEDs are statically on, NuttX has successfully booted and
 * is, apparently, running normally. If the Red LED is flashing at
 * approximately 2Hz, then a fatal error has been detected and the system
 * has halted.
 */

/* Button definitions *******************************************************/

/* The STM32H7B3I-DISCO supports one button:
 *
 *   B2 (Blue/Wake-up) on PC13 - active low (directly connected to ground
 *   when pressed)
 */

#define BUTTON_USER        0
#define NUM_BUTTONS        1
#define BUTTON_USER_BIT    (1 << BUTTON_USER)

/* Alternate function pin selections ****************************************/

/* USART1 (ST-LINK Virtual Console) */

#define GPIO_USART1_RX    (GPIO_USART1_RX_2 | GPIO_SPEED_100MHz)  /* PA10 */
#define GPIO_USART1_TX    (GPIO_USART1_TX_2 | GPIO_SPEED_100MHz)  /* PA9 */

/****************************************************************************
 * Public Data
 ****************************************************************************/

#ifndef __ASSEMBLY__

#undef EXTERN
#if defined(__cplusplus)
#define EXTERN extern "C"
extern "C"
{
#else
#define EXTERN extern
#endif

/****************************************************************************
 * Public Function Prototypes
 ****************************************************************************/

#undef EXTERN
#if defined(__cplusplus)
}
#endif

#endif /* __ASSEMBLY__ */
#endif /* __BOARDS_ARM_STM32H7_STM32H7B3I_DISCO_INCLUDE_BOARD_H */
