Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 28 17:11:24 2017
| Host         : DESKTOP-21QJ68E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |            9 |
| No           | No                    | Yes                    |              93 |           45 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              46 |           12 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------------------------------------------+------------------+------------------+----------------+
|        Clock Signal        |                   Enable Signal                   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------+---------------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG             | key_de/inst/inst/Ps2Interface_i/bits_count        | rst_IBUF         |                2 |              4 |
|  clk_IBUF_BUFG             | key_de/op/E[0]                                    | rst_IBUF         |                2 |              5 |
|  _test/clk_divider_reg[15] |                                                   | _rst_1p/rst_1p   |                4 |              7 |
|  clk_IBUF_BUFG             | key_de/inst/inst/Ps2Interface_i/rx_finish         | rst_IBUF         |                1 |              8 |
|  clk_IBUF_BUFG             | key_de/inst/inst/Ps2Interface_i/rx_valid          | rst_IBUF         |                2 |              8 |
|  _clk_16/clk_16            |                                                   | _rst_1p/rst_1p   |                5 |              9 |
|  clk_IBUF_BUFG             | key_de/key[9]_i_1_n_0                             | rst_IBUF         |                2 |             10 |
|  clk_IBUF_BUFG             | key_de/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | rst_IBUF         |                3 |             11 |
|  _clk_16/clk_16            |                                                   |                  |                4 |             16 |
|  clk_IBUF_BUFG             |                                                   | _rst_1p/rst_1p   |                4 |             16 |
|  clk_IBUF_BUFG             |                                                   |                  |                5 |             18 |
|  clk_IBUF_BUFG             |                                                   | rst_IBUF         |               32 |             61 |
+----------------------------+---------------------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 5      |                     1 |
| 7      |                     1 |
| 8      |                     2 |
| 9      |                     1 |
| 10     |                     1 |
| 11     |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


