// Seed: 585459071
module module_0 (
    input tri id_0,
    output tri id_1,
    output tri0 id_2,
    input uwire id_3,
    input uwire id_4,
    input wire id_5,
    input supply1 id_6
);
  logic [7:0] id_8;
  assign id_8[1 : 1] = 1;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    output wire  id_0,
    input  uwire id_1,
    input  tri   id_2,
    output tri   id_3,
    input  wand  id_4,
    input  wire  id_5,
    output tri1  id_6,
    output wor   id_7,
    output wor   id_8,
    input  tri   id_9,
    output uwire id_10,
    output tri0  id_11,
    input  wor   id_12
);
  tri1 id_14 = 1;
  wire id_15;
  supply1 id_16;
  module_0 modCall_1 (
      id_16,
      id_10,
      id_10,
      id_5,
      id_1,
      id_1,
      id_5
  );
  assign modCall_1.id_5 = 0;
  uwire id_17 = id_5;
  assign id_16 = {1, id_1, 1, id_14, id_17};
  assign id_8  = id_9;
  assign id_0  = 1;
endmodule
