Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Sun Feb  2 17:01:12 2020
| Host         : DESKTOP-QCQ218O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ov7670_top_timing_summary_routed.rpt -pb ov7670_top_timing_summary_routed.pb -rpx ov7670_top_timing_summary_routed.rpx -warn_on_violation
| Design       : ov7670_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 899 register/latch pins with no clock driven by root clock pin: OV7670_PCLK (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_125M (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2727 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     30.117        0.000                      0                  994        0.122        0.000                      0                  994        2.000        0.000                       0                   304  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clock_inst/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_clock         {0.000 20.000}       40.000          25.000          
  clkfbout_clock         {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_inst/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clock              30.117        0.000                      0                  994        0.122        0.000                      0                  994       19.500        0.000                       0                   300  
  clkfbout_clock                                                                                                                                                          12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_inst/inst/clk_in1
  To Clock:  clock_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_inst/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock
  To Clock:  clk_out1_clock

Setup :            0  Failing Endpoints,  Worst Slack       30.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.117ns  (required time - arrival time)
  Source:                 u_VGA_Dispay/address_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        9.022ns  (logic 0.642ns (7.116%)  route 8.380ns (92.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.378ns = ( 36.622 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.712ns
    Clock Pessimism Removal (CPR):    -0.576ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         1.963    -3.712    u_VGA_Dispay/clk_out1
    SLICE_X102Y121       FDCE                                         r  u_VGA_Dispay/address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y121       FDCE (Prop_fdce_C_Q)         0.518    -3.194 f  u_VGA_Dispay/address_reg[12]/Q
                         net (fo=39, routed)          7.691     4.497    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X32Y112        LUT5 (Prop_lut5_I2_O)        0.124     4.621 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__10/O
                         net (fo=1, routed)           0.689     5.310    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y21         RAMB36E1                                     r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         1.689    36.622    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y21         RAMB36E1                                     r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.576    36.046    
                         clock uncertainty           -0.176    35.870    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    35.427    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         35.427    
                         arrival time                          -5.310    
  -------------------------------------------------------------------
                         slack                                 30.117    

Slack (MET) :             30.233ns  (required time - arrival time)
  Source:                 u_VGA_Dispay/address_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        8.700ns  (logic 0.664ns (7.632%)  route 8.036ns (92.368%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.380ns = ( 36.620 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.712ns
    Clock Pessimism Removal (CPR):    -0.576ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         1.963    -3.712    u_VGA_Dispay/clk_out1
    SLICE_X102Y121       FDCE                                         r  u_VGA_Dispay/address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y121       FDCE (Prop_fdce_C_Q)         0.518    -3.194 f  u_VGA_Dispay/address_reg[12]/Q
                         net (fo=39, routed)          7.691     4.497    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X32Y112        LUT5 (Prop_lut5_I1_O)        0.146     4.643 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__12/O
                         net (fo=1, routed)           0.345     4.988    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y22         RAMB36E1                                     r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         1.687    36.620    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y22         RAMB36E1                                     r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.576    36.044    
                         clock uncertainty           -0.176    35.868    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    35.221    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         35.221    
                         arrival time                          -4.988    
  -------------------------------------------------------------------
                         slack                                 30.233    

Slack (MET) :             30.857ns  (required time - arrival time)
  Source:                 u_VGA_Dispay/address_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        8.145ns  (logic 0.642ns (7.882%)  route 7.503ns (92.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.497ns = ( 36.503 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.712ns
    Clock Pessimism Removal (CPR):    -0.594ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         1.963    -3.712    u_VGA_Dispay/clk_out1
    SLICE_X102Y121       FDCE                                         r  u_VGA_Dispay/address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y121       FDCE (Prop_fdce_C_Q)         0.518    -3.194 r  u_VGA_Dispay/address_reg[12]/Q
                         net (fo=39, routed)          6.513     3.319    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X32Y92         LUT5 (Prop_lut5_I2_O)        0.124     3.443 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__0/O
                         net (fo=1, routed)           0.990     4.433    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X3Y18         RAMB36E1                                     r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         1.570    36.503    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y18         RAMB36E1                                     r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.594    35.909    
                         clock uncertainty           -0.176    35.733    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    35.290    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         35.290    
                         arrival time                          -4.433    
  -------------------------------------------------------------------
                         slack                                 30.857    

Slack (MET) :             31.152ns  (required time - arrival time)
  Source:                 u_VGA_Dispay/address_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        7.988ns  (logic 0.642ns (8.037%)  route 7.346ns (91.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.377ns = ( 36.623 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.712ns
    Clock Pessimism Removal (CPR):    -0.576ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         1.963    -3.712    u_VGA_Dispay/clk_out1
    SLICE_X102Y121       FDCE                                         r  u_VGA_Dispay/address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y121       FDCE (Prop_fdce_C_Q)         0.518    -3.194 r  u_VGA_Dispay/address_reg[12]/Q
                         net (fo=39, routed)          7.003     3.809    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X32Y102        LUT5 (Prop_lut5_I3_O)        0.124     3.933 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__7/O
                         net (fo=1, routed)           0.343     4.276    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y20         RAMB36E1                                     r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         1.690    36.623    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.576    36.047    
                         clock uncertainty           -0.176    35.871    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    35.428    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         35.428    
                         arrival time                          -4.276    
  -------------------------------------------------------------------
                         slack                                 31.152    

Slack (MET) :             31.215ns  (required time - arrival time)
  Source:                 u_VGA_Dispay/address_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        7.526ns  (logic 0.668ns (8.876%)  route 6.858ns (91.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.554ns = ( 36.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.712ns
    Clock Pessimism Removal (CPR):    -0.594ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         1.963    -3.712    u_VGA_Dispay/clk_out1
    SLICE_X102Y121       FDCE                                         r  u_VGA_Dispay/address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y121       FDCE (Prop_fdce_C_Q)         0.518    -3.194 f  u_VGA_Dispay/address_reg[12]/Q
                         net (fo=39, routed)          6.513     3.319    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X32Y92         LUT5 (Prop_lut5_I2_O)        0.150     3.469 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__5/O
                         net (fo=1, routed)           0.345     3.814    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y18         RAMB36E1                                     r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         1.513    36.446    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.594    35.852    
                         clock uncertainty           -0.176    35.676    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    35.029    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         35.029    
                         arrival time                          -3.814    
  -------------------------------------------------------------------
                         slack                                 31.215    

Slack (MET) :             31.323ns  (required time - arrival time)
  Source:                 u_VGA_Dispay/address_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        7.619ns  (logic 0.642ns (8.426%)  route 6.977ns (91.574%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.557ns = ( 36.443 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.712ns
    Clock Pessimism Removal (CPR):    -0.594ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         1.963    -3.712    u_VGA_Dispay/clk_out1
    SLICE_X102Y121       FDCE                                         r  u_VGA_Dispay/address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y121       FDCE (Prop_fdce_C_Q)         0.518    -3.194 r  u_VGA_Dispay/address_reg[12]/Q
                         net (fo=39, routed)          6.093     2.899    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X32Y82         LUT5 (Prop_lut5_I3_O)        0.124     3.023 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__2/O
                         net (fo=1, routed)           0.884     3.907    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y17         RAMB36E1                                     r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         1.510    36.443    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.594    35.849    
                         clock uncertainty           -0.176    35.673    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    35.230    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         35.230    
                         arrival time                          -3.907    
  -------------------------------------------------------------------
                         slack                                 31.323    

Slack (MET) :             31.628ns  (required time - arrival time)
  Source:                 u_VGA_Dispay/address_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        7.104ns  (logic 0.666ns (9.375%)  route 6.438ns (90.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.563ns = ( 36.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.712ns
    Clock Pessimism Removal (CPR):    -0.594ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         1.963    -3.712    u_VGA_Dispay/clk_out1
    SLICE_X102Y121       FDCE                                         r  u_VGA_Dispay/address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y121       FDCE (Prop_fdce_C_Q)         0.518    -3.194 f  u_VGA_Dispay/address_reg[12]/Q
                         net (fo=39, routed)          6.093     2.899    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X32Y82         LUT5 (Prop_lut5_I3_O)        0.148     3.047 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__3/O
                         net (fo=1, routed)           0.345     3.392    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y16         RAMB36E1                                     r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         1.504    36.437    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.594    35.843    
                         clock uncertainty           -0.176    35.667    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    35.020    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         35.020    
                         arrival time                          -3.392    
  -------------------------------------------------------------------
                         slack                                 31.628    

Slack (MET) :             31.831ns  (required time - arrival time)
  Source:                 u_VGA_Dispay/address_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        7.258ns  (logic 0.664ns (9.148%)  route 6.594ns (90.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.327ns = ( 36.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.715ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         1.960    -3.715    u_VGA_Dispay/clk_out1
    SLICE_X102Y122       FDCE                                         r  u_VGA_Dispay/address_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDCE (Prop_fdce_C_Q)         0.518    -3.197 f  u_VGA_Dispay/address_reg[16]/Q
                         net (fo=38, routed)          6.095     2.898    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X54Y115        LUT5 (Prop_lut5_I0_O)        0.146     3.044 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__6/O
                         net (fo=1, routed)           0.499     3.543    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X3Y23         RAMB36E1                                     r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         1.740    36.673    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y23         RAMB36E1                                     r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.476    36.197    
                         clock uncertainty           -0.176    36.021    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    35.374    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         35.374    
                         arrival time                          -3.543    
  -------------------------------------------------------------------
                         slack                                 31.831    

Slack (MET) :             31.877ns  (required time - arrival time)
  Source:                 u_VGA_Dispay/address_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        7.216ns  (logic 0.671ns (9.298%)  route 6.545ns (90.702%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.320ns = ( 36.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.715ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         1.960    -3.715    u_VGA_Dispay/clk_out1
    SLICE_X102Y122       FDCE                                         r  u_VGA_Dispay/address_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDCE (Prop_fdce_C_Q)         0.518    -3.197 f  u_VGA_Dispay/address_reg[16]/Q
                         net (fo=38, routed)          5.674     2.477    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X54Y107        LUT5 (Prop_lut5_I0_O)        0.153     2.630 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__8/O
                         net (fo=1, routed)           0.872     3.501    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X3Y20         RAMB36E1                                     r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         1.747    36.680    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y20         RAMB36E1                                     r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.476    36.204    
                         clock uncertainty           -0.176    36.028    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.650    35.378    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         35.378    
                         arrival time                          -3.501    
  -------------------------------------------------------------------
                         slack                                 31.877    

Slack (MET) :             31.932ns  (required time - arrival time)
  Source:                 u_VGA_Dispay/address_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        7.366ns  (logic 0.642ns (8.716%)  route 6.724ns (91.284%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.323ns = ( 36.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.715ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         1.960    -3.715    u_VGA_Dispay/clk_out1
    SLICE_X102Y122       FDCE                                         r  u_VGA_Dispay/address_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y122       FDCE (Prop_fdce_C_Q)         0.518    -3.197 f  u_VGA_Dispay/address_reg[16]/Q
                         net (fo=38, routed)          6.095     2.898    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X54Y115        LUT5 (Prop_lut5_I0_O)        0.124     3.022 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__11/O
                         net (fo=1, routed)           0.629     3.651    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X3Y22         RAMB36E1                                     r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         1.744    36.677    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.476    36.201    
                         clock uncertainty           -0.176    36.025    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    35.582    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         35.582    
                         arrival time                          -3.651    
  -------------------------------------------------------------------
                         slack                                 31.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.644ns
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         0.708    -0.690    rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y127       FDPE                                         r  rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDPE (Prop_fdpe_C_Q)         0.141    -0.549 r  rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.493    rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y127       FDPE                                         r  rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         0.981    -0.644    rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y127       FDPE                                         r  rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.046    -0.690    
    SLICE_X113Y127       FDPE (Hold_fdpe_C_D)         0.075    -0.615    rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         0.709    -0.689    rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y129       FDRE                                         r  rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.548 r  rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.091    -0.457    rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X112Y129       LUT2 (Prop_lut2_I1_O)        0.048    -0.409 r  rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/pDataOutRaw[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.409    rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/pDataOutRaw[5]_i_1_n_0
    SLICE_X112Y129       FDRE                                         r  rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         0.983    -0.642    rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism             -0.034    -0.676    
    SLICE_X112Y129       FDRE (Hold_fdre_C_D)         0.131    -0.545    rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.646ns
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         0.706    -0.692    rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y126       FDRE                                         r  rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.551 r  rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.091    -0.460    rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X112Y126       LUT5 (Prop_lut5_I3_O)        0.045    -0.415 r  rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.415    rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1_n_0
    SLICE_X112Y126       FDRE                                         r  rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         0.979    -0.646    rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDRE                                         r  rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism             -0.033    -0.679    
    SLICE_X112Y126       FDRE (Hold_fdre_C_D)         0.121    -0.558    rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/lcd_data_r0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.889%)  route 0.101ns (35.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         0.688    -0.710    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X91Y106        FDRE                                         r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.569 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=16, routed)          0.101    -0.468    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[4]
    SLICE_X90Y106        LUT5 (Prop_lut5_I1_O)        0.045    -0.423 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=1, routed)           0.000    -0.423    u_VGA_Dispay/doutb[9]
    SLICE_X90Y106        FDRE                                         r  u_VGA_Dispay/lcd_data_r0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         0.962    -0.663    u_VGA_Dispay/clk_out1
    SLICE_X90Y106        FDRE                                         r  u_VGA_Dispay/lcd_data_r0_reg[9]/C
                         clock pessimism             -0.034    -0.697    
    SLICE_X90Y106        FDRE (Hold_fdre_C_D)         0.121    -0.576    u_VGA_Dispay/lcd_data_r0_reg[9]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 IIC/mI2C_CLK_DIV_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC/mI2C_CLK_DIV_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.549%)  route 0.074ns (28.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         0.634    -0.764    IIC/clk_out1
    SLICE_X106Y91        FDRE                                         r  IIC/mI2C_CLK_DIV_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.623 r  IIC/mI2C_CLK_DIV_reg[6]/Q
                         net (fo=6, routed)           0.074    -0.549    IIC/mI2C_CLK_DIV[6]
    SLICE_X107Y91        LUT6 (Prop_lut6_I3_O)        0.045    -0.504 r  IIC/mI2C_CLK_DIV[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.504    IIC/mI2C_CLK_DIV[9]_i_1_n_0
    SLICE_X107Y91        FDRE                                         r  IIC/mI2C_CLK_DIV_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         0.904    -0.721    IIC/clk_out1
    SLICE_X107Y91        FDRE                                         r  IIC/mI2C_CLK_DIV_reg[9]/C
                         clock pessimism             -0.030    -0.751    
    SLICE_X107Y91        FDRE (Hold_fdre_C_D)         0.092    -0.659    IIC/mI2C_CLK_DIV_reg[9]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.063%)  route 0.062ns (22.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.646ns
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         0.707    -0.691    rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X108Y128       FDRE                                         r  rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y128       FDRE (Prop_fdre_C_Q)         0.164    -0.527 r  rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/Q
                         net (fo=2, routed)           0.062    -0.465    rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[2]
    SLICE_X109Y128       LUT6 (Prop_lut6_I1_O)        0.045    -0.420 r  rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.420    rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1_n_0
    SLICE_X109Y128       FDRE                                         r  rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         0.979    -0.646    rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X109Y128       FDRE                                         r  rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.032    -0.678    
    SLICE_X109Y128       FDRE (Hold_fdre_C_D)         0.091    -0.587    rgb_to_hdmi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_VGA_Dispay/vCounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/frame_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.717%)  route 0.115ns (38.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.673ns
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         0.680    -0.718    u_VGA_Dispay/clk_out1
    SLICE_X105Y122       FDCE                                         r  u_VGA_Dispay/vCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y122       FDCE (Prop_fdce_C_Q)         0.141    -0.577 r  u_VGA_Dispay/vCounter_reg[1]/Q
                         net (fo=13, routed)          0.115    -0.461    u_VGA_Dispay/vCounter_reg_n_0_[1]
    SLICE_X104Y122       LUT6 (Prop_lut6_I2_O)        0.045    -0.416 r  u_VGA_Dispay/frame_en_i_1/O
                         net (fo=1, routed)           0.000    -0.416    u_VGA_Dispay/frame_en_i_1_n_0
    SLICE_X104Y122       FDRE                                         r  u_VGA_Dispay/frame_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         0.952    -0.673    u_VGA_Dispay/clk_out1
    SLICE_X104Y122       FDRE                                         r  u_VGA_Dispay/frame_en_reg/C
                         clock pessimism             -0.032    -0.705    
    SLICE_X104Y122       FDRE (Hold_fdre_C_D)         0.121    -0.584    u_VGA_Dispay/frame_en_reg
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.646ns
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         0.706    -0.692    rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y126       FDRE                                         r  rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.551 r  rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/Q
                         net (fo=1, routed)           0.086    -0.465    rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[7]
    SLICE_X111Y126       LUT5 (Prop_lut5_I3_O)        0.045    -0.420 r  rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.420    rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1_n_0
    SLICE_X111Y126       FDRE                                         r  rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         0.979    -0.646    rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y126       FDRE                                         r  rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism             -0.033    -0.679    
    SLICE_X111Y126       FDRE (Hold_fdre_C_D)         0.091    -0.588    rgb_to_hdmi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_VGA_Dispay/address_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.108%)  route 0.278ns (62.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.620ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         0.683    -0.715    u_VGA_Dispay/clk_out1
    SLICE_X102Y118       FDCE                                         r  u_VGA_Dispay/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y118       FDCE (Prop_fdce_C_Q)         0.164    -0.551 r  u_VGA_Dispay/address_reg[2]/Q
                         net (fo=39, routed)          0.278    -0.273    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X5Y44         RAMB18E1                                     r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         1.005    -0.620    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB18_X5Y44         RAMB18E1                                     r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.011    -0.630    
    RAMB18_X5Y44         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.447    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 IIC/i2c_en_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC/Config_Done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.189ns (58.380%)  route 0.135ns (41.620%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         0.634    -0.764    IIC/clk_out1
    SLICE_X109Y92        FDRE                                         r  IIC/i2c_en_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.623 r  IIC/i2c_en_r1_reg/Q
                         net (fo=13, routed)          0.135    -0.488    IIC/i2c_en_r1
    SLICE_X108Y92        LUT4 (Prop_lut4_I1_O)        0.048    -0.440 r  IIC/Config_Done_i_1/O
                         net (fo=1, routed)           0.000    -0.440    IIC/Config_Done_i_1_n_0
    SLICE_X108Y92        FDRE                                         r  IIC/Config_Done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=299, routed)         0.904    -0.721    IIC/clk_out1
    SLICE_X108Y92        FDRE                                         r  IIC/Config_Done_reg/C
                         clock pessimism             -0.030    -0.751    
    SLICE_X108Y92        FDRE (Hold_fdre_C_D)         0.133    -0.618    IIC/Config_Done_reg
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X4Y16    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X5Y14    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X4Y14    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X4Y18    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X4Y17    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X4Y23    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X4Y15    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X5Y15    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X4Y19    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X4Y24    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y93   IIC/FSM_sequential_mSetup_ST_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y93   IIC/FSM_sequential_mSetup_ST_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y96   IIC/LUT_INDEX_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y96   IIC/LUT_INDEX_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y96   IIC/LUT_INDEX_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y96   IIC/LUT_INDEX_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y96   IIC/LUT_INDEX_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y96   IIC/LUT_INDEX_reg_rep[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y96   IIC/LUT_INDEX_reg_rep[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y92   IIC/i2c_en_r0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y110   frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y92   IIC/Config_Done_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y93   IIC/FSM_sequential_mSetup_ST_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y93   IIC/FSM_sequential_mSetup_ST_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y96   IIC/LUT_INDEX_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y96   IIC/LUT_INDEX_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y96   IIC/LUT_INDEX_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y96   IIC/LUT_INDEX_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y96   IIC/LUT_INDEX_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X94Y89    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_67_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock
  To Clock:  clkfbout_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  clock_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKFBOUT



