<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml v6pcieDMA.twx v6pcieDMA.ncd -o v6pcieDMA.twr v6pcieDMA.pcf
-ucf ABB3_pcie_4_lane_Emu_FIFO_elink.ucf

</twCmdLine><twDesign>v6pcieDMA.ncd</twDesign><twDesignPath>v6pcieDMA.ncd</twDesignPath><twPCF>v6pcieDMA.pcf</twPCF><twPcfPath>v6pcieDMA.pcf</twPcfPath><twDevInfo arch="artix7" pkg="fbg676"><twDevName>xc7a200t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="NET &quot;userclk_200MHz_p&quot; PERIOD = 200 MHz HIGH 50 %;" ScopeName="">NET &quot;clk_200MHz&quot; PERIOD = 5 ns HIGH 50%;</twConstName><twItemCnt>6259</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4162</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>5.052</twMinPer></twConstHead><twPathRptBanner iPaths="512" iCriticalPaths="1" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[31].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (SLICE_X60Y171.CIN), 512 paths
</twPathRptBanner><twPathRpt anchorID="7"><twConstPath anchorID="8" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.052</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[31].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twTotPathDel>5.017</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[31].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twLogLvls>33</twLogLvls><twSrcSite>SLICE_X61Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X61Y137.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/gand_dly1&lt;6&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y139.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/gand_dly1&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y139.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y140.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y140.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y141.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y141.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y142.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y142.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y143.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y143.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y144.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y144.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y145.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y145.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y146.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y146.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y147.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y147.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y148.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y148.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y149.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y149.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y150.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y150.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y151.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y151.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y152.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y152.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y153.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y153.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y154.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y155.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y155.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y156.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y156.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y157.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y157.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y158.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y158.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y159.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y159.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y160.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y160.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y161.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y161.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y162.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y162.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y163.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y163.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y164.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y164.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y165.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y165.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y166.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y166.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y167.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y167.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y168.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y168.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y169.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y169.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[30].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[30].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y170.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[30].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y170.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[31].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[31].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y171.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[31].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y171.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/DOUT_tmp</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[31].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[31].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twBEL></twPathDel><twLogDel>4.117</twLogDel><twRouteDel>0.900</twRouteDel><twTotDel>5.017</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twDestClk><twPctLog>82.1</twPctLog><twPctRoute>17.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.033</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[31].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twTotPathDel>4.932</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[31].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twLogLvls>33</twLogLvls><twSrcSite>SLICE_X61Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X61Y139.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/gand_dly2&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y139.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/gand_dly1&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y139.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y140.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y140.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y141.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y141.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y142.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y142.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y143.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y143.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y144.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y144.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y145.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y145.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y146.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y146.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y147.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y147.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y148.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y148.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y149.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y149.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y150.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y150.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y151.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y151.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y152.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y152.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y153.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y153.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y154.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y155.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y155.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y156.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y156.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y157.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y157.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y158.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y158.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y159.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y159.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y160.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y160.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y161.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y161.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y162.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y162.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y163.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y163.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y164.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y164.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y165.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y165.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y166.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y166.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y167.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y167.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y168.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y168.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y169.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y169.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[30].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[30].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y170.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[30].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y170.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[31].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[31].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y171.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[31].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y171.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/DOUT_tmp</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[31].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[31].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twBEL></twPathDel><twLogDel>4.117</twLogDel><twRouteDel>0.815</twRouteDel><twTotDel>4.932</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twDestClk><twPctLog>83.5</twPctLog><twPctRoute>16.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.035</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[31].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twTotPathDel>4.930</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[31].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twLogLvls>33</twLogLvls><twSrcSite>SLICE_X59Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X59Y139.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/gand_dly1&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y139.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/gand_dly1&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y139.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y140.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y140.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y141.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y141.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y142.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y142.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y143.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y143.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y144.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y144.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y145.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y145.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y146.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y146.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y147.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y147.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y148.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y148.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y149.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y149.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y150.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y150.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y151.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y151.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y152.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y152.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y153.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y153.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y154.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y155.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y155.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y156.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y156.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y157.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y157.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y158.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y158.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y159.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y159.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y160.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y160.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y161.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y161.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y162.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y162.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y163.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y163.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y164.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y164.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y165.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y165.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y166.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y166.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y167.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y167.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y168.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y168.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y169.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y169.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[30].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[30].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y170.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[30].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y170.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[31].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[31].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y171.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[31].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y171.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/DOUT_tmp</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[31].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[31].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twBEL></twPathDel><twLogDel>4.116</twLogDel><twRouteDel>0.814</twRouteDel><twTotDel>4.930</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twDestClk><twPctLog>83.5</twPctLog><twPctRoute>16.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ (SLICE_X90Y55.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.002</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL2</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twDest><twTotPathDel>4.963</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL2</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X67Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly2</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL2</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.157</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly2</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y55.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_load</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_NSL</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.996</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_load</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y55.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twBEL></twPathDel><twLogDel>0.810</twLogDel><twRouteDel>4.153</twRouteDel><twTotDel>4.963</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.051</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twDest><twTotPathDel>4.914</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X73Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X73Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y55.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_load</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_NSL</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.996</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_load</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y55.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twBEL></twPathDel><twLogDel>0.793</twLogDel><twRouteDel>4.121</twRouteDel><twTotDel>4.914</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.090</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_CR</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twDest><twTotPathDel>4.875</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_CR</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X67Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/CAP_RESET_dly1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_CR</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y55.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.068</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/CAP_RESET_dly1</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y55.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_load</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_NSL</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.996</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_load</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y55.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twBEL></twPathDel><twLogDel>0.811</twLogDel><twRouteDel>4.064</twRouteDel><twTotDel>4.875</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="480" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (SLICE_X76Y147.CIN), 480 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.012</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twTotPathDel>4.953</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twLogLvls>31</twLogLvls><twSrcSite>SLICE_X77Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X77Y118.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/gand_dly1&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y117.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/gand_dly1&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y117.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y118.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y118.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y119.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y119.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y120.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y120.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y121.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y121.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y122.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y122.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y123.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y123.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y124.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y125.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y125.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y126.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y126.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y127.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y127.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y128.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y128.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y129.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y130.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y131.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y132.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y133.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y134.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y135.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y136.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y136.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y137.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y137.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y138.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y138.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y139.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y139.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y140.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y140.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y141.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y141.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y142.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y142.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y143.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y143.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y144.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y144.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y145.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y145.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y146.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y146.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y147.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y147.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/DOUT_tmp</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twBEL></twPathDel><twLogDel>3.915</twLogDel><twRouteDel>1.038</twRouteDel><twTotDel>4.953</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twDestClk><twPctLog>79.0</twPctLog><twPctRoute>21.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.125</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twTotPathDel>4.840</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twLogLvls>31</twLogLvls><twSrcSite>SLICE_X75Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X75Y117.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>theTlpControl/Memory_Space/_n5486&lt;7&gt;1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y117.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/gand_dly1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y117.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y118.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y118.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y119.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y119.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y120.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y120.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y121.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y121.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y122.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y122.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y123.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y123.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y124.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y125.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y125.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y126.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y126.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y127.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y127.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y128.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y128.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y129.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y130.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y131.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y132.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y133.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y134.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y135.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y136.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y136.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y137.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y137.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y138.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y138.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y139.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y139.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y140.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y140.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y141.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y141.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y142.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y142.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y143.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y143.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y144.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y144.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y145.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y145.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y146.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y146.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y147.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y147.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/DOUT_tmp</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twBEL></twPathDel><twLogDel>4.045</twLogDel><twRouteDel>0.795</twRouteDel><twTotDel>4.840</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twDestClk><twPctLog>83.6</twPctLog><twPctRoute>16.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.155</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twTotPathDel>4.810</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twLogLvls>31</twLogLvls><twSrcSite>SLICE_X77Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X77Y118.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/gand_dly1&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y117.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/gand_dly1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y117.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y118.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y118.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y119.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y119.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y120.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y120.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y121.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y121.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y122.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y122.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y123.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y123.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y124.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y125.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y125.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y126.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y126.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y127.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y127.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y128.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y128.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y129.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y129.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y130.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y130.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y131.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y132.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y133.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y134.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y135.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y135.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y136.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y136.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y137.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y137.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y138.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y138.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y139.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y139.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y140.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y140.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y141.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y141.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y142.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y142.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y143.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y143.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y144.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y144.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y145.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y145.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y146.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y146.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y147.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y147.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/DOUT_tmp</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/U_CS_GAND_SRL_A7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twBEL></twPathDel><twLogDel>4.023</twLogDel><twRouteDel>0.787</twRouteDel><twTotDel>4.810</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twDestClk><twPctLog>83.6</twPctLog><twPctRoute>16.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;clk_200MHz&quot; PERIOD = 5 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36 (RAMB36_X2Y21.DIBDI29), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.010</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[688].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.010</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[688].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X40Y109.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.347</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;688&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[688].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y21.DIBDI29</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;688&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y21.CLKBWRCLKU</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.622</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.275</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.010</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twDestClk><twPctLog>-2750.0</twPctLog><twPctRoute>2850.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X3Y25.DIBDI29), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.013</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[436].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.013</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[436].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X60Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X60Y129.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.347</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;436&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[436].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y25.DIBDI29</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.288</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;436&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y25.CLKBWRCLKU</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.622</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.275</twLogDel><twRouteDel>0.288</twRouteDel><twTotDel>0.013</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twDestClk><twPctLog>-2115.4</twPctLog><twPctRoute>2215.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 (RAMB36_X2Y22.DIBDI26), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.021</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[613].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.021</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[613].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X40Y110.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.347</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;612&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[613].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y22.DIBDI26</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.296</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;613&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y22.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.622</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.275</twLogDel><twRouteDel>0.296</twRouteDel><twTotDel>0.021</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200MHz</twDestClk><twPctLog>-1309.5</twPctLog><twPctRoute>1409.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="31"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;clk_200MHz&quot; PERIOD = 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="32" type="MINPERIOD" name="Trper_CLKB" slack="2.830" period="5.000" constraintValue="5.000" deviceLimit="2.170" freqLimit="460.829" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X5Y28.CLKBWRCLKL" clockNet="clk_200MHz"/><twPinLimit anchorID="33" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="2.830" period="5.000" constraintValue="5.000" deviceLimit="2.170" freqLimit="460.829" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/CLKBWRCLKU" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/CLKBWRCLKU" locationPin="RAMB36_X5Y28.CLKBWRCLKU" clockNet="clk_200MHz"/><twPinLimit anchorID="34" type="MINPERIOD" name="Trper_CLKB" slack="2.830" period="5.000" constraintValue="5.000" deviceLimit="2.170" freqLimit="460.829" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X6Y26.CLKBWRCLKL" clockNet="clk_200MHz"/></twPinLimitRpt></twConst><twConst anchorID="35" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="NET &quot;sys_reset_n&quot; TIG;" ScopeName="">PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X123Y63.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="36"><twUnconstPath anchorID="37" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.141</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.031</twDel><twSUTime>0.075</twSUTime><twTotPathDel>3.106</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X96Y68.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X96Y68.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y68.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y65.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.998</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y65.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y63.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.915</twLogDel><twRouteDel>2.191</twRouteDel><twTotDel>3.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X94Y68.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twUnconstPath anchorID="39" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.245</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.195</twDel><twSUTime>0.015</twSUTime><twTotPathDel>1.210</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X96Y68.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X96Y68.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y68.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y68.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y68.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.645</twLogDel><twRouteDel>0.565</twRouteDel><twTotDel>1.210</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X95Y68.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twUnconstPath anchorID="41" twDataPathType="twDataPathMaxDelay" ><twTotDel>0.875</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>0.767</twDel><twSUTime>0.073</twSUTime><twTotPathDel>0.840</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X96Y68.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X96Y68.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y68.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y68.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.598</twLogDel><twRouteDel>0.242</twRouteDel><twTotDel>0.840</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>71.2</twPctLog><twPctRoute>28.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X95Y68.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twUnconstPath anchorID="43" twDataPathType="twDataPathMinDelay" ><twTotDel>0.209</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>0.291</twDel><twSUTime>0.047</twSUTime><twTotPathDel>0.244</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X96Y68.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X96Y68.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y68.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X95Y68.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.047</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.110</twRouteDel><twTotDel>0.244</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X94Y68.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twUnconstPath anchorID="45" twDataPathType="twDataPathMinDelay" ><twTotDel>0.381</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>0.475</twDel><twSUTime>0.059</twSUTime><twTotPathDel>0.416</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X96Y68.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X96Y68.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y68.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y68.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X94Y68.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.059</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.167</twLogDel><twRouteDel>0.249</twRouteDel><twTotDel>0.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X123Y63.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twUnconstPath anchorID="47" twDataPathType="twDataPathMinDelay" ><twTotDel>1.294</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>1.375</twDel><twSUTime>0.046</twSUTime><twTotPathDel>1.329</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X96Y68.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X96Y68.AQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y68.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y65.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y65.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y63.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X123Y63.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.046</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.270</twLogDel><twRouteDel>1.059</twRouteDel><twTotDel>1.329</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="48" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="NET &quot;sys_reset_n&quot; TIG;" ScopeName="">PATH &quot;TS_J2_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="49" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="NET &quot;sys_reset_n&quot; TIG;" ScopeName="">PATH &quot;TS_J3_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="50" twConstType="PATHBLOCK" ><twConstHead uID="5"><twConstName UCFConstName="NET &quot;sys_reset_n&quot; TIG;" ScopeName="">PATH &quot;TS_J4_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X96Y68.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="51"><twUnconstPath anchorID="52" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.171</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>6.171</twTotPathDel><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X58Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y60.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">4.180</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y66.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y68.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.589</twLogDel><twRouteDel>5.582</twRouteDel><twTotDel>6.171</twTotDel><twPctLog>9.5</twPctLog><twPctRoute>90.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="53"><twUnconstPath anchorID="54" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.534</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>5.534</twTotPathDel><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X56Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y65.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.313</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y65.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y66.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y68.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.815</twLogDel><twRouteDel>4.719</twRouteDel><twTotDel>5.534</twTotDel><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="55"><twUnconstPath anchorID="56" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.336</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>5.336</twTotPathDel><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X58Y81.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y60.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.345</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y66.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y68.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.589</twLogDel><twRouteDel>4.747</twRouteDel><twTotDel>5.336</twTotDel><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X96Y68.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twUnconstPath anchorID="58" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.582</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>2.293</twDel><twSUTime>0.254</twSUTime><twTotPathDel>2.547</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X56Y66.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y68.SR</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.766</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y68.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.781</twLogDel><twRouteDel>1.766</twRouteDel><twTotDel>2.547</twTotDel><twDestClk twEdge ="twFalling">icon_control0&lt;13&gt;</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J4_TO_D2_ila_pro_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X96Y68.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twUnconstPath anchorID="60" twDataPathType="twDataPathMinDelay" ><twTotDel>1.242</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twDel>1.214</twDel><twSUTime>-0.063</twSUTime><twTotPathDel>1.277</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X56Y66.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y68.SR</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.013</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X96Y68.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twLogDel>0.264</twLogDel><twRouteDel>1.013</twRouteDel><twTotDel>1.277</twTotDel><twDestClk twEdge ="twFalling">icon_control0&lt;13&gt;</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="61" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>9364</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1502</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>13.171</twMinPer></twConstHead><twPathRptBanner iPaths="693" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X90Y84.D2), 693 paths
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.829</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>13.136</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X58Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X58Y112.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y140.D5</twSite><twDelType>net</twDelType><twFanCnt>102</twFanCnt><twDelInfo twEdge="twRising">5.711</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y140.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/gand_dly1&lt;183&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_202</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y125.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_202</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1820</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_142</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y103.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.422</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_142</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_136</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y100.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_9</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y100.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_81</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_41</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y80.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y80.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y84.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.440</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y84.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>1.451</twLogDel><twRouteDel>11.685</twRouteDel><twTotDel>13.136</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.951</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>13.014</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X58Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X58Y112.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y143.D1</twSite><twDelType>net</twDelType><twFanCnt>102</twFanCnt><twDelInfo twEdge="twRising">6.189</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y143.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1913</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1913</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y139.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1913</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y139.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;320&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_143</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.503</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_143</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_136</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y100.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_9</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y100.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_81</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_41</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y80.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y80.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y84.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.440</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y84.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>1.451</twLogDel><twRouteDel>11.563</twRouteDel><twTotDel>13.014</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.167</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>12.798</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X58Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X58Y112.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y138.A5</twSite><twDelType>net</twDelType><twFanCnt>102</twFanCnt><twDelInfo twEdge="twRising">5.408</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y138.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>theTlpControl/tx_Itf/N6</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1915</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y109.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.658</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1915</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_137</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_137</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y109.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_137</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_137</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y100.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y100.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_81</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_41</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y80.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y80.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y84.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.440</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y84.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>1.451</twLogDel><twRouteDel>11.347</twRouteDel><twTotDel>12.798</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36 (RAMB36_X3Y29.ENARDENL), 11 paths
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.923</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twDest><twTotPathDel>13.042</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X58Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y65.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">4.031</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y65.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y80.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.132</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y80.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y29.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">6.545</twDelInfo><twComp>icon_control0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y29.CLKARDCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.334</twLogDel><twRouteDel>11.708</twRouteDel><twTotDel>13.042</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>10.2</twPctLog><twPctRoute>89.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.279</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twDest><twTotPathDel>12.686</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X58Y81.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y65.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.670</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y65.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y80.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.132</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y80.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y29.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">6.545</twDelInfo><twComp>icon_control0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y29.CLKARDCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.339</twLogDel><twRouteDel>11.347</twRouteDel><twTotDel>12.686</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>10.6</twPctLog><twPctRoute>89.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.603</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twDest><twTotPathDel>12.362</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X56Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y65.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.313</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y65.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y80.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y80.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y29.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">6.545</twDelInfo><twComp>icon_control0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y29.CLKARDCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.393</twLogDel><twRouteDel>10.969</twRouteDel><twTotDel>12.362</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36 (RAMB36_X3Y29.ENARDENU), 11 paths
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.923</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twDest><twTotPathDel>13.042</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X58Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y65.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">4.031</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y65.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y80.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.132</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y80.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y29.ENARDENU</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">6.545</twDelInfo><twComp>icon_control0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y29.CLKARDCLKU</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.334</twLogDel><twRouteDel>11.708</twRouteDel><twTotDel>13.042</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>10.2</twPctLog><twPctRoute>89.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.279</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twDest><twTotPathDel>12.686</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X58Y81.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y65.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.670</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y65.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y80.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.132</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y80.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y29.ENARDENU</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">6.545</twDelInfo><twComp>icon_control0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y29.CLKARDCLKU</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.339</twLogDel><twRouteDel>11.347</twRouteDel><twTotDel>12.686</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>10.6</twPctLog><twPctRoute>89.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.603</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twDest><twTotPathDel>12.362</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X56Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y65.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.313</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y65.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y80.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y80.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y29.ENARDENU</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">6.545</twDelInfo><twComp>icon_control0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y29.CLKARDCLKU</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.393</twLogDel><twRouteDel>10.969</twRouteDel><twTotDel>12.362</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X90Y84.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.128</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>0.128</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X91Y84.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y84.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.063</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y84.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>0.065</twLogDel><twRouteDel>0.063</twRouteDel><twTotDel>0.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X90Y84.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.168</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>0.168</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X91Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y84.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.103</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X90Y84.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>0.065</twLogDel><twRouteDel>0.103</twRouteDel><twTotDel>0.168</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_STAT/U_TDO (SLICE_X89Y88.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.179</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_STAT/U_TDO</twDest><twTotPathDel>0.179</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_STAT/U_TDO</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X88Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X88Y88.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y88.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X89Y88.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.046</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO_VEC&lt;15&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_STAT/U_TDO_next</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.118</twLogDel><twRouteDel>0.061</twRouteDel><twTotDel>0.179</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>65.9</twPctLog><twPctRoute>34.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="86"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="87" type="MINPERIOD" name="Trper_CLKA" slack="27.830" period="30.000" constraintValue="30.000" deviceLimit="2.170" freqLimit="460.829" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/CLKARDCLKL" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/CLKARDCLKL" locationPin="RAMB36_X5Y28.CLKARDCLKL" clockNet="icon_control0&lt;0&gt;"/><twPinLimit anchorID="88" type="MINPERIOD" name="Trper_CLKA" slack="27.830" period="30.000" constraintValue="30.000" deviceLimit="2.170" freqLimit="460.829" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/CLKARDCLKU" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/CLKARDCLKU" locationPin="RAMB36_X5Y28.CLKARDCLKU" clockNet="icon_control0&lt;0&gt;"/><twPinLimit anchorID="89" type="MINPERIOD" name="Trper_CLKA" slack="27.830" period="30.000" constraintValue="30.000" deviceLimit="2.170" freqLimit="460.829" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/CLKARDCLKL" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_A7.U_CS_BRAM_CASCADE_A7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/CLKARDCLKL" locationPin="RAMB36_X6Y26.CLKARDCLKL" clockNet="icon_control0&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="90" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.545</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X58Y81.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathFromToDelay"><twSlack>11.455</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twTotPathDel>3.510</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X114Y80.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y80.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.986</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>2.858</twRouteDel><twTotDel>3.510</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X58Y81.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathFromToDelay"><twSlack>11.455</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twTotPathDel>3.510</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X114Y80.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y80.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.986</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>2.858</twRouteDel><twTotDel>3.510</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X58Y81.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathFromToDelay"><twSlack>11.455</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twTotPathDel>3.510</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X114Y80.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y80.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.986</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>2.858</twRouteDel><twTotDel>3.510</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X92Y93.SR), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="97"><twSlack>0.838</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X114Y80.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y80.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X92Y93.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.009</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twLogDel>0.177</twLogDel><twRouteDel>0.696</twRouteDel><twTotDel>0.873</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X91Y84.CE), 1 path
</twPathRptBanner><twRacePath anchorID="98"><twSlack>0.898</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X114Y80.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y80.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y84.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X91Y84.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.039</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.225</twLogDel><twRouteDel>0.708</twRouteDel><twTotDel>0.933</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X91Y84.CE), 1 path
</twPathRptBanner><twRacePath anchorID="99"><twSlack>0.898</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X114Y80.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y80.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y84.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X91Y84.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.039</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.225</twLogDel><twRouteDel>0.708</twRouteDel><twTotDel>0.933</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="100" twConstType="PATHDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.049</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X114Y80.C2), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathFromToDelay"><twSlack>13.951</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>1.014</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X114Y80.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y80.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y80.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>0.562</twRouteDel><twTotDel>1.014</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X114Y80.C2), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="103"><twSlack>0.333</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X114Y80.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y80.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X114Y80.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.047</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.239</twRouteDel><twTotDel>0.333</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="104" twConstType="PATHBLOCK" ><twConstHead uID="9"><twConstName UCFConstName="NET &quot;sys_reset_n&quot; TIG;" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>18191</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1684</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[220].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X76Y149.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="105"><twUnconstPath anchorID="106" twDataPathType="twDataPathMaxDelay" ><twTotDel>13.193</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[220].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>12.866</twDel><twSUTime>0.292</twSUTime><twTotPathDel>13.158</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[220].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X58Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y65.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">4.031</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y65.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y80.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.132</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y149.SR</twSite><twDelType>net</twDelType><twFanCnt>139</twFanCnt><twDelInfo twEdge="twRising">6.936</twDelInfo><twComp>icon_control0&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y149.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/gand_dly1&lt;223&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[220].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>12.099</twRouteDel><twTotDel>13.158</twTotDel><twDestClk twEdge ="twRising">clk_200MHz</twDestClk><twPctLog>8.0</twPctLog><twPctRoute>92.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="107"><twUnconstPath anchorID="108" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.837</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[220].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>12.510</twDel><twSUTime>0.292</twSUTime><twTotPathDel>12.802</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[220].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X58Y81.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y65.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.670</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y65.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y80.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.132</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y149.SR</twSite><twDelType>net</twDelType><twFanCnt>139</twFanCnt><twDelInfo twEdge="twRising">6.936</twDelInfo><twComp>icon_control0&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y149.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/gand_dly1&lt;223&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[220].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.064</twLogDel><twRouteDel>11.738</twRouteDel><twTotDel>12.802</twTotDel><twDestClk twEdge ="twRising">clk_200MHz</twDestClk><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="109"><twUnconstPath anchorID="110" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.309</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[220].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>11.982</twDel><twSUTime>0.292</twSUTime><twTotPathDel>12.274</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[220].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X56Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y65.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.313</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y80.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y149.SR</twSite><twDelType>net</twDelType><twFanCnt>139</twFanCnt><twDelInfo twEdge="twRising">6.936</twDelInfo><twComp>icon_control0&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y149.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/gand_dly1&lt;223&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[220].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>0.935</twLogDel><twRouteDel>11.339</twRouteDel><twTotDel>12.274</twTotDel><twDestClk twEdge ="twRising">clk_200MHz</twDestClk><twPctLog>7.6</twPctLog><twPctRoute>92.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[221].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X76Y149.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="111"><twUnconstPath anchorID="112" twDataPathType="twDataPathMaxDelay" ><twTotDel>13.193</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[221].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>12.866</twDel><twSUTime>0.292</twSUTime><twTotPathDel>13.158</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[221].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X58Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y65.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">4.031</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y65.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y80.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.132</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y149.SR</twSite><twDelType>net</twDelType><twFanCnt>139</twFanCnt><twDelInfo twEdge="twRising">6.936</twDelInfo><twComp>icon_control0&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y149.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/gand_dly1&lt;223&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[221].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>12.099</twRouteDel><twTotDel>13.158</twTotDel><twDestClk twEdge ="twRising">clk_200MHz</twDestClk><twPctLog>8.0</twPctLog><twPctRoute>92.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="113"><twUnconstPath anchorID="114" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.837</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[221].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>12.510</twDel><twSUTime>0.292</twSUTime><twTotPathDel>12.802</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[221].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X58Y81.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y65.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.670</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y65.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y80.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.132</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y149.SR</twSite><twDelType>net</twDelType><twFanCnt>139</twFanCnt><twDelInfo twEdge="twRising">6.936</twDelInfo><twComp>icon_control0&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y149.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/gand_dly1&lt;223&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[221].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.064</twLogDel><twRouteDel>11.738</twRouteDel><twTotDel>12.802</twTotDel><twDestClk twEdge ="twRising">clk_200MHz</twDestClk><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="115"><twUnconstPath anchorID="116" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.309</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[221].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>11.982</twDel><twSUTime>0.292</twSUTime><twTotPathDel>12.274</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[221].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X56Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y65.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.313</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y80.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y149.SR</twSite><twDelType>net</twDelType><twFanCnt>139</twFanCnt><twDelInfo twEdge="twRising">6.936</twDelInfo><twComp>icon_control0&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y149.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/gand_dly1&lt;223&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[221].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>0.935</twLogDel><twRouteDel>11.339</twRouteDel><twTotDel>12.274</twTotDel><twDestClk twEdge ="twRising">clk_200MHz</twDestClk><twPctLog>7.6</twPctLog><twPctRoute>92.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[222].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X76Y149.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="117"><twUnconstPath anchorID="118" twDataPathType="twDataPathMaxDelay" ><twTotDel>13.193</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[222].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>12.866</twDel><twSUTime>0.292</twSUTime><twTotPathDel>13.158</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[222].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X58Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y65.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">4.031</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y65.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y80.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.132</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y149.SR</twSite><twDelType>net</twDelType><twFanCnt>139</twFanCnt><twDelInfo twEdge="twRising">6.936</twDelInfo><twComp>icon_control0&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y149.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/gand_dly1&lt;223&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[222].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>12.099</twRouteDel><twTotDel>13.158</twTotDel><twDestClk twEdge ="twRising">clk_200MHz</twDestClk><twPctLog>8.0</twPctLog><twPctRoute>92.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="119"><twUnconstPath anchorID="120" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.837</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[222].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>12.510</twDel><twSUTime>0.292</twSUTime><twTotPathDel>12.802</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[222].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X58Y81.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y65.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.670</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y65.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y80.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.132</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y149.SR</twSite><twDelType>net</twDelType><twFanCnt>139</twFanCnt><twDelInfo twEdge="twRising">6.936</twDelInfo><twComp>icon_control0&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y149.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/gand_dly1&lt;223&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[222].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>1.064</twLogDel><twRouteDel>11.738</twRouteDel><twTotDel>12.802</twTotDel><twDestClk twEdge ="twRising">clk_200MHz</twDestClk><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="121"><twUnconstPath anchorID="122" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.309</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[222].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twDel>11.982</twDel><twSUTime>0.292</twSUTime><twTotPathDel>12.274</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[222].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X56Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y65.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.313</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP1</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y80.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y149.SR</twSite><twDelType>net</twDelType><twFanCnt>139</twFanCnt><twDelInfo twEdge="twRising">6.936</twDelInfo><twComp>icon_control0&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y149.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/gand_dly1&lt;223&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_A7.U_CS_GANDX_SRL_A7/G_GAND_DLY1[222].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twLogDel>0.935</twLogDel><twRouteDel>11.339</twRouteDel><twTotDel>12.274</twTotDel><twDestClk twEdge ="twRising">clk_200MHz</twDestClk><twPctLog>7.6</twPctLog><twPctRoute>92.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (SLICE_X87Y90.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="123"><twUnconstPath anchorID="124" twDataPathType="twDataPathMinDelay" ><twTotDel>0.156</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR</twDest><twDel>0.238</twDel><twSUTime>0.047</twSUTime><twTotPathDel>0.191</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X86Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X86Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y90.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X87Y90.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.047</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.097</twRouteDel><twTotDel>0.191</twTotDel><twDestClk twEdge ="twRising">clk_200MHz</twDestClk><twPctLog>49.2</twPctLog><twPctRoute>50.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (SLICE_X87Y90.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="125"><twUnconstPath anchorID="126" twDataPathType="twDataPathMinDelay" ><twTotDel>0.207</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR</twDest><twDel>0.289</twDel><twSUTime>0.047</twSUTime><twTotPathDel>0.242</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X86Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X86Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y90.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X87Y90.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.047</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.148</twRouteDel><twTotDel>0.242</twTotDel><twDestClk twEdge ="twRising">clk_200MHz</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR (SLICE_X87Y90.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="127"><twUnconstPath anchorID="128" twDataPathType="twDataPathMinDelay" ><twTotDel>0.209</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR</twDest><twDel>0.291</twDel><twSUTime>0.047</twSUTime><twTotPathDel>0.244</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X86Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X86Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y90.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X87Y90.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.047</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.150</twRouteDel><twTotDel>0.244</twTotDel><twDestClk twEdge ="twRising">clk_200MHz</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="129" twConstType="PATHBLOCK" ><twConstHead uID="10"><twConstName UCFConstName="NET &quot;sys_reset_n&quot; TIG;" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>1859</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1795</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X123Y63.A6), 17 paths
</twPathRptBanner><twPathRpt anchorID="130"><twUnconstPath anchorID="131" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.674</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>4.564</twDel><twSUTime>0.075</twSUTime><twTotPathDel>4.639</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X91Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X91Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y90.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.811</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y65.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.513</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U_ila_pro_0/N18</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y63.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>3.870</twRouteDel><twTotDel>4.639</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="132"><twUnconstPath anchorID="133" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.449</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>4.339</twDel><twSUTime>0.075</twSUTime><twTotPathDel>4.414</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X90Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X90Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y90.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y65.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.513</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U_ila_pro_0/N18</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y63.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.823</twLogDel><twRouteDel>3.591</twRouteDel><twTotDel>4.414</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="134"><twUnconstPath anchorID="135" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.409</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>4.299</twDel><twSUTime>0.075</twSUTime><twTotPathDel>4.374</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X91Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X91Y55.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y90.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.442</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y65.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.513</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y65.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>U_ila_pro_0/N18</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y63.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y63.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.873</twLogDel><twRouteDel>3.501</twRouteDel><twTotDel>4.374</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (SLICE_X50Y63.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="136"><twUnconstPath anchorID="137" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.190</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twDest><twDel>3.824</twDel><twSUTime>0.331</twSUTime><twTotPathDel>4.155</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X56Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y62.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.525</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>icon_control0&lt;21&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.761</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y63.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twBEL></twPathDel><twLogDel>0.869</twLogDel><twRouteDel>3.286</twRouteDel><twTotDel>4.155</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X88Y60.A2), 4 paths
</twPathRptBanner><twPathRpt anchorID="138"><twUnconstPath anchorID="139" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.334</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>3.334</twTotPathDel><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X42Y56.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y58.C3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;15&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I2.U_MUX4/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y60.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.976</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;15&gt;</twComp></twPathDel><twLogDel>0.538</twLogDel><twRouteDel>2.796</twRouteDel><twTotDel>3.334</twTotDel><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="140"><twUnconstPath anchorID="141" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.321</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>3.321</twTotPathDel><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X42Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y58.C5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;15&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I2.U_MUX4/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y60.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.976</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;15&gt;</twComp></twPathDel><twLogDel>0.538</twLogDel><twRouteDel>2.783</twRouteDel><twTotDel>3.321</twTotDel><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="142"><twUnconstPath anchorID="143" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.297</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>3.297</twTotPathDel><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200MHz</twSrcClk><twPathDel><twSite>SLICE_X42Y62.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;2&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y58.C4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;15&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I2.U_MUX4/Mmux_O11</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y60.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.976</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out&lt;15&gt;</twComp></twPathDel><twLogDel>0.538</twLogDel><twRouteDel>2.759</twRouteDel><twTotDel>3.297</twTotDel><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="144" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC TS_SYSCLK = PERIOD &quot;SYSCLK&quot; 100 MHz HIGH 50 %;" ScopeName="">TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.538</twMinPer></twConstHead><twPinLimitRpt anchorID="145"><twPinLimitBanner>Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="146" type="MINPERIOD" name="Tgtpper_GTREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0" logResource="v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0" locationPin="GTPE2_COMMON_X0Y1.GTREFCLK0" clockNet="sys_clk_c"/></twPinLimitRpt></twConst><twConst anchorID="147" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="TIMESPEC TS_CLK_125 = PERIOD &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50 % PRIORITY 1;" ScopeName="">TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 1;</twConstName><twItemCnt>3689</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2389</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.615</twMinPer></twConstHead><twPathRptBanner iPaths="38" iCriticalPaths="0" sType="EndPoint">Paths for end point v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (SLICE_X19Y198.A6), 38 paths
</twPathRptBanner><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.385</twSlack><twSrc BELType="FF">v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_2</twSrc><twDest BELType="FF">v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twTotPathDel>7.474</twTotPathDel><twClkSkew dest = "0.768" src = "0.718">-0.050</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_2</twSrc><twDest BELType='FF'>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X63Y198.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X63Y198.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>v7_pcie_i/pipe_rx1_data_gt&lt;3&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y198.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.551</twDelInfo><twComp>v7_pcie_i/pipe_rx1_data_gt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y198.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/N01</twComp><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3-In3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y198.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y198.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/N01</twComp><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y198.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y198.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/mmcm_lock_reg1</twComp><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y198.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y198.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/mmcm_lock_reg1</twComp><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y198.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.489</twDelInfo><twComp>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y198.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3</twComp><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o13</twBEL><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twBEL></twPathDel><twLogDel>0.874</twLogDel><twRouteDel>6.600</twRouteDel><twTotDel>7.474</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/pipe_clk</twDestClk><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.429</twSlack><twSrc BELType="FF">v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_4</twSrc><twDest BELType="FF">v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twTotPathDel>7.430</twTotPathDel><twClkSkew dest = "0.768" src = "0.718">-0.050</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_4</twSrc><twDest BELType='FF'>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X62Y198.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X62Y198.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>v7_pcie_i/pipe_rx1_data_gt&lt;7&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y198.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.453</twDelInfo><twComp>v7_pcie_i/pipe_rx1_data_gt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y198.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/N01</twComp><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3-In3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y198.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y198.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/N01</twComp><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y198.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y198.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/mmcm_lock_reg1</twComp><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y198.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y198.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/mmcm_lock_reg1</twComp><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y198.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.489</twDelInfo><twComp>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y198.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3</twComp><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o13</twBEL><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twBEL></twPathDel><twLogDel>0.928</twLogDel><twRouteDel>6.502</twRouteDel><twTotDel>7.430</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/pipe_clk</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.478</twSlack><twSrc BELType="FF">v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_5</twSrc><twDest BELType="FF">v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twTotPathDel>7.381</twTotPathDel><twClkSkew dest = "0.768" src = "0.718">-0.050</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_5</twSrc><twDest BELType='FF'>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X62Y198.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X62Y198.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>v7_pcie_i/pipe_rx1_data_gt&lt;7&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y198.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.622</twDelInfo><twComp>v7_pcie_i/pipe_rx1_data_gt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y198.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/N01</twComp><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y198.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y198.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/mmcm_lock_reg1</twComp><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y198.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y198.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/mmcm_lock_reg1</twComp><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y198.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.489</twDelInfo><twComp>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y198.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3</twComp><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o13</twBEL><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twBEL></twPathDel><twLogDel>0.823</twLogDel><twRouteDel>6.558</twRouteDel><twTotDel>7.381</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/pipe_clk</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="38" iCriticalPaths="0" sType="EndPoint">Paths for end point v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (SLICE_X23Y198.C6), 38 paths
</twPathRptBanner><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.428</twSlack><twSrc BELType="FF">v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3</twSrc><twDest BELType="FF">v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twTotPathDel>7.335</twTotPathDel><twClkSkew dest = "0.766" src = "0.812">0.046</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3</twSrc><twDest BELType='FF'>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y198.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X19Y198.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3</twComp><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y197.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">3.433</twDelInfo><twComp>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y197.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_start_reg2</twComp><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y197.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y197.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_start_reg2</twComp><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y198.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.036</twDelInfo><twComp>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y198.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>v7_pcie_i/pipe_rx2_valid_gt</twComp><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o13</twBEL><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twBEL></twPathDel><twLogDel>0.662</twLogDel><twRouteDel>6.673</twRouteDel><twTotDel>7.335</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/pipe_clk</twDestClk><twPctLog>9.0</twPctLog><twPctRoute>91.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.542</twSlack><twSrc BELType="FF">v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3</twSrc><twDest BELType="FF">v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twTotPathDel>7.221</twTotPathDel><twClkSkew dest = "0.766" src = "0.812">0.046</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3</twSrc><twDest BELType='FF'>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X19Y198.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X19Y198.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3</twComp><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y197.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">3.628</twDelInfo><twComp>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y197.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_start_reg2</twComp><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y198.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.036</twDelInfo><twComp>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y198.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>v7_pcie_i/pipe_rx2_valid_gt</twComp><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o13</twBEL><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twBEL></twPathDel><twLogDel>0.557</twLogDel><twRouteDel>6.664</twRouteDel><twTotDel>7.221</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/pipe_clk</twDestClk><twPctLog>7.7</twPctLog><twPctRoute>92.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.786</twSlack><twSrc BELType="FF">v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q_1</twSrc><twDest BELType="FF">v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twTotPathDel>7.067</twTotPathDel><twClkSkew dest = "0.766" src = "0.722">-0.044</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q_1</twSrc><twDest BELType='FF'>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X60Y198.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X60Y198.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>v7_pcie_i/pipe_rx3_data_gt&lt;15&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y197.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.198</twDelInfo><twComp>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y197.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/N2</twComp><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_933_o_Mux_23_o11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y197.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y197.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/N2</twComp><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y197.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y197.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_start_reg2</twComp><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y197.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y197.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_start_reg2</twComp><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y198.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.036</twDelInfo><twComp>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y198.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>v7_pcie_i/pipe_rx2_valid_gt</twComp><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o13</twBEL><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twBEL></twPathDel><twLogDel>1.021</twLogDel><twRouteDel>6.046</twRouteDel><twTotDel>7.067</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/pipe_clk</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5 (SLICE_X46Y197.C4), 13 paths
</twPathRptBanner><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.522</twSlack><twSrc BELType="FF">v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg2</twSrc><twDest BELType="FF">v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5</twDest><twTotPathDel>7.154</twTotPathDel><twClkSkew dest = "0.680" src = "0.813">0.133</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg2</twSrc><twDest BELType='FF'>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X14Y198.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X14Y198.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg1&lt;0&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y197.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">4.512</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y197.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5-In3</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y197.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y197.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5-In3</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y197.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.764</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5-In5</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y197.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5-In13</twBEL><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5</twBEL></twPathDel><twLogDel>0.674</twLogDel><twRouteDel>6.480</twRouteDel><twTotDel>7.154</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/pipe_clk</twDestClk><twPctLog>9.4</twPctLog><twPctRoute>90.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.332</twSlack><twSrc BELType="FF">v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd4</twSrc><twDest BELType="FF">v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5</twDest><twTotPathDel>6.433</twTotPathDel><twClkSkew dest = "0.680" src = "0.724">0.044</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd4</twSrc><twDest BELType='FF'>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X42Y197.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y197.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd4</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y197.C1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">4.100</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y197.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5-In3</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y197.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.764</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5-In5</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y197.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5-In13</twBEL><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5</twBEL></twPathDel><twLogDel>0.569</twLogDel><twRouteDel>5.864</twRouteDel><twTotDel>6.433</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/pipe_clk</twDestClk><twPctLog>8.8</twPctLog><twPctRoute>91.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.837</twSlack><twSrc BELType="FF">v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd2</twSrc><twDest BELType="FF">v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5</twDest><twTotPathDel>4.930</twTotPathDel><twClkSkew dest = "0.680" src = "0.722">0.042</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd2</twSrc><twDest BELType='FF'>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y197.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X58Y197.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd2</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y197.C4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.651</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y197.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5-In3</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y197.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.764</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5-In5</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y197.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5-In13</twBEL><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5</twBEL></twPathDel><twLogDel>0.515</twLogDel><twRouteDel>4.415</twRouteDel><twTotDel>4.930</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/pipe_clk</twDestClk><twPctLog>10.4</twPctLog><twPctRoute>89.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 1;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.PIPERX2DATA1), 1 path
</twPathRptBanner><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.005</twSlack><twSrc BELType="FF">v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_1</twSrc><twDest BELType="CPU">v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twTotPathDel>0.396</twTotPathDel><twClkSkew dest = "0.924" src = "0.533">-0.391</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_1</twSrc><twDest BELType='CPU'>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y198.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X45Y198.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.181</twDelInfo><twComp>v7_pcie_i/pipe_rx2_data_gt&lt;7&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_1</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.PIPERX2DATA1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.685</twDelInfo><twComp>v7_pcie_i/pipe_rx2_data_gt&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.PIPECLK</twSite><twDelType>Tpcickc_MGT2</twDelType><twDelInfo twEdge="twFalling">-0.470</twDelInfo><twComp>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.289</twLogDel><twRouteDel>0.685</twRouteDel><twTotDel>0.396</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/pipe_clk</twDestClk><twPctLog>-73.0</twPctLog><twPctRoute>173.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.PIPERX1STATUS1), 1 path
</twPathRptBanner><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.009</twSlack><twSrc BELType="FF">v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_1</twSrc><twDest BELType="CPU">v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twTotPathDel>0.361</twTotPathDel><twClkSkew dest = "0.924" src = "0.572">-0.352</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_1</twSrc><twDest BELType='CPU'>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y198.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X17Y198.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>v7_pcie_i/pipe_rx1_status_gt&lt;2&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_1</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.PIPERX1STATUS1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.742</twDelInfo><twComp>v7_pcie_i/pipe_rx1_status_gt&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.PIPECLK</twSite><twDelType>Tpcickc_MGT1</twDelType><twDelInfo twEdge="twFalling">-0.522</twDelInfo><twComp>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.381</twLogDel><twRouteDel>0.742</twRouteDel><twTotDel>0.361</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/pipe_clk</twDestClk><twPctLog>-105.5</twPctLog><twPctRoute>205.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1 (SLICE_X144Y197.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="170"><twConstPath anchorID="171" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.011</twSlack><twSrc BELType="FF">v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START</twSrc><twDest BELType="FF">v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twDest><twTotPathDel>0.407</twTotPathDel><twClkSkew dest = "1.515" src = "1.190">-0.325</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START</twSrc><twDest BELType='FF'>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X151Y197.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X151Y197.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y197.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.341</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/rst_drp_start</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X144Y197.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.075</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg2</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_START_GND_943_o_MUX_5193_o11</twBEL><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1</twBEL></twPathDel><twLogDel>0.066</twLogDel><twRouteDel>0.341</twRouteDel><twTotDel>0.407</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="172"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 1;</twPinLimitBanner><twPinLimit anchorID="173" type="MINPERIOD" name="Tgtpper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPCLK" logResource="v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPCLK" locationPin="GTPE2_COMMON_X0Y1.DRPCLK" clockNet="v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk"/><twPinLimit anchorID="174" type="MINPERIOD" name="Tgtpper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK" logResource="v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK" locationPin="GTPE2_CHANNEL_X0Y5.DRPCLK" clockNet="v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk"/><twPinLimit anchorID="175" type="MINPERIOD" name="Tgtpper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK" logResource="v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK" locationPin="GTPE2_CHANNEL_X0Y7.DRPCLK" clockNet="v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk"/></twPinLimitRpt></twConst><twConst anchorID="176" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="TIMESPEC TS_CLK_USERCLK = PERIOD &quot;CLK_USERCLK&quot; TS_SYSCLK * 1.25 HIGH 50 %;" ScopeName="">TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 1.25 HIGH 50%;</twConstName><twItemCnt>933</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>658</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y47.ADDRARDADDRL11), 1 path
</twPathRptBanner><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.328</twSlack><twSrc BELType="CPU">v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>3.603</twTotPathDel><twClkSkew dest = "0.813" src = "0.811">-0.002</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v7_pcie_i/user_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMRXWADDR7</twSite><twDelType>Tpcicko_RXRAM</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y47.ADDRARDADDRL11</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.512</twDelInfo><twComp>v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_waddr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y47.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.512</twRouteDel><twTotDel>3.603</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/user_clk</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y47.ADDRARDADDRU11), 1 path
</twPathRptBanner><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.328</twSlack><twSrc BELType="CPU">v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>3.603</twTotPathDel><twClkSkew dest = "0.813" src = "0.811">-0.002</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v7_pcie_i/user_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMRXWADDR7</twSite><twDelType>Tpcicko_RXRAM</twDelType><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y47.ADDRARDADDRU11</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.512</twDelInfo><twComp>v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_waddr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y47.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>2.512</twRouteDel><twTotDel>3.603</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/user_clk</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y47.ADDRARDADDRL10), 1 path
</twPathRptBanner><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.370</twSlack><twSrc BELType="CPU">v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>3.561</twTotPathDel><twClkSkew dest = "0.813" src = "0.811">-0.002</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v7_pcie_i/user_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMRXWADDR6</twSite><twDelType>Tpcicko_RXRAM</twDelType><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y47.ADDRARDADDRL10</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.502</twDelInfo><twComp>v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_waddr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y47.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>2.502</twRouteDel><twTotDel>3.561</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/user_clk</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 1.25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y41.DIADI3), 1 path
</twPathRptBanner><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.110</twSlack><twSrc BELType="CPU">v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>0.193</twTotPathDel><twClkSkew dest = "0.416" src = "0.333">-0.083</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='CPU'>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/user_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMTXWDATA57</twSite><twDelType>Tpcicko_TXRAM</twDelType><twDelInfo twEdge="twFalling">0.035</twDelInfo><twComp>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y41.DIADI3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.454</twDelInfo><twComp>v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata&lt;57&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y41.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>-0.261</twLogDel><twRouteDel>0.454</twRouteDel><twTotDel>0.193</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/user_clk</twDestClk><twPctLog>-135.2</twPctLog><twPctRoute>235.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y41.DIADI11), 1 path
</twPathRptBanner><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.135</twSlack><twSrc BELType="CPU">v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>0.218</twTotPathDel><twClkSkew dest = "0.416" src = "0.333">-0.083</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='CPU'>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/user_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMTXWDATA65</twSite><twDelType>Tpcicko_TXRAM</twDelType><twDelInfo twEdge="twFalling">0.038</twDelInfo><twComp>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y41.DIADI11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.476</twDelInfo><twComp>v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata&lt;65&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y41.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>-0.258</twLogDel><twRouteDel>0.476</twRouteDel><twTotDel>0.218</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/user_clk</twDestClk><twPctLog>-118.3</twPctLog><twPctRoute>218.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y41.DIADI6), 1 path
</twPathRptBanner><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.136</twSlack><twSrc BELType="CPU">v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>0.219</twTotPathDel><twClkSkew dest = "0.416" src = "0.333">-0.083</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='CPU'>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/user_clk</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMTXWDATA60</twSite><twDelType>Tpcicko_TXRAM</twDelType><twDelInfo twEdge="twFalling">0.047</twDelInfo><twComp>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y41.DIADI6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.468</twDelInfo><twComp>v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata&lt;60&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y41.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>-0.249</twLogDel><twRouteDel>0.468</twRouteDel><twTotDel>0.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/user_clk</twDestClk><twPctLog>-113.7</twPctLog><twPctRoute>213.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="189"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 1.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="190" type="MINPERIOD" name="Tpciper_USERCLK(Fuserclk)" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" logResource="v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" locationPin="PCIE_X0Y0.USERCLK" clockNet="v7_pcie_i/user_clk"/><twPinLimit anchorID="191" type="MINPERIOD" name="Trper_CLKA" slack="5.830" period="8.000" constraintValue="8.000" deviceLimit="2.170" freqLimit="460.829" physResource="v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL" logResource="v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL" locationPin="RAMB36_X2Y46.CLKARDCLKL" clockNet="v7_pcie_i/user_clk"/><twPinLimit anchorID="192" type="MINPERIOD" name="Trper_CLKA" slack="5.830" period="8.000" constraintValue="8.000" deviceLimit="2.170" freqLimit="460.829" physResource="v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU" logResource="v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU" locationPin="RAMB36_X2Y46.CLKARDCLKU" clockNet="v7_pcie_i/user_clk"/></twPinLimitRpt></twConst><twConst anchorID="193" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="TIMESPEC TS_CLK_USERCLK2 = PERIOD &quot;CLK_USERCLK2&quot; TS_SYSCLK * 1.25 HIGH 50 %;" ScopeName="">TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 1.25 HIGH 50%;</twConstName><twItemCnt>78144</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>30416</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.996</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point theTlpControl/Memory_Space/DMA_us_Length_i_20 (SLICE_X6Y72.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="194"><twConstPath anchorID="195" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.004</twSlack><twSrc BELType="FF">trn_lnk_up_n_int_i</twSrc><twDest BELType="FF">theTlpControl/Memory_Space/DMA_us_Length_i_20</twDest><twTotPathDel>7.961</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trn_lnk_up_n_int_i</twSrc><twDest BELType='FF'>theTlpControl/Memory_Space/DMA_us_Length_i_20</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X123Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_trig2&lt;172&gt;</twSrcClk><twPathDel><twSite>SLICE_X123Y178.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>LEDs_IO_pin_1_OBUF</twComp><twBEL>trn_lnk_up_n_int_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y72.SR</twSite><twDelType>net</twDelType><twFanCnt>617</twFanCnt><twDelInfo twEdge="twRising">7.290</twDelInfo><twComp>LEDs_IO_pin_1_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y72.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>ila0_trig3&lt;186&gt;</twComp><twBEL>theTlpControl/Memory_Space/DMA_us_Length_i_20</twBEL></twPathDel><twLogDel>0.671</twLogDel><twRouteDel>7.290</twRouteDel><twTotDel>7.961</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ila0_trig2&lt;172&gt;</twDestClk><twPctLog>8.4</twPctLog><twPctRoute>91.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point theTlpControl/Memory_Space/DMA_us_Length_i_21 (SLICE_X6Y72.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="196"><twConstPath anchorID="197" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.038</twSlack><twSrc BELType="FF">trn_lnk_up_n_int_i</twSrc><twDest BELType="FF">theTlpControl/Memory_Space/DMA_us_Length_i_21</twDest><twTotPathDel>7.927</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>trn_lnk_up_n_int_i</twSrc><twDest BELType='FF'>theTlpControl/Memory_Space/DMA_us_Length_i_21</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X123Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_trig2&lt;172&gt;</twSrcClk><twPathDel><twSite>SLICE_X123Y178.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>LEDs_IO_pin_1_OBUF</twComp><twBEL>trn_lnk_up_n_int_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y72.SR</twSite><twDelType>net</twDelType><twFanCnt>617</twFanCnt><twDelInfo twEdge="twRising">7.290</twDelInfo><twComp>LEDs_IO_pin_1_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y72.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.258</twDelInfo><twComp>ila0_trig3&lt;186&gt;</twComp><twBEL>theTlpControl/Memory_Space/DMA_us_Length_i_21</twBEL></twPathDel><twLogDel>0.637</twLogDel><twRouteDel>7.290</twRouteDel><twTotDel>7.927</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ila0_trig2&lt;172&gt;</twDestClk><twPctLog>8.0</twPctLog><twPctRoute>92.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point theTlpControl/Memory_Space/DMA_us_Control_i_11 (SLICE_X46Y60.CE), 12 paths
</twPathRptBanner><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.040</twSlack><twSrc BELType="FF">theTlpControl/Memory_Space/Reg_WrMuxer_Lo_18</twSrc><twDest BELType="FF">theTlpControl/Memory_Space/DMA_us_Control_i_11</twDest><twTotPathDel>7.925</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>theTlpControl/Memory_Space/Reg_WrMuxer_Lo_18</twSrc><twDest BELType='FF'>theTlpControl/Memory_Space/DMA_us_Control_i_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X23Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_trig2&lt;172&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y156.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>theTlpControl/Memory_Space/Reg_WrMuxer_Lo_26</twComp><twBEL>theTlpControl/Memory_Space/Reg_WrMuxer_Lo_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y80.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">3.497</twDelInfo><twComp>theTlpControl/Memory_Space/Reg_WrMuxer_Lo_18</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>theTlpControl/DMA_us_Control&lt;9&gt;</twComp><twBEL>theTlpControl/Memory_Space/Regs_Wr_dma_V_nE_lo_r2_usDMA_Stop_i_AND_1010_o&lt;18&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y96.A1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>theTlpControl/Memory_Space/Regs_Wr_dma_V_nE_lo_r2_usDMA_Stop_i_AND_1010_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>theTlpControl/Memory_Space/Regs_Wr_dma_V_nE_hi_r2_usDMA_Stop_i_AND_1007_o</twComp><twBEL>theTlpControl/Memory_Space/_n3875_inv321</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.310</twDelInfo><twComp>theTlpControl/Memory_Space/_n3875_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>theTlpControl/DMA_us_Control&lt;14&gt;</twComp><twBEL>theTlpControl/Memory_Space/DMA_us_Control_i_11</twBEL></twPathDel><twLogDel>0.831</twLogDel><twRouteDel>7.094</twRouteDel><twTotDel>7.925</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ila0_trig2&lt;172&gt;</twDestClk><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.512</twSlack><twSrc BELType="FF">theTlpControl/Memory_Space/Regs_Wr_dma_V_nE_lo_r2</twSrc><twDest BELType="FF">theTlpControl/Memory_Space/DMA_us_Control_i_11</twDest><twTotPathDel>6.453</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>theTlpControl/Memory_Space/Regs_Wr_dma_V_nE_lo_r2</twSrc><twDest BELType='FF'>theTlpControl/Memory_Space/DMA_us_Control_i_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_trig2&lt;172&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y135.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>theTlpControl/Memory_Space/Regs_Wr_dma_V_nE_hi_r2</twComp><twBEL>theTlpControl/Memory_Space/Regs_Wr_dma_V_nE_lo_r2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y80.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.985</twDelInfo><twComp>theTlpControl/Memory_Space/Regs_Wr_dma_V_nE_lo_r2</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y80.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>theTlpControl/DMA_us_Control&lt;9&gt;</twComp><twBEL>theTlpControl/Memory_Space/Regs_Wr_dma_V_nE_lo_r2_usDMA_Stop_i_AND_1010_o&lt;18&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y96.A1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>theTlpControl/Memory_Space/Regs_Wr_dma_V_nE_lo_r2_usDMA_Stop_i_AND_1010_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>theTlpControl/Memory_Space/Regs_Wr_dma_V_nE_hi_r2_usDMA_Stop_i_AND_1007_o</twComp><twBEL>theTlpControl/Memory_Space/_n3875_inv321</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.310</twDelInfo><twComp>theTlpControl/Memory_Space/_n3875_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>theTlpControl/DMA_us_Control&lt;14&gt;</twComp><twBEL>theTlpControl/Memory_Space/DMA_us_Control_i_11</twBEL></twPathDel><twLogDel>0.871</twLogDel><twRouteDel>5.582</twRouteDel><twTotDel>6.453</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ila0_trig2&lt;172&gt;</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.178</twSlack><twSrc BELType="FF">theTlpControl/Memory_Space/Reg_WrMuxer_Hi_9</twSrc><twDest BELType="FF">theTlpControl/Memory_Space/DMA_us_Control_i_11</twDest><twTotPathDel>5.787</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>theTlpControl/Memory_Space/Reg_WrMuxer_Hi_9</twSrc><twDest BELType='FF'>theTlpControl/Memory_Space/DMA_us_Control_i_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X59Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_trig2&lt;172&gt;</twSrcClk><twPathDel><twSite>SLICE_X59Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>theTlpControl/Memory_Space/Reg_WrMuxer_Hi&lt;13&gt;</twComp><twBEL>theTlpControl/Memory_Space/Reg_WrMuxer_Hi_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y96.B5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.182</twDelInfo><twComp>theTlpControl/Memory_Space/Reg_WrMuxer_Hi&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>theTlpControl/Memory_Space/Regs_Wr_dma_V_nE_hi_r2_usDMA_Stop_i_AND_1007_o</twComp><twBEL>theTlpControl/Memory_Space/Regs_Wr_dma_V_nE_hi_r2_usDMA_Stop_i_AND_1007_o&lt;18&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y96.A3</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>theTlpControl/Memory_Space/Regs_Wr_dma_V_nE_hi_r2_usDMA_Stop_i_AND_1007_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>theTlpControl/Memory_Space/Regs_Wr_dma_V_nE_hi_r2_usDMA_Stop_i_AND_1007_o</twComp><twBEL>theTlpControl/Memory_Space/_n3875_inv321</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.310</twDelInfo><twComp>theTlpControl/Memory_Space/_n3875_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>theTlpControl/DMA_us_Control&lt;14&gt;</twComp><twBEL>theTlpControl/Memory_Space/DMA_us_Control_i_11</twBEL></twPathDel><twLogDel>0.725</twLogDel><twRouteDel>5.062</twRouteDel><twTotDel>5.787</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ila0_trig2&lt;172&gt;</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 1.25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAMB36_X6Y21.DIBDI24), 1 path
</twPathRptBanner><twPathRpt anchorID="204"><twConstPath anchorID="205" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.011</twSlack><twSrc BELType="FF">theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_60</twSrc><twDest BELType="RAM">theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twDest><twTotPathDel>0.011</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_60</twSrc><twDest BELType='RAM'>theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X99Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">ila0_trig2&lt;172&gt;</twSrcClk><twPathDel><twSite>SLICE_X99Y107.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.304</twDelInfo><twComp>theTlpControl/tx_Itf/mbuf_Din&lt;62&gt;</twComp><twBEL>theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_60</twBEL></twPathDel><twPathDel><twSite>RAMB36_X6Y21.DIBDI24</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.329</twDelInfo><twComp>theTlpControl/tx_Itf/mbuf_Din&lt;60&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X6Y21.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.622</twDelInfo><twComp>theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twComp><twBEL>theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twBEL></twPathDel><twLogDel>-0.318</twLogDel><twRouteDel>0.329</twRouteDel><twTotDel>0.011</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ila0_trig2&lt;172&gt;</twDestClk><twPctLog>-2890.9</twPctLog><twPctRoute>2990.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAMB36_X6Y21.DIADI21), 1 path
</twPathRptBanner><twPathRpt anchorID="206"><twConstPath anchorID="207" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.012</twSlack><twSrc BELType="FF">theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_21</twSrc><twDest BELType="RAM">theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twDest><twTotPathDel>0.012</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_21</twSrc><twDest BELType='RAM'>theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X101Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">ila0_trig2&lt;172&gt;</twSrcClk><twPathDel><twSite>SLICE_X101Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.304</twDelInfo><twComp>theTlpControl/tx_Itf/mbuf_Din&lt;23&gt;</twComp><twBEL>theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_21</twBEL></twPathDel><twPathDel><twSite>RAMB36_X6Y21.DIADI21</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.330</twDelInfo><twComp>theTlpControl/tx_Itf/mbuf_Din&lt;21&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X6Y21.CLKBWRCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.622</twDelInfo><twComp>theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twComp><twBEL>theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twBEL></twPathDel><twLogDel>-0.318</twLogDel><twRouteDel>0.330</twRouteDel><twTotDel>0.012</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ila0_trig2&lt;172&gt;</twDestClk><twPctLog>-2650.0</twPctLog><twPctRoute>2750.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAMB36_X6Y21.DIADI15), 1 path
</twPathRptBanner><twPathRpt anchorID="208"><twConstPath anchorID="209" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.015</twSlack><twSrc BELType="FF">theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_15</twSrc><twDest BELType="RAM">theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twDest><twTotPathDel>0.015</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_15</twSrc><twDest BELType='RAM'>theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X99Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">ila0_trig2&lt;172&gt;</twSrcClk><twPathDel><twSite>SLICE_X99Y108.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.304</twDelInfo><twComp>theTlpControl/tx_Itf/mbuf_Din&lt;15&gt;</twComp><twBEL>theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_15</twBEL></twPathDel><twPathDel><twSite>RAMB36_X6Y21.DIADI15</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.333</twDelInfo><twComp>theTlpControl/tx_Itf/mbuf_Din&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X6Y21.CLKBWRCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.622</twDelInfo><twComp>theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twComp><twBEL>theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1</twBEL></twPathDel><twLogDel>-0.318</twLogDel><twRouteDel>0.333</twRouteDel><twTotDel>0.015</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ila0_trig2&lt;172&gt;</twDestClk><twPctLog>-2120.0</twPctLog><twPctRoute>2220.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="210"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 1.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="211" type="MINPERIOD" name="Tpciper_USERCLK2(Fuserclk2)" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2" logResource="v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2" locationPin="PCIE_X0Y0.USERCLK2" clockNet="ila0_trig2&lt;172&gt;"/><twPinLimit anchorID="212" type="MINPERIOD" name="Trper_CLKB" slack="5.830" period="8.000" constraintValue="8.000" deviceLimit="2.170" freqLimit="460.829" physResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X7Y9.CLKBWRCLKL" clockNet="ila0_trig2&lt;172&gt;"/><twPinLimit anchorID="213" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="5.830" period="8.000" constraintValue="8.000" deviceLimit="2.170" freqLimit="460.829" physResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU" logResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU" locationPin="RAMB36_X7Y9.CLKBWRCLKU" clockNet="ila0_trig2&lt;172&gt;"/></twPinLimitRpt></twConst><twConst anchorID="214" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="TIMESPEC TS_PIPE_RATE = FROM &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;" ScopeName="">TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;</twConstName><twItemCnt>726</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>476</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>10.852</twMaxDel></twConstHead><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1 (SLICE_X21Y197.CE), 8 paths
</twPathRptBanner><twPathRpt anchorID="215"><twConstPath anchorID="216" twDataPathType="twDataPathFromToDelay"><twSlack>5.148</twSlack><twSrc BELType="FF">v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twSrc><twDest BELType="FF">v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1</twDest><twTotPathDel>10.549</twTotPathDel><twClkSkew dest = "0.767" src = "0.879">0.112</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twSrc><twDest BELType='FF'>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X6Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y196.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X129Y197.C3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.966</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X129Y197.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>v7_pcie_i/PIPE_PCLK_SEL_OUT&lt;0&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X129Y197.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X129Y197.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>v7_pcie_i/PIPE_PCLK_SEL_OUT&lt;0&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y197.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.379</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y197.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt&lt;3&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1</twBEL></twPathDel><twLogDel>0.996</twLogDel><twRouteDel>9.553</twRouteDel><twTotDel>10.549</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/pipe_clk</twDestClk><twPctLog>9.4</twPctLog><twPctRoute>90.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="217"><twConstPath anchorID="218" twDataPathType="twDataPathFromToDelay"><twSlack>5.259</twSlack><twSrc BELType="FF">v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1</twSrc><twDest BELType="FF">v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1</twDest><twTotPathDel>10.438</twTotPathDel><twClkSkew dest = "0.767" src = "0.879">0.112</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1</twSrc><twDest BELType='FF'>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y196.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X129Y197.B3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">6.353</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X129Y197.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>v7_pcie_i/PIPE_PCLK_SEL_OUT&lt;0&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y197.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.379</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y197.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt&lt;3&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1</twBEL></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>9.732</twRouteDel><twTotDel>10.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/pipe_clk</twDestClk><twPctLog>6.8</twPctLog><twPctRoute>93.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="219"><twConstPath anchorID="220" twDataPathType="twDataPathFromToDelay"><twSlack>5.406</twSlack><twSrc BELType="FF">v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twSrc><twDest BELType="FF">v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1</twDest><twTotPathDel>10.292</twTotPathDel><twClkSkew dest = "0.767" src = "0.878">0.111</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twSrc><twDest BELType='FF'>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X6Y193.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y193.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/ratedone</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X129Y197.C4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">5.708</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X129Y197.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>v7_pcie_i/PIPE_PCLK_SEL_OUT&lt;0&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X129Y197.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X129Y197.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>v7_pcie_i/PIPE_PCLK_SEL_OUT&lt;0&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y197.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.379</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y197.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt&lt;3&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1</twBEL></twPathDel><twLogDel>0.997</twLogDel><twRouteDel>9.295</twRouteDel><twTotDel>10.292</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/pipe_clk</twDestClk><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2 (SLICE_X21Y197.CE), 8 paths
</twPathRptBanner><twPathRpt anchorID="221"><twConstPath anchorID="222" twDataPathType="twDataPathFromToDelay"><twSlack>5.148</twSlack><twSrc BELType="FF">v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twSrc><twDest BELType="FF">v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2</twDest><twTotPathDel>10.549</twTotPathDel><twClkSkew dest = "0.767" src = "0.879">0.112</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twSrc><twDest BELType='FF'>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X6Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y196.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X129Y197.C3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.966</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X129Y197.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>v7_pcie_i/PIPE_PCLK_SEL_OUT&lt;0&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X129Y197.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X129Y197.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>v7_pcie_i/PIPE_PCLK_SEL_OUT&lt;0&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y197.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.379</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y197.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt&lt;3&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2</twBEL></twPathDel><twLogDel>0.996</twLogDel><twRouteDel>9.553</twRouteDel><twTotDel>10.549</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/pipe_clk</twDestClk><twPctLog>9.4</twPctLog><twPctRoute>90.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="223"><twConstPath anchorID="224" twDataPathType="twDataPathFromToDelay"><twSlack>5.259</twSlack><twSrc BELType="FF">v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1</twSrc><twDest BELType="FF">v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2</twDest><twTotPathDel>10.438</twTotPathDel><twClkSkew dest = "0.767" src = "0.879">0.112</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1</twSrc><twDest BELType='FF'>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y196.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X129Y197.B3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">6.353</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X129Y197.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>v7_pcie_i/PIPE_PCLK_SEL_OUT&lt;0&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y197.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.379</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y197.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt&lt;3&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2</twBEL></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>9.732</twRouteDel><twTotDel>10.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/pipe_clk</twDestClk><twPctLog>6.8</twPctLog><twPctRoute>93.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="225"><twConstPath anchorID="226" twDataPathType="twDataPathFromToDelay"><twSlack>5.406</twSlack><twSrc BELType="FF">v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twSrc><twDest BELType="FF">v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2</twDest><twTotPathDel>10.292</twTotPathDel><twClkSkew dest = "0.767" src = "0.878">0.111</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twSrc><twDest BELType='FF'>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X6Y193.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y193.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/ratedone</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X129Y197.C4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">5.708</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X129Y197.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>v7_pcie_i/PIPE_PCLK_SEL_OUT&lt;0&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X129Y197.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X129Y197.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>v7_pcie_i/PIPE_PCLK_SEL_OUT&lt;0&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y197.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.379</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y197.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt&lt;3&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2</twBEL></twPathDel><twLogDel>0.997</twLogDel><twRouteDel>9.295</twRouteDel><twTotDel>10.292</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/pipe_clk</twDestClk><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0 (SLICE_X21Y197.CE), 8 paths
</twPathRptBanner><twPathRpt anchorID="227"><twConstPath anchorID="228" twDataPathType="twDataPathFromToDelay"><twSlack>5.148</twSlack><twSrc BELType="FF">v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twSrc><twDest BELType="FF">v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0</twDest><twTotPathDel>10.549</twTotPathDel><twClkSkew dest = "0.767" src = "0.879">0.112</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twSrc><twDest BELType='FF'>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X6Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y196.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X129Y197.C3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.966</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X129Y197.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>v7_pcie_i/PIPE_PCLK_SEL_OUT&lt;0&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X129Y197.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X129Y197.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>v7_pcie_i/PIPE_PCLK_SEL_OUT&lt;0&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y197.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.379</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y197.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt&lt;3&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0</twBEL></twPathDel><twLogDel>0.996</twLogDel><twRouteDel>9.553</twRouteDel><twTotDel>10.549</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/pipe_clk</twDestClk><twPctLog>9.4</twPctLog><twPctRoute>90.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathFromToDelay"><twSlack>5.259</twSlack><twSrc BELType="FF">v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1</twSrc><twDest BELType="FF">v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0</twDest><twTotPathDel>10.438</twTotPathDel><twClkSkew dest = "0.767" src = "0.879">0.112</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1</twSrc><twDest BELType='FF'>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y196.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X129Y197.B3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">6.353</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X129Y197.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>v7_pcie_i/PIPE_PCLK_SEL_OUT&lt;0&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y197.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.379</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y197.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt&lt;3&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0</twBEL></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>9.732</twRouteDel><twTotDel>10.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/pipe_clk</twDestClk><twPctLog>6.8</twPctLog><twPctRoute>93.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="231"><twConstPath anchorID="232" twDataPathType="twDataPathFromToDelay"><twSlack>5.406</twSlack><twSrc BELType="FF">v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twSrc><twDest BELType="FF">v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0</twDest><twTotPathDel>10.292</twTotPathDel><twClkSkew dest = "0.767" src = "0.878">0.111</twClkSkew><twDelConst>16.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twSrc><twDest BELType='FF'>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X6Y193.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y193.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/ratedone</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X129Y197.C4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">5.708</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X129Y197.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>v7_pcie_i/PIPE_PCLK_SEL_OUT&lt;0&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X129Y197.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X129Y197.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>v7_pcie_i/PIPE_PCLK_SEL_OUT&lt;0&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y197.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.379</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y197.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt&lt;3&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0</twBEL></twPathDel><twLogDel>0.997</twLogDel><twRouteDel>9.295</twRouteDel><twTotDel>10.292</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/pipe_clk</twDestClk><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (SLICE_X132Y197.D6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="233"><twSlack>0.125</twSlack><twSrc BELType="FF">v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twSrc><twDest BELType="FF">v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twDest><twClkSkew dest = "1.489" src = "1.162">0.327</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twSrc><twDest BELType='FF'>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X119Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X119Y196.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;3&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y197.D6</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X132Y197.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_X16_GND_943_o_MUX_5191_o11</twBEL><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twBEL></twPathDel><twLogDel>0.065</twLogDel><twRouteDel>0.458</twRouteDel><twTotDel>0.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (SLICE_X132Y197.D1), 1 path
</twPathRptBanner><twRacePath anchorID="234"><twSlack>0.145</twSlack><twSrc BELType="FF">v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1</twSrc><twDest BELType="FF">v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twDest><twClkSkew dest = "1.489" src = "1.163">0.326</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1</twSrc><twDest BELType='FF'>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y195.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X127Y195.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y197.D1</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X132Y197.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_X16_GND_943_o_MUX_5191_o11</twBEL><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1</twBEL></twPathDel><twLogDel>0.065</twLogDel><twRouteDel>0.477</twRouteDel><twTotDel>0.542</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txratedone (SLICE_X113Y196.C5), 1 path
</twPathRptBanner><twRacePath anchorID="235"><twSlack>0.184</twSlack><twSrc BELType="FF">v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg2</twSrc><twDest BELType="FF">v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txratedone</twDest><twClkSkew dest = "0.072" src = "0.058">0.014</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg2</twSrc><twDest BELType='FF'>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txratedone</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X112Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/pipe_clk</twSrcClk><twPathDel><twSite>SLICE_X112Y196.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg2</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y196.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.081</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X113Y196.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.047</twDelInfo><twComp>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/phystatus</twComp><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_glue_set</twBEL><twBEL>v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txratedone</twBEL></twPathDel><twLogDel>0.117</twLogDel><twRouteDel>0.081</twRouteDel><twTotDel>0.198</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">v7_pcie_i/pipe_clk</twDestClk><twPctLog>59.1</twPctLog><twPctRoute>40.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="236" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="TIMESPEC TS_adc_clk_in_p = PERIOD &quot;adc_clk_in_p&quot; 125 MHz;" ScopeName="">TS_adc_clk_in_p = PERIOD TIMEGRP &quot;adc_clk_in_p&quot; 125 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.170</twMinPer></twConstHead><twPinLimitRpt anchorID="237"><twPinLimitBanner>Component Switching Limit Checks: TS_adc_clk_in_p = PERIOD TIMEGRP &quot;adc_clk_in_p&quot; 125 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="238" type="MINPERIOD" name="Trper_CLKA" slack="5.830" period="8.000" constraintValue="8.000" deviceLimit="2.170" freqLimit="460.829" physResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X7Y9.CLKARDCLKL" clockNet="fifowr_clk"/><twPinLimit anchorID="239" type="MINPERIOD" name="Trper_CLKA" slack="5.830" period="8.000" constraintValue="8.000" deviceLimit="2.170" freqLimit="460.829" physResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" logResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X7Y9.CLKARDCLKU" clockNet="fifowr_clk"/><twPinLimit anchorID="240" type="MINPERIOD" name="Trper_CLKA" slack="5.830" period="8.000" constraintValue="8.000" deviceLimit="2.170" freqLimit="460.829" physResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X7Y31.CLKARDCLKL" clockNet="fifowr_clk"/></twPinLimitRpt></twConst><twConst anchorID="241" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="TIMESPEC TS_adc_clk_in_n = PERIOD &quot;adc_clk_in_n&quot; 125 MHz;" ScopeName="">TS_adc_clk_in_n = PERIOD TIMEGRP &quot;adc_clk_in_n&quot; 125 MHz HIGH 50%;</twConstName><twItemCnt>138482</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4467</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.589</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X8Y9.ADDRARDADDRL13), 1 path
</twPathRptBanner><twPathRpt anchorID="242"><twConstPath anchorID="243" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.411</twSlack><twSrc BELType="FF">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10</twSrc><twDest BELType="RAM">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>7.869</twTotPathDel><twClkSkew dest = "1.707" src = "1.392">-0.315</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10</twSrc><twDest BELType='RAM'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X113Y171.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fifowr_clk</twSrcClk><twPathDel><twSite>SLICE_X113Y171.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;12&gt;</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10</twBEL></twPathDel><twPathDel><twSite>RAMB36_X8Y9.ADDRARDADDRL13</twSite><twDelType>net</twDelType><twFanCnt>116</twFanCnt><twDelInfo twEdge="twRising">7.000</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X8Y9.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.869</twLogDel><twRouteDel>7.000</twRouteDel><twTotDel>7.869</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">fifowr_clk</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X8Y9.ADDRARDADDRU13), 1 path
</twPathRptBanner><twPathRpt anchorID="244"><twConstPath anchorID="245" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.411</twSlack><twSrc BELType="FF">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10</twSrc><twDest BELType="RAM">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>7.869</twTotPathDel><twClkSkew dest = "1.707" src = "1.392">-0.315</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10</twSrc><twDest BELType='RAM'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X113Y171.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fifowr_clk</twSrcClk><twPathDel><twSite>SLICE_X113Y171.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;12&gt;</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10</twBEL></twPathDel><twPathDel><twSite>RAMB36_X8Y9.ADDRARDADDRU13</twSite><twDelType>net</twDelType><twFanCnt>116</twFanCnt><twDelInfo twEdge="twRising">7.000</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X8Y9.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.869</twLogDel><twRouteDel>7.000</twRouteDel><twTotDel>7.869</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">fifowr_clk</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X4Y30.ENARDENL), 5 paths
</twPathRptBanner><twPathRpt anchorID="246"><twConstPath anchorID="247" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.458</twSlack><twSrc BELType="FF">ad9467_1/fifowr_en</twSrc><twDest BELType="RAM">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>7.436</twTotPathDel><twClkSkew dest = "1.187" src = "1.258">0.071</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ad9467_1/fifowr_en</twSrc><twDest BELType='RAM'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X101Y169.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fifowr_clk</twSrcClk><twPathDel><twSite>SLICE_X101Y169.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>fifowr_en</twComp><twBEL>ad9467_1/fifowr_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y123.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.487</twDelInfo><twComp>fifowr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;7&gt;</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y123.C4</twSite><twDelType>net</twDelType><twFanCnt>472</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y123.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y30.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.307</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y30.CLKARDCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.976</twLogDel><twRouteDel>6.460</twRouteDel><twTotDel>7.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">fifowr_clk</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="248"><twConstPath anchorID="249" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.950</twSlack><twSrc BELType="FF">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType="RAM">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>6.932</twTotPathDel><twClkSkew dest = "1.187" src = "1.270">0.083</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twSrc><twDest BELType='RAM'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X113Y169.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fifowr_clk</twSrcClk><twPathDel><twSite>SLICE_X113Y169.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y123.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y123.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;7&gt;</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y123.C4</twSite><twDelType>net</twDelType><twFanCnt>472</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y123.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y30.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.307</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y30.CLKARDCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.976</twLogDel><twRouteDel>5.956</twRouteDel><twTotDel>6.932</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">fifowr_clk</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="250"><twConstPath anchorID="251" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.453</twSlack><twSrc BELType="FF">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_14</twSrc><twDest BELType="RAM">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>6.433</twTotPathDel><twClkSkew dest = "1.187" src = "1.266">0.079</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_14</twSrc><twDest BELType='RAM'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X106Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fifowr_clk</twSrcClk><twPathDel><twSite>SLICE_X106Y170.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;14&gt;</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X125Y123.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.255</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X125Y123.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y30.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">3.307</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y30.CLKARDCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.871</twLogDel><twRouteDel>5.562</twRouteDel><twTotDel>6.433</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">fifowr_clk</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_adc_clk_in_n = PERIOD TIMEGRP &quot;adc_clk_in_n&quot; 125 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ad9467_1/reg05_rd_2 (SLICE_X68Y144.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="252"><twConstPath anchorID="253" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.008</twSlack><twSrc BELType="FF">ad9467_1/wasfifoerror_2</twSrc><twDest BELType="FF">ad9467_1/reg05_rd_2</twDest><twTotPathDel>0.284</twTotPathDel><twClkSkew dest = "0.850" src = "0.574">-0.276</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ad9467_1/wasfifoerror_2</twSrc><twDest BELType='FF'>ad9467_1/reg05_rd_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X69Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">fifowr_clk</twSrcClk><twPathDel><twSite>SLICE_X69Y151.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>ad9467_1/wasfifoerror&lt;3&gt;</twComp><twBEL>ad9467_1/wasfifoerror_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y144.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.206</twDelInfo><twComp>ad9467_1/wasfifoerror&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X68Y144.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.063</twDelInfo><twComp>reg05_rd&lt;3&gt;</twComp><twBEL>ad9467_1/reg05_rd_2</twBEL></twPathDel><twLogDel>0.078</twLogDel><twRouteDel>0.206</twRouteDel><twTotDel>0.284</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">fifowr_clk</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ad9467_1/reg05_rd_3 (SLICE_X68Y144.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="254"><twConstPath anchorID="255" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.008</twSlack><twSrc BELType="FF">ad9467_1/wasfifoerror_3</twSrc><twDest BELType="FF">ad9467_1/reg05_rd_3</twDest><twTotPathDel>0.284</twTotPathDel><twClkSkew dest = "0.850" src = "0.574">-0.276</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ad9467_1/wasfifoerror_3</twSrc><twDest BELType='FF'>ad9467_1/reg05_rd_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X69Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">fifowr_clk</twSrcClk><twPathDel><twSite>SLICE_X69Y151.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>ad9467_1/wasfifoerror&lt;3&gt;</twComp><twBEL>ad9467_1/wasfifoerror_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y144.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.206</twDelInfo><twComp>ad9467_1/wasfifoerror&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X68Y144.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.063</twDelInfo><twComp>reg05_rd&lt;3&gt;</twComp><twBEL>ad9467_1/reg05_rd_3</twBEL></twPathDel><twLogDel>0.078</twLogDel><twRouteDel>0.206</twRouteDel><twTotDel>0.284</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">fifowr_clk</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X6Y28.DIADI7), 1 path
</twPathRptBanner><twPathRpt anchorID="256"><twConstPath anchorID="257" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.011</twSlack><twSrc BELType="FF">ad9467_1/real_data_out_44</twSrc><twDest BELType="RAM">LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.334</twTotPathDel><twClkSkew dest = "0.895" src = "0.572">-0.323</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ad9467_1/real_data_out_44</twSrc><twDest BELType='RAM'>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X96Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">fifowr_clk</twSrcClk><twPathDel><twSite>SLICE_X96Y165.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>ila0_trig1&lt;147&gt;</twComp><twBEL>ad9467_1/real_data_out_44</twBEL></twPathDel><twPathDel><twSite>RAMB36_X6Y28.DIADI7</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.466</twDelInfo><twComp>ila0_trig1&lt;147&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X6Y28.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.132</twLogDel><twRouteDel>0.466</twRouteDel><twTotDel>0.334</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">fifowr_clk</twDestClk><twPctLog>-39.5</twPctLog><twPctRoute>139.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="258"><twPinLimitBanner>Component Switching Limit Checks: TS_adc_clk_in_n = PERIOD TIMEGRP &quot;adc_clk_in_n&quot; 125 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="259" type="MINPERIOD" name="Trper_CLKA" slack="5.830" period="8.000" constraintValue="8.000" deviceLimit="2.170" freqLimit="460.829" physResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X7Y9.CLKARDCLKL" clockNet="fifowr_clk"/><twPinLimit anchorID="260" type="MINPERIOD" name="Trper_CLKA" slack="5.830" period="8.000" constraintValue="8.000" deviceLimit="2.170" freqLimit="460.829" physResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" logResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X7Y9.CLKARDCLKU" clockNet="fifowr_clk"/><twPinLimit anchorID="261" type="MINPERIOD" name="Trper_CLKA" slack="5.830" period="8.000" constraintValue="8.000" deviceLimit="2.170" freqLimit="460.829" physResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X7Y31.CLKARDCLKL" clockNet="fifowr_clk"/></twPinLimitRpt></twConst><twConst anchorID="262" twConstType="CLOCK_SKEW_LIMITS" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">Pin to Pin Skew Constraint;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twClkSkewLimit anchorID="263" slack="0.042" skew="0.560" arrv1name="v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" arrv1="1.603" arrv2name="v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" arrv2="1.276" uncert="0.191"/></twConst><twConstRollupTable uID="11" anchorID="264"><twConstRollup name="TS_SYSCLK" fullName="TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="1.538" actualRollup="9.995" errors="0" errorRollup="0" items="0" itemsRollup="83492"/><twConstRollup name="TS_CLK_125" fullName="TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 1;" type="child" depth="1" requirement="8.000" prefType="period" actual="7.615" actualRollup="N/A" errors="0" errorRollup="0" items="3689" itemsRollup="0"/><twConstRollup name="TS_CLK_USERCLK" fullName="TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 1.25 HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="4.000" actualRollup="5.426" errors="0" errorRollup="0" items="933" itemsRollup="726"/><twConstRollup name="TS_PIPE_RATE" fullName="TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;" type="child" depth="2" requirement="16.000" prefType="maxdelay" actual="10.852" actualRollup="N/A" errors="0" errorRollup="0" items="726" itemsRollup="0"/><twConstRollup name="TS_CLK_USERCLK2" fullName="TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 1.25 HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="7.996" actualRollup="N/A" errors="0" errorRollup="0" items="78144" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="265">1</twUnmetConstCnt><twDataSheet anchorID="266" twNameLen="15"><twClk2SUList anchorID="267" twDestWidth="12"><twDest>adc_clk_in_n</twDest><twClk2SU><twSrc>adc_clk_in_n</twSrc><twRiseRise>7.589</twRiseRise></twClk2SU><twClk2SU><twSrc>adc_clk_in_p</twSrc><twRiseRise>7.589</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="268" twDestWidth="12"><twDest>adc_clk_in_p</twDest><twClk2SU><twSrc>adc_clk_in_n</twSrc><twRiseRise>7.589</twRiseRise></twClk2SU><twClk2SU><twSrc>adc_clk_in_p</twSrc><twRiseRise>7.589</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="269"><twErrCnt>1</twErrCnt><twScore>52</twScore><twSetupScore>52</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>257681</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>50272</twConnCnt></twConstCov><twStats anchorID="270"><twMinPer>13.171</twMinPer><twFootnote number="1" /><twMaxFreq>75.924</twMaxFreq><twMaxFromToDel>10.852</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Oct 16 20:28:50 2014 </twTimestamp></twFoot><twClientInfo anchorID="271"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 1177 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
