Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Tue Nov  3 14:46:11 2020
| Host              : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xczu2cg-sfvc784
| Speed File        : -1  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.711        0.000                      0                  299        0.021        0.000                      0                  299        3.090        0.000                       0                   184  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk               {0.000 20.000}       40.000          25.000          
  clk_out1_video_pll  {0.000 3.365}        6.731           148.571         
  clk_out2_video_pll  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                10.000        0.000                       0                     2  
  clk_out1_video_pll        4.711        0.000                      0                  115        0.021        0.000                      0                  115        3.090        0.000                       0                    69  
  clk_out2_video_pll        7.709        0.000                      0                  184        0.039        0.000                      0                  184        4.725        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I           n/a            1.499         40.000      38.501     BUFGCE_HDIO_X3Y1  BUFG_inst/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         40.000      38.750     MMCM_X0Y0         video_pll_m0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       40.000      60.000     MMCM_X0Y0         video_pll_m0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            10.000        20.000      10.000     MMCM_X0Y0         video_pll_m0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            10.000        20.000      10.000     MMCM_X0Y0         video_pll_m0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            10.000        20.000      10.000     MMCM_X0Y0         video_pll_m0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            10.000        20.000      10.000     MMCM_X0Y0         video_pll_m0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll
  To Clock:  clk_out1_video_pll

Setup :            0  Failing Endpoints,  Worst Slack        4.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.389ns (22.936%)  route 1.307ns (77.064%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.035ns = ( 10.765 - 6.731 ) 
    Source Clock Delay      (SCD):    4.152ns
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 0.916ns, distribution 0.969ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.836ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.885     4.152    hdmi_color_bar/CLK
    SLICE_X15Y120        FDRE                                         r  hdmi_color_bar/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     4.248 r  hdmi_color_bar/h_cnt_reg[1]/Q
                         net (fo=7, routed)           0.397     4.645    hdmi_color_bar/h_cnt[1]
    SLICE_X15Y120        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     4.822 f  hdmi_color_bar/h_cnt[6]_i_2/O
                         net (fo=8, routed)           0.171     4.993    hdmi_color_bar/h_cnt[6]_i_2_n_0
    SLICE_X16Y119        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     5.109 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=14, routed)          0.739     5.848    hdmi_color_bar/v_cnt_1
    SLICE_X15Y114        FDRE                                         r  hdmi_color_bar/v_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AB11                                              0.000     6.731 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.731    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827     7.557 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.557    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.557 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     7.732    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.756 r  BUFG_inst/O
                         net (fo=1, routed)           0.508     8.264    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.908 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.135    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.159 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.606    10.765    hdmi_color_bar/CLK
    SLICE_X15Y114        FDRE                                         r  hdmi_color_bar/v_cnt_reg[8]/C
                         clock pessimism             -0.081    10.684    
                         clock uncertainty           -0.083    10.601    
    SLICE_X15Y114        FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.042    10.559    hdmi_color_bar/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         10.559    
                         arrival time                          -5.848    
  -------------------------------------------------------------------
                         slack                                  4.711    

Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.389ns (22.950%)  route 1.306ns (77.050%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.035ns = ( 10.765 - 6.731 ) 
    Source Clock Delay      (SCD):    4.152ns
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 0.916ns, distribution 0.969ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.836ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.885     4.152    hdmi_color_bar/CLK
    SLICE_X15Y120        FDRE                                         r  hdmi_color_bar/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     4.248 r  hdmi_color_bar/h_cnt_reg[1]/Q
                         net (fo=7, routed)           0.397     4.645    hdmi_color_bar/h_cnt[1]
    SLICE_X15Y120        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     4.822 f  hdmi_color_bar/h_cnt[6]_i_2/O
                         net (fo=8, routed)           0.171     4.993    hdmi_color_bar/h_cnt[6]_i_2_n_0
    SLICE_X16Y119        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     5.109 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=14, routed)          0.738     5.847    hdmi_color_bar/v_cnt_1
    SLICE_X15Y114        FDRE                                         r  hdmi_color_bar/v_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AB11                                              0.000     6.731 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.731    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827     7.557 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.557    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.557 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     7.732    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.756 r  BUFG_inst/O
                         net (fo=1, routed)           0.508     8.264    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.908 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.135    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.159 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.606    10.765    hdmi_color_bar/CLK
    SLICE_X15Y114        FDRE                                         r  hdmi_color_bar/v_cnt_reg[6]/C
                         clock pessimism             -0.081    10.684    
                         clock uncertainty           -0.083    10.601    
    SLICE_X15Y114        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.042    10.559    hdmi_color_bar/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         10.559    
                         arrival time                          -5.847    
  -------------------------------------------------------------------
                         slack                                  4.712    

Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.389ns (22.950%)  route 1.306ns (77.050%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.035ns = ( 10.765 - 6.731 ) 
    Source Clock Delay      (SCD):    4.152ns
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 0.916ns, distribution 0.969ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.836ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.885     4.152    hdmi_color_bar/CLK
    SLICE_X15Y120        FDRE                                         r  hdmi_color_bar/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     4.248 r  hdmi_color_bar/h_cnt_reg[1]/Q
                         net (fo=7, routed)           0.397     4.645    hdmi_color_bar/h_cnt[1]
    SLICE_X15Y120        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     4.822 f  hdmi_color_bar/h_cnt[6]_i_2/O
                         net (fo=8, routed)           0.171     4.993    hdmi_color_bar/h_cnt[6]_i_2_n_0
    SLICE_X16Y119        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     5.109 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=14, routed)          0.738     5.847    hdmi_color_bar/v_cnt_1
    SLICE_X15Y114        FDRE                                         r  hdmi_color_bar/v_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AB11                                              0.000     6.731 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.731    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827     7.557 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.557    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.557 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     7.732    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.756 r  BUFG_inst/O
                         net (fo=1, routed)           0.508     8.264    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.908 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.135    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.159 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.606    10.765    hdmi_color_bar/CLK
    SLICE_X15Y114        FDRE                                         r  hdmi_color_bar/v_cnt_reg[7]/C
                         clock pessimism             -0.081    10.684    
                         clock uncertainty           -0.083    10.601    
    SLICE_X15Y114        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.042    10.559    hdmi_color_bar/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         10.559    
                         arrival time                          -5.847    
  -------------------------------------------------------------------
                         slack                                  4.712    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.389ns (27.014%)  route 1.051ns (72.986%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.035ns = ( 10.765 - 6.731 ) 
    Source Clock Delay      (SCD):    4.152ns
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 0.916ns, distribution 0.969ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.836ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.885     4.152    hdmi_color_bar/CLK
    SLICE_X15Y120        FDRE                                         r  hdmi_color_bar/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     4.248 r  hdmi_color_bar/h_cnt_reg[1]/Q
                         net (fo=7, routed)           0.397     4.645    hdmi_color_bar/h_cnt[1]
    SLICE_X15Y120        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     4.822 f  hdmi_color_bar/h_cnt[6]_i_2/O
                         net (fo=8, routed)           0.171     4.993    hdmi_color_bar/h_cnt[6]_i_2_n_0
    SLICE_X16Y119        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     5.109 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=14, routed)          0.483     5.592    hdmi_color_bar/v_cnt_1
    SLICE_X15Y113        FDRE                                         r  hdmi_color_bar/v_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AB11                                              0.000     6.731 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.731    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827     7.557 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.557    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.557 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     7.732    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.756 r  BUFG_inst/O
                         net (fo=1, routed)           0.508     8.264    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.908 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.135    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.159 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.606    10.765    hdmi_color_bar/CLK
    SLICE_X15Y113        FDRE                                         r  hdmi_color_bar/v_cnt_reg[1]/C
                         clock pessimism             -0.081    10.684    
                         clock uncertainty           -0.083    10.601    
    SLICE_X15Y113        FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.042    10.559    hdmi_color_bar/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         10.559    
                         arrival time                          -5.592    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.389ns (27.014%)  route 1.051ns (72.986%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.035ns = ( 10.765 - 6.731 ) 
    Source Clock Delay      (SCD):    4.152ns
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 0.916ns, distribution 0.969ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.836ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.885     4.152    hdmi_color_bar/CLK
    SLICE_X15Y120        FDRE                                         r  hdmi_color_bar/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     4.248 r  hdmi_color_bar/h_cnt_reg[1]/Q
                         net (fo=7, routed)           0.397     4.645    hdmi_color_bar/h_cnt[1]
    SLICE_X15Y120        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     4.822 f  hdmi_color_bar/h_cnt[6]_i_2/O
                         net (fo=8, routed)           0.171     4.993    hdmi_color_bar/h_cnt[6]_i_2_n_0
    SLICE_X16Y119        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     5.109 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=14, routed)          0.483     5.592    hdmi_color_bar/v_cnt_1
    SLICE_X15Y113        FDRE                                         r  hdmi_color_bar/v_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AB11                                              0.000     6.731 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.731    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827     7.557 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.557    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.557 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     7.732    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.756 r  BUFG_inst/O
                         net (fo=1, routed)           0.508     8.264    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.908 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.135    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.159 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.606    10.765    hdmi_color_bar/CLK
    SLICE_X15Y113        FDRE                                         r  hdmi_color_bar/v_cnt_reg[3]/C
                         clock pessimism             -0.081    10.684    
                         clock uncertainty           -0.083    10.601    
    SLICE_X15Y113        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.042    10.559    hdmi_color_bar/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.559    
                         arrival time                          -5.592    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             4.968ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.389ns (27.033%)  route 1.050ns (72.967%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.035ns = ( 10.765 - 6.731 ) 
    Source Clock Delay      (SCD):    4.152ns
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 0.916ns, distribution 0.969ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.836ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.885     4.152    hdmi_color_bar/CLK
    SLICE_X15Y120        FDRE                                         r  hdmi_color_bar/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     4.248 r  hdmi_color_bar/h_cnt_reg[1]/Q
                         net (fo=7, routed)           0.397     4.645    hdmi_color_bar/h_cnt[1]
    SLICE_X15Y120        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     4.822 f  hdmi_color_bar/h_cnt[6]_i_2/O
                         net (fo=8, routed)           0.171     4.993    hdmi_color_bar/h_cnt[6]_i_2_n_0
    SLICE_X16Y119        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     5.109 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=14, routed)          0.482     5.591    hdmi_color_bar/v_cnt_1
    SLICE_X15Y113        FDRE                                         r  hdmi_color_bar/v_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AB11                                              0.000     6.731 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.731    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827     7.557 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.557    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.557 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     7.732    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.756 r  BUFG_inst/O
                         net (fo=1, routed)           0.508     8.264    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.908 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.135    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.159 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.606    10.765    hdmi_color_bar/CLK
    SLICE_X15Y113        FDRE                                         r  hdmi_color_bar/v_cnt_reg[0]/C
                         clock pessimism             -0.081    10.684    
                         clock uncertainty           -0.083    10.601    
    SLICE_X15Y113        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.042    10.559    hdmi_color_bar/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         10.559    
                         arrival time                          -5.591    
  -------------------------------------------------------------------
                         slack                                  4.968    

Slack (MET) :             4.968ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.389ns (27.033%)  route 1.050ns (72.967%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.035ns = ( 10.765 - 6.731 ) 
    Source Clock Delay      (SCD):    4.152ns
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 0.916ns, distribution 0.969ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.836ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.885     4.152    hdmi_color_bar/CLK
    SLICE_X15Y120        FDRE                                         r  hdmi_color_bar/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     4.248 r  hdmi_color_bar/h_cnt_reg[1]/Q
                         net (fo=7, routed)           0.397     4.645    hdmi_color_bar/h_cnt[1]
    SLICE_X15Y120        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     4.822 f  hdmi_color_bar/h_cnt[6]_i_2/O
                         net (fo=8, routed)           0.171     4.993    hdmi_color_bar/h_cnt[6]_i_2_n_0
    SLICE_X16Y119        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     5.109 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=14, routed)          0.482     5.591    hdmi_color_bar/v_cnt_1
    SLICE_X15Y113        FDRE                                         r  hdmi_color_bar/v_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AB11                                              0.000     6.731 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.731    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827     7.557 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.557    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.557 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     7.732    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.756 r  BUFG_inst/O
                         net (fo=1, routed)           0.508     8.264    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.908 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.135    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.159 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.606    10.765    hdmi_color_bar/CLK
    SLICE_X15Y113        FDRE                                         r  hdmi_color_bar/v_cnt_reg[2]/C
                         clock pessimism             -0.081    10.684    
                         clock uncertainty           -0.083    10.601    
    SLICE_X15Y113        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.042    10.559    hdmi_color_bar/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         10.559    
                         arrival time                          -5.591    
  -------------------------------------------------------------------
                         slack                                  4.968    

Slack (MET) :             4.968ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.389ns (27.033%)  route 1.050ns (72.967%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.035ns = ( 10.765 - 6.731 ) 
    Source Clock Delay      (SCD):    4.152ns
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 0.916ns, distribution 0.969ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.836ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.885     4.152    hdmi_color_bar/CLK
    SLICE_X15Y120        FDRE                                         r  hdmi_color_bar/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     4.248 r  hdmi_color_bar/h_cnt_reg[1]/Q
                         net (fo=7, routed)           0.397     4.645    hdmi_color_bar/h_cnt[1]
    SLICE_X15Y120        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     4.822 f  hdmi_color_bar/h_cnt[6]_i_2/O
                         net (fo=8, routed)           0.171     4.993    hdmi_color_bar/h_cnt[6]_i_2_n_0
    SLICE_X16Y119        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     5.109 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=14, routed)          0.482     5.591    hdmi_color_bar/v_cnt_1
    SLICE_X15Y113        FDRE                                         r  hdmi_color_bar/v_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AB11                                              0.000     6.731 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.731    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827     7.557 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.557    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.557 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     7.732    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.756 r  BUFG_inst/O
                         net (fo=1, routed)           0.508     8.264    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.908 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.135    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.159 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.606    10.765    hdmi_color_bar/CLK
    SLICE_X15Y113        FDRE                                         r  hdmi_color_bar/v_cnt_reg[4]/C
                         clock pessimism             -0.081    10.684    
                         clock uncertainty           -0.083    10.601    
    SLICE_X15Y113        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.042    10.559    hdmi_color_bar/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         10.559    
                         arrival time                          -5.591    
  -------------------------------------------------------------------
                         slack                                  4.968    

Slack (MET) :             4.982ns  (required time - arrival time)
  Source:                 hdmi_color_bar/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/vs_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.503ns (33.623%)  route 0.993ns (66.377%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.037ns = ( 10.767 - 6.731 ) 
    Source Clock Delay      (SCD):    4.152ns
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 0.916ns, distribution 0.969ns)
  Clock Net Delay (Destination): 1.608ns (routing 0.836ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.885     4.152    hdmi_color_bar/CLK
    SLICE_X15Y120        FDRE                                         r  hdmi_color_bar/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     4.248 r  hdmi_color_bar/h_cnt_reg[1]/Q
                         net (fo=7, routed)           0.397     4.645    hdmi_color_bar/h_cnt[1]
    SLICE_X15Y120        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     4.822 f  hdmi_color_bar/h_cnt[6]_i_2/O
                         net (fo=8, routed)           0.171     4.993    hdmi_color_bar/h_cnt[6]_i_2_n_0
    SLICE_X16Y119        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     5.109 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=14, routed)          0.343     5.452    hdmi_color_bar/v_cnt_1
    SLICE_X16Y114        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     5.566 r  hdmi_color_bar/vs_reg_i_1/O
                         net (fo=1, routed)           0.082     5.648    hdmi_color_bar/vs_reg_i_1_n_0
    SLICE_X16Y114        FDRE                                         r  hdmi_color_bar/vs_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AB11                                              0.000     6.731 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.731    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827     7.557 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.557    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.557 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     7.732    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.756 r  BUFG_inst/O
                         net (fo=1, routed)           0.508     8.264    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.908 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.135    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.159 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.608    10.767    hdmi_color_bar/CLK
    SLICE_X16Y114        FDRE                                         r  hdmi_color_bar/vs_reg_reg/C
                         clock pessimism             -0.081    10.686    
                         clock uncertainty           -0.083    10.603    
    SLICE_X16Y114        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    10.630    hdmi_color_bar/vs_reg_reg
  -------------------------------------------------------------------
                         required time                         10.630    
                         arrival time                          -5.648    
  -------------------------------------------------------------------
                         slack                                  4.982    

Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 hdmi_color_bar/active_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/rgb_b_reg_reg[7]_lopt_replica_2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.402ns  (logic 0.422ns (30.100%)  route 0.980ns (69.900%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.037ns = ( 10.767 - 6.731 ) 
    Source Clock Delay      (SCD):    4.155ns
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.888ns (routing 0.916ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.608ns (routing 0.836ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.888     4.155    hdmi_color_bar/CLK
    SLICE_X16Y120        FDRE                                         r  hdmi_color_bar/active_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y120        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     4.249 r  hdmi_color_bar/active_x_reg[6]/Q
                         net (fo=4, routed)           0.324     4.573    hdmi_color_bar/active_x[6]
    SLICE_X17Y121        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     4.722 r  hdmi_color_bar/rgb_b_reg[7]_i_4/O
                         net (fo=2, routed)           0.188     4.910    hdmi_color_bar/rgb_b_reg[7]_i_4_n_0
    SLICE_X17Y120        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     5.089 r  hdmi_color_bar/rgb_b_reg[7]_i_1/O
                         net (fo=24, routed)          0.468     5.557    hdmi_color_bar/rgb_r_reg0
    SLICE_X16Y113        FDRE                                         r  hdmi_color_bar/rgb_b_reg_reg[7]_lopt_replica_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AB11                                              0.000     6.731 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.731    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827     7.557 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.557    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.557 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     7.732    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.756 r  BUFG_inst/O
                         net (fo=1, routed)           0.508     8.264    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.908 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.135    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.159 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.608    10.767    hdmi_color_bar/CLK
    SLICE_X16Y113        FDRE                                         r  hdmi_color_bar/rgb_b_reg_reg[7]_lopt_replica_2/C
                         clock pessimism             -0.081    10.686    
                         clock uncertainty           -0.083    10.603    
    SLICE_X16Y113        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.044    10.559    hdmi_color_bar/rgb_b_reg_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         10.559    
                         arrival time                          -5.557    
  -------------------------------------------------------------------
                         slack                                  5.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/active_x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.086ns (51.191%)  route 0.082ns (48.810%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Net Delay (Source):      0.923ns (routing 0.461ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.512ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          0.923     2.516    hdmi_color_bar/CLK
    SLICE_X15Y119        FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.555 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=8, routed)           0.075     2.630    hdmi_color_bar/h_cnt[0]
    SLICE_X16Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.047     2.677 r  hdmi_color_bar/active_x0_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.007     2.684    hdmi_color_bar/active_x0[1]
    SLICE_X16Y120        FDRE                                         r  hdmi_color_bar/active_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.075     2.463    hdmi_color_bar/CLK
    SLICE_X16Y120        FDRE                                         r  hdmi_color_bar/active_x_reg[1]/C
                         clock pessimism              0.153     2.617    
    SLICE_X16Y120        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     2.663    hdmi_color_bar/active_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/active_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.088ns (51.765%)  route 0.082ns (48.235%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Net Delay (Source):      0.923ns (routing 0.461ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.512ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          0.923     2.516    hdmi_color_bar/CLK
    SLICE_X15Y119        FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.555 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=8, routed)           0.075     2.630    hdmi_color_bar/h_cnt[0]
    SLICE_X16Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.049     2.679 r  hdmi_color_bar/active_x0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.007     2.686    hdmi_color_bar/active_x0[3]
    SLICE_X16Y120        FDRE                                         r  hdmi_color_bar/active_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.075     2.463    hdmi_color_bar/CLK
    SLICE_X16Y120        FDRE                                         r  hdmi_color_bar/active_x_reg[3]/C
                         clock pessimism              0.153     2.617    
    SLICE_X16Y120        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.663    hdmi_color_bar/active_x_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/active_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.097ns (54.190%)  route 0.082ns (45.810%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Net Delay (Source):      0.923ns (routing 0.461ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.512ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          0.923     2.516    hdmi_color_bar/CLK
    SLICE_X15Y119        FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.555 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=8, routed)           0.075     2.630    hdmi_color_bar/h_cnt[0]
    SLICE_X16Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.058     2.688 r  hdmi_color_bar/active_x0_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.007     2.695    hdmi_color_bar/active_x0[2]
    SLICE_X16Y120        FDRE                                         r  hdmi_color_bar/active_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.075     2.463    hdmi_color_bar/CLK
    SLICE_X16Y120        FDRE                                         r  hdmi_color_bar/active_x_reg[2]/C
                         clock pessimism              0.153     2.617    
    SLICE_X16Y120        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.663    hdmi_color_bar/active_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hdmi_color_bar/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/active_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.103ns (55.676%)  route 0.082ns (44.324%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Net Delay (Source):      0.923ns (routing 0.461ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.512ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          0.923     2.516    hdmi_color_bar/CLK
    SLICE_X15Y119        FDRE                                         r  hdmi_color_bar/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.555 r  hdmi_color_bar/h_cnt_reg[0]/Q
                         net (fo=8, routed)           0.075     2.630    hdmi_color_bar/h_cnt[0]
    SLICE_X16Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.064     2.694 r  hdmi_color_bar/active_x0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.007     2.701    hdmi_color_bar/active_x0[4]
    SLICE_X16Y120        FDRE                                         r  hdmi_color_bar/active_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.075     2.463    hdmi_color_bar/CLK
    SLICE_X16Y120        FDRE                                         r  hdmi_color_bar/active_x_reg[4]/C
                         clock pessimism              0.153     2.617    
    SLICE_X16Y120        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.663    hdmi_color_bar/active_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 hdmi_color_bar/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.000%)  route 0.047ns (47.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    -0.091ns
  Clock Net Delay (Source):      0.916ns (routing 0.461ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.512ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          0.916     2.509    hdmi_color_bar/CLK
    SLICE_X15Y114        FDRE                                         r  hdmi_color_bar/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.548 r  hdmi_color_bar/v_cnt_reg[7]/Q
                         net (fo=3, routed)           0.030     2.578    hdmi_color_bar/v_cnt[7]
    SLICE_X15Y114        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     2.592 r  hdmi_color_bar/v_cnt[7]_i_1/O
                         net (fo=1, routed)           0.017     2.609    hdmi_color_bar/v_cnt[7]_i_1_n_0
    SLICE_X15Y114        FDRE                                         r  hdmi_color_bar/v_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.035     2.423    hdmi_color_bar/CLK
    SLICE_X15Y114        FDRE                                         r  hdmi_color_bar/v_cnt_reg[7]/C
                         clock pessimism              0.091     2.515    
    SLICE_X15Y114        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.561    hdmi_color_bar/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.561    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 hdmi_color_bar/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/active_x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.079ns (51.974%)  route 0.073ns (48.026%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Net Delay (Source):      0.946ns (routing 0.461ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.512ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          0.946     2.539    hdmi_color_bar/CLK
    SLICE_X15Y121        FDRE                                         r  hdmi_color_bar/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.578 f  hdmi_color_bar/h_cnt_reg[10]/Q
                         net (fo=7, routed)           0.054     2.632    hdmi_color_bar/h_cnt[10]
    SLICE_X16Y121        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.022     2.654 r  hdmi_color_bar/i__carry__0_i_2/O
                         net (fo=1, routed)           0.012     2.666    hdmi_color_bar/i__carry__0_i_2_n_0
    SLICE_X16Y121        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     2.684 r  hdmi_color_bar/active_x0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.007     2.691    hdmi_color_bar/active_x0[10]
    SLICE_X16Y121        FDRE                                         r  hdmi_color_bar/active_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.079     2.467    hdmi_color_bar/CLK
    SLICE_X16Y121        FDRE                                         r  hdmi_color_bar/active_x_reg[10]/C
                         clock pessimism              0.127     2.595    
    SLICE_X16Y121        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.641    hdmi_color_bar/active_x_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.641    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 hdmi_color_bar/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/h_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.053ns (51.961%)  route 0.049ns (48.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Net Delay (Source):      0.946ns (routing 0.461ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.512ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          0.946     2.539    hdmi_color_bar/CLK
    SLICE_X15Y120        FDRE                                         r  hdmi_color_bar/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.578 r  hdmi_color_bar/h_cnt_reg[4]/Q
                         net (fo=5, routed)           0.032     2.610    hdmi_color_bar/h_cnt[4]
    SLICE_X15Y120        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     2.624 r  hdmi_color_bar/h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.017     2.641    hdmi_color_bar/h_cnt_0[4]
    SLICE_X15Y120        FDRE                                         r  hdmi_color_bar/h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.069     2.457    hdmi_color_bar/CLK
    SLICE_X15Y120        FDRE                                         r  hdmi_color_bar/h_cnt_reg[4]/C
                         clock pessimism              0.087     2.545    
    SLICE_X15Y120        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.591    hdmi_color_bar/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 hdmi_color_bar/vs_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/vs_reg_d0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Net Delay (Source):      0.917ns (routing 0.461ns, distribution 0.456ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.512ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          0.917     2.510    hdmi_color_bar/CLK
    SLICE_X16Y114        FDRE                                         r  hdmi_color_bar/vs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y114        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.549 r  hdmi_color_bar/vs_reg_reg/Q
                         net (fo=2, routed)           0.106     2.655    hdmi_color_bar/vs_reg
    SLICE_X15Y110        FDRE                                         r  hdmi_color_bar/vs_reg_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.038     2.426    hdmi_color_bar/CLK
    SLICE_X15Y110        FDRE                                         r  hdmi_color_bar/vs_reg_d0_reg/C
                         clock pessimism              0.130     2.557    
    SLICE_X15Y110        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.603    hdmi_color_bar/vs_reg_d0_reg
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hdmi_color_bar/h_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/h_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.054ns (51.429%)  route 0.051ns (48.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Net Delay (Source):      0.949ns (routing 0.461ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.512ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          0.949     2.542    hdmi_color_bar/CLK
    SLICE_X15Y121        FDRE                                         r  hdmi_color_bar/h_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.581 r  hdmi_color_bar/h_cnt_reg[11]/Q
                         net (fo=7, routed)           0.034     2.615    hdmi_color_bar/h_cnt[11]
    SLICE_X15Y121        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     2.630 r  hdmi_color_bar/h_cnt[11]_i_1/O
                         net (fo=1, routed)           0.017     2.647    hdmi_color_bar/h_cnt_0[11]
    SLICE_X15Y121        FDRE                                         r  hdmi_color_bar/h_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.073     2.461    hdmi_color_bar/CLK
    SLICE_X15Y121        FDRE                                         r  hdmi_color_bar/h_cnt_reg[11]/C
                         clock pessimism              0.086     2.548    
    SLICE_X15Y121        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.594    hdmi_color_bar/h_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.594    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 hdmi_color_bar/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.062ns (58.491%)  route 0.044ns (41.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    -0.091ns
  Clock Net Delay (Source):      0.920ns (routing 0.461ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.512ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          0.920     2.513    hdmi_color_bar/CLK
    SLICE_X15Y115        FDRE                                         r  hdmi_color_bar/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.552 r  hdmi_color_bar/v_cnt_reg[5]/Q
                         net (fo=8, routed)           0.029     2.581    hdmi_color_bar/v_cnt[5]
    SLICE_X15Y115        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.023     2.604 r  hdmi_color_bar/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.015     2.619    hdmi_color_bar/v_cnt[5]_i_1_n_0
    SLICE_X15Y115        FDRE                                         r  hdmi_color_bar/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.039     2.427    hdmi_color_bar/CLK
    SLICE_X15Y115        FDRE                                         r  hdmi_color_bar/v_cnt_reg[5]/C
                         clock pessimism              0.091     2.519    
    SLICE_X15Y115        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.565    hdmi_color_bar/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_pll
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.731
Sources:            { video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         6.731       5.232      BUFGCE_X0Y14   video_pll_m0/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         6.731       5.481      MMCM_X0Y0      video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         6.731       6.181      SLICE_X15Y120  hdmi_color_bar/active_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.731       6.181      SLICE_X16Y121  hdmi_color_bar/active_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.731       6.181      SLICE_X16Y121  hdmi_color_bar/active_x_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.731       6.181      SLICE_X16Y120  hdmi_color_bar/active_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.731       6.181      SLICE_X16Y120  hdmi_color_bar/active_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.731       6.181      SLICE_X16Y120  hdmi_color_bar/active_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.731       6.181      SLICE_X16Y120  hdmi_color_bar/active_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.731       6.181      SLICE_X16Y120  hdmi_color_bar/active_x_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X16Y120  hdmi_color_bar/active_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X16Y120  hdmi_color_bar/active_x_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X16Y120  hdmi_color_bar/active_x_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X16Y120  hdmi_color_bar/active_x_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X16Y120  hdmi_color_bar/active_x_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X16Y120  hdmi_color_bar/active_x_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X16Y120  hdmi_color_bar/active_x_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X16Y120  hdmi_color_bar/active_x_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X17Y121  hdmi_color_bar/h_active_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X15Y119  hdmi_color_bar/h_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X15Y120  hdmi_color_bar/active_x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X16Y121  hdmi_color_bar/active_x_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X16Y121  hdmi_color_bar/active_x_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X16Y121  hdmi_color_bar/active_x_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X16Y121  hdmi_color_bar/active_x_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X16Y120  hdmi_color_bar/active_x_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X16Y120  hdmi_color_bar/active_x_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X16Y120  hdmi_color_bar/active_x_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X16Y120  hdmi_color_bar/active_x_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X16Y121  hdmi_color_bar/active_x_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_video_pll
  To Clock:  clk_out2_video_pll

Setup :            0  Failing Endpoints,  Worst Slack        7.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.709ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.458ns (22.429%)  route 1.584ns (77.571%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns = ( 14.188 - 10.000 ) 
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.005ns (routing 1.061ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.967ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.005     4.277    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X16Y112        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y112        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     4.371 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/Q
                         net (fo=5, routed)           0.335     4.706    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[2]
    SLICE_X16Y112        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148     4.854 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[6]_i_2/O
                         net (fo=6, routed)           0.311     5.165    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[6]_i_2_n_0
    SLICE_X17Y110        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     5.281 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2/O
                         net (fo=3, routed)           0.109     5.390    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2_n_0
    SLICE_X17Y111        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     5.490 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[11]_i_1/O
                         net (fo=13, routed)          0.829     6.319    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA
    SLICE_X15Y113        FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.754    14.188    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X15Y113        FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/C
                         clock pessimism             -0.029    14.159    
                         clock uncertainty           -0.087    14.072    
    SLICE_X15Y113        FDSE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043    14.029    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]
  -------------------------------------------------------------------
                         required time                         14.029    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  7.709    

Slack (MET) :             7.709ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.458ns (22.418%)  route 1.585ns (77.582%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns = ( 14.188 - 10.000 ) 
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.005ns (routing 1.061ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.967ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.005     4.277    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X16Y112        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y112        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     4.371 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/Q
                         net (fo=5, routed)           0.335     4.706    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[2]
    SLICE_X16Y112        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148     4.854 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[6]_i_2/O
                         net (fo=6, routed)           0.311     5.165    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[6]_i_2_n_0
    SLICE_X17Y110        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     5.281 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2/O
                         net (fo=3, routed)           0.109     5.390    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2_n_0
    SLICE_X17Y111        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     5.490 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[11]_i_1/O
                         net (fo=13, routed)          0.830     6.320    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA
    SLICE_X15Y113        FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.754    14.188    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X15Y113        FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[0]/C
                         clock pessimism             -0.029    14.159    
                         clock uncertainty           -0.087    14.072    
    SLICE_X15Y113        FDSE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.042    14.030    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[0]
  -------------------------------------------------------------------
                         required time                         14.030    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                  7.709    

Slack (MET) :             7.878ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.619ns (31.231%)  route 1.363ns (68.769%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.171ns = ( 14.171 - 10.000 ) 
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.967ns (routing 1.061ns, distribution 0.906ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.967ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.967     4.239    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X13Y115        FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y115        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.337 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/Q
                         net (fo=4, routed)           0.281     4.618    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[1]
    SLICE_X13Y115        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     4.786 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7/O
                         net (fo=8, routed)           0.279     5.065    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7_n_0
    SLICE_X12Y114        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     5.241 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3/O
                         net (fo=5, routed)           0.081     5.322    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3_n_0
    SLICE_X12Y114        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     5.499 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_1/O
                         net (fo=15, routed)          0.722     6.221    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_1_n_0
    SLICE_X13Y115        FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.737    14.171    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X13Y115        FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/C
                         clock pessimism              0.058    14.228    
                         clock uncertainty           -0.087    14.141    
    SLICE_X13Y115        FDSE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042    14.099    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.099    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  7.878    

Slack (MET) :             7.878ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.619ns (31.231%)  route 1.363ns (68.769%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.171ns = ( 14.171 - 10.000 ) 
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.967ns (routing 1.061ns, distribution 0.906ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.967ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.967     4.239    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X13Y115        FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y115        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.337 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/Q
                         net (fo=4, routed)           0.281     4.618    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[1]
    SLICE_X13Y115        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     4.786 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7/O
                         net (fo=8, routed)           0.279     5.065    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7_n_0
    SLICE_X12Y114        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     5.241 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3/O
                         net (fo=5, routed)           0.081     5.322    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3_n_0
    SLICE_X12Y114        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     5.499 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_1/O
                         net (fo=15, routed)          0.722     6.221    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_1_n_0
    SLICE_X13Y115        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.737    14.171    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X13Y115        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
                         clock pessimism              0.058    14.228    
                         clock uncertainty           -0.087    14.141    
    SLICE_X13Y115        FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.042    14.099    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.099    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  7.878    

Slack (MET) :             7.879ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.619ns (31.247%)  route 1.362ns (68.753%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.171ns = ( 14.171 - 10.000 ) 
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.967ns (routing 1.061ns, distribution 0.906ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.967ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.967     4.239    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X13Y115        FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y115        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.337 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/Q
                         net (fo=4, routed)           0.281     4.618    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[1]
    SLICE_X13Y115        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     4.786 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7/O
                         net (fo=8, routed)           0.279     5.065    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7_n_0
    SLICE_X12Y114        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     5.241 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3/O
                         net (fo=5, routed)           0.081     5.322    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3_n_0
    SLICE_X12Y114        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     5.499 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_1/O
                         net (fo=15, routed)          0.721     6.220    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_1_n_0
    SLICE_X13Y115        FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.737    14.171    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X13Y115        FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
                         clock pessimism              0.058    14.228    
                         clock uncertainty           -0.087    14.141    
    SLICE_X13Y115        FDSE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042    14.099    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.099    
                         arrival time                          -6.220    
  -------------------------------------------------------------------
                         slack                                  7.879    

Slack (MET) :             7.908ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.458ns (24.986%)  route 1.375ns (75.014%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.179ns = ( 14.179 - 10.000 ) 
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.005ns (routing 1.061ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.967ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.005     4.277    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X16Y112        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y112        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     4.371 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/Q
                         net (fo=5, routed)           0.335     4.706    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[2]
    SLICE_X16Y112        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148     4.854 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[6]_i_2/O
                         net (fo=6, routed)           0.311     5.165    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[6]_i_2_n_0
    SLICE_X17Y110        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     5.281 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2/O
                         net (fo=3, routed)           0.109     5.390    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2_n_0
    SLICE_X17Y111        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     5.490 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[11]_i_1/O
                         net (fo=13, routed)          0.620     6.110    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA
    SLICE_X14Y113        FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.745    14.179    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X14Y113        FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]/C
                         clock pessimism             -0.029    14.150    
                         clock uncertainty           -0.087    14.063    
    SLICE_X14Y113        FDSE (Setup_EFF_SLICEM_C_CE)
                                                     -0.044    14.019    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]
  -------------------------------------------------------------------
                         required time                         14.019    
                         arrival time                          -6.110    
  -------------------------------------------------------------------
                         slack                                  7.908    

Slack (MET) :             7.931ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.458ns (25.346%)  route 1.349ns (74.654%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.174ns = ( 14.174 - 10.000 ) 
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.005ns (routing 1.061ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.967ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.005     4.277    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X16Y112        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y112        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     4.371 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/Q
                         net (fo=5, routed)           0.335     4.706    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[2]
    SLICE_X16Y112        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148     4.854 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[6]_i_2/O
                         net (fo=6, routed)           0.311     5.165    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[6]_i_2_n_0
    SLICE_X17Y110        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     5.281 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2/O
                         net (fo=3, routed)           0.109     5.390    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2_n_0
    SLICE_X17Y111        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     5.490 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[11]_i_1/O
                         net (fo=13, routed)          0.594     6.084    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA
    SLICE_X13Y112        FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.740    14.174    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X13Y112        FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[1]/C
                         clock pessimism             -0.029    14.145    
                         clock uncertainty           -0.087    14.058    
    SLICE_X13Y112        FDSE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043    14.015    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[1]
  -------------------------------------------------------------------
                         required time                         14.015    
                         arrival time                          -6.084    
  -------------------------------------------------------------------
                         slack                                  7.931    

Slack (MET) :             8.108ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.458ns (28.029%)  route 1.176ns (71.971%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.179ns = ( 14.179 - 10.000 ) 
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.005ns (routing 1.061ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.967ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.005     4.277    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X16Y112        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y112        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     4.371 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/Q
                         net (fo=5, routed)           0.335     4.706    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[2]
    SLICE_X16Y112        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148     4.854 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[6]_i_2/O
                         net (fo=6, routed)           0.311     5.165    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[6]_i_2_n_0
    SLICE_X17Y110        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     5.281 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2/O
                         net (fo=3, routed)           0.109     5.390    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2_n_0
    SLICE_X17Y111        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     5.490 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[11]_i_1/O
                         net (fo=13, routed)          0.421     5.911    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA
    SLICE_X14Y112        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.745    14.179    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X14Y112        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[2]/C
                         clock pessimism             -0.029    14.150    
                         clock uncertainty           -0.087    14.063    
    SLICE_X14Y112        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.043    14.020    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[2]
  -------------------------------------------------------------------
                         required time                         14.020    
                         arrival time                          -5.911    
  -------------------------------------------------------------------
                         slack                                  8.108    

Slack (MET) :             8.108ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.458ns (28.029%)  route 1.176ns (71.971%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.179ns = ( 14.179 - 10.000 ) 
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.005ns (routing 1.061ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.967ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         2.005     4.277    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X16Y112        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y112        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     4.371 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/Q
                         net (fo=5, routed)           0.335     4.706    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[2]
    SLICE_X16Y112        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148     4.854 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[6]_i_2/O
                         net (fo=6, routed)           0.311     5.165    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[6]_i_2_n_0
    SLICE_X17Y110        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     5.281 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2/O
                         net (fo=3, routed)           0.109     5.390    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2_n_0
    SLICE_X17Y111        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     5.490 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[11]_i_1/O
                         net (fo=13, routed)          0.421     5.911    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA
    SLICE_X14Y112        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.745    14.179    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X14Y112        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]/C
                         clock pessimism             -0.029    14.150    
                         clock uncertainty           -0.087    14.063    
    SLICE_X14Y112        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.043    14.020    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[2]
  -------------------------------------------------------------------
                         required time                         14.020    
                         arrival time                          -5.911    
  -------------------------------------------------------------------
                         slack                                  8.108    

Slack (MET) :             8.153ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.637ns (37.493%)  route 1.062ns (62.507%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.180ns = ( 14.180 - 10.000 ) 
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.967ns (routing 1.061ns, distribution 0.906ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.967ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.967     4.239    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X13Y115        FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y115        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     4.337 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/Q
                         net (fo=4, routed)           0.281     4.618    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[1]
    SLICE_X13Y115        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     4.786 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7/O
                         net (fo=8, routed)           0.281     5.067    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7_n_0
    SLICE_X12Y114        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     5.245 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_3/O
                         net (fo=1, routed)           0.182     5.427    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_3_n_0
    SLICE_X12Y115        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     5.620 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_2/O
                         net (fo=1, routed)           0.318     5.938    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_2_n_0
    SLICE_X12Y115        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.746    14.180    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X12Y115        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/C
                         clock pessimism             -0.028    14.151    
                         clock uncertainty           -0.087    14.064    
    SLICE_X12Y115        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    14.091    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.091    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                  8.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.130%)  route 0.033ns (35.870%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.526ns
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Net Delay (Source):      1.005ns (routing 0.533ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.591ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.005     2.601    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X17Y112        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y112        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.640 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/Q
                         net (fo=7, routed)           0.027     2.667    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[0]
    SLICE_X17Y112        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     2.687 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[1]_i_1/O
                         net (fo=1, routed)           0.006     2.693    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[1]_i_1_n_0
    SLICE_X17Y112        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.134     2.526    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X17Y112        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]/C
                         clock pessimism              0.080     2.607    
    SLICE_X17Y112        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.654    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.654    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.060ns (63.830%)  route 0.034ns (36.170%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    -0.082ns
  Clock Net Delay (Source):      0.989ns (routing 0.533ns, distribution 0.456ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.591ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.989     2.585    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X13Y115        FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y115        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.624 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/Q
                         net (fo=5, routed)           0.027     2.651    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[0]
    SLICE_X13Y115        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     2.672 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]_i_1/O
                         net (fo=1, routed)           0.007     2.679    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]_i_1_n_0
    SLICE_X13Y115        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.116     2.508    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X13Y115        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
                         clock pessimism              0.082     2.591    
    SLICE_X13Y115        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     2.638    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.638    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.040ns (37.383%)  route 0.067ns (62.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns
    Source Clock Delay      (SCD):    2.594ns
    Clock Pessimism Removal (CPR):    -0.094ns
  Clock Net Delay (Source):      0.998ns (routing 0.533ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.591ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.998     2.594    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X15Y114        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y114        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.634 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/Q
                         net (fo=1, routed)           0.067     2.701    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/p_0_in__1[0]
    SLICE_X15Y113        FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.126     2.518    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X15Y113        FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/C
                         clock pessimism              0.094     2.612    
    SLICE_X15Y113        FDSE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.658    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.658    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    -0.082ns
  Clock Net Delay (Source):      0.989ns (routing 0.533ns, distribution 0.456ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.591ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.989     2.585    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X13Y114        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y114        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.624 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/Q
                         net (fo=2, routed)           0.028     2.652    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait
    SLICE_X13Y114        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     2.666 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_i_1/O
                         net (fo=1, routed)           0.017     2.683    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait0
    SLICE_X13Y114        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.116     2.508    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X13Y114        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg/C
                         clock pessimism              0.082     2.591    
    SLICE_X13Y114        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.637    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg
  -------------------------------------------------------------------
                         required time                         -2.637    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Net Delay (Source):      0.990ns (routing 0.533ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.591ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.990     2.586    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X12Y110        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.625 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg/Q
                         net (fo=2, routed)           0.027     2.652    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg_n_0
    SLICE_X12Y110        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     2.667 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_i_1/O
                         net (fo=1, routed)           0.017     2.684    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_i_1_n_0
    SLICE_X12Y110        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.118     2.510    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X12Y110        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg/C
                         clock pessimism              0.081     2.592    
    SLICE_X12Y110        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.638    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg
  -------------------------------------------------------------------
                         required time                         -2.638    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.053ns (53.536%)  route 0.046ns (46.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    -0.082ns
  Clock Net Delay (Source):      0.984ns (routing 0.533ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.591ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.984     2.580    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X13Y111        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y111        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.619 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_reg/Q
                         net (fo=6, routed)           0.029     2.648    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_ack
    SLICE_X13Y111        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     2.662 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_i_1__0/O
                         net (fo=1, routed)           0.017     2.679    i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack1_out
    SLICE_X13Y111        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.111     2.503    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X13Y111        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack_reg/C
                         clock pessimism              0.082     2.586    
    SLICE_X13Y111        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.632    i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack_reg
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.053ns (53.535%)  route 0.046ns (46.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    -0.082ns
  Clock Net Delay (Source):      0.988ns (routing 0.533ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.591ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.988     2.584    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X13Y112        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.623 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/Q
                         net (fo=4, routed)           0.030     2.653    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/hdmi_sda_TRI
    SLICE_X13Y112        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     2.667 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_i_1/O
                         net (fo=1, routed)           0.016     2.683    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_i_1_n_0
    SLICE_X13Y112        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.115     2.507    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X13Y112        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
                         clock pessimism              0.082     2.590    
    SLICE_X13Y112        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.636    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg
  -------------------------------------------------------------------
                         required time                         -2.636    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.052ns (52.000%)  route 0.048ns (48.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Net Delay (Source):      1.005ns (routing 0.533ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.591ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.005     2.601    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X16Y112        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y112        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.639 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[5]/Q
                         net (fo=2, routed)           0.027     2.666    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[5]
    SLICE_X16Y112        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.014     2.680 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[5]_i_1/O
                         net (fo=1, routed)           0.021     2.701    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[5]_i_1_n_0
    SLICE_X16Y112        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.135     2.527    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X16Y112        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[5]/C
                         clock pessimism              0.079     2.607    
    SLICE_X16Y112        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.653    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.653    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/write_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.061ns (43.262%)  route 0.080ns (56.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    -0.122ns
  Clock Net Delay (Source):      0.992ns (routing 0.533ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.591ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.992     2.588    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X14Y110        FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y110        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.627 r  i2c_config_m0/i2c_master_top_m0/FSM_sequential_state_reg[3]/Q
                         net (fo=21, routed)          0.064     2.691    i2c_config_m0/i2c_master_top_m0/byte_controller/Q[3]
    SLICE_X13Y110        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.022     2.713 r  i2c_config_m0/i2c_master_top_m0/byte_controller/write_i_1/O
                         net (fo=1, routed)           0.016     2.729    i2c_config_m0/i2c_master_top_m0/byte_controller_n_5
    SLICE_X13Y110        FDCE                                         r  i2c_config_m0/i2c_master_top_m0/write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.119     2.511    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X13Y110        FDCE                                         r  i2c_config_m0/i2c_master_top_m0/write_reg/C
                         clock pessimism              0.122     2.634    
    SLICE_X13Y110        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.680    i2c_config_m0/i2c_master_top_m0/write_reg
  -------------------------------------------------------------------
                         required time                         -2.680    
                         arrival time                           2.729    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/txr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.062ns (59.615%)  route 0.042ns (40.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Net Delay (Source):      0.992ns (routing 0.533ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.591ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.992     2.588    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X14Y110        FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y110        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.627 r  i2c_config_m0/i2c_master_top_m0/FSM_sequential_state_reg[3]/Q
                         net (fo=21, routed)          0.034     2.661    i2c_config_m0/i2c_master_top_m0/state[3]
    SLICE_X14Y110        LUT5 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.023     2.684 r  i2c_config_m0/i2c_master_top_m0/txr[7]_i_1/O
                         net (fo=1, routed)           0.008     2.692    i2c_config_m0/i2c_master_top_m0/txr_0[7]
    SLICE_X14Y110        FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.120     2.512    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X14Y110        FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[7]/C
                         clock pessimism              0.081     2.594    
    SLICE_X14Y110        FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.641    i2c_config_m0/i2c_master_top_m0/txr_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.641    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_video_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         10.000      8.501      BUFGCE_X0Y8    video_pll_m0/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.250         10.000      8.750      MMCM_X0Y0      video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X14Y111  i2c_config_m0/i2c_master_top_m0/ack_in_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X12Y111  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X11Y112  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X12Y111  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X12Y111  i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X12Y110  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X12Y110  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X12Y112  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X11Y112  i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X12Y112  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X12Y112  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X13Y113  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X13Y113  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSCL_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X13Y113  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X13Y114  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dscl_oen_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X17Y112  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X17Y111  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X17Y112  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X15Y114  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X15Y114  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X15Y114  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X15Y114  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X13Y113  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dout_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.275         5.000       4.725      SLICE_X15Y113  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X16Y112  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X16Y112  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X16Y112  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X16Y112  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[5]/C



