{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736722491730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736722491730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 13 05:54:51 2025 " "Processing started: Mon Jan 13 05:54:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736722491730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736722491730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TubesSisdig -c TubesSisdig " "Command: quartus_map --read_settings_files=on --write_settings_files=off TubesSisdig -c TubesSisdig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736722491730 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736722491879 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736722491879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matrix_multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 matrix_multiplier-behavior " "Found design unit 1: matrix_multiplier-behavior" {  } { { "matrix_multiplier.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/matrix_multiplier.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496820 ""} { "Info" "ISGN_ENTITY_NAME" "1 matrix_multiplier " "Found entity 1: matrix_multiplier" {  } { { "matrix_multiplier.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/matrix_multiplier.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736722496820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uartctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_controller-Behavioral " "Found design unit 1: uart_controller-Behavioral" {  } { { "uartctrl.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/uartctrl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496821 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_controller " "Found entity 1: uart_controller" {  } { { "uartctrl.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/uartctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736722496821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixexpander.vhd 3 1 " "Found 3 design units, including 1 entities, in source file matrixexpander.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 k_pkg " "Found design unit 1: k_pkg" {  } { { "matrixexpander.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/matrixexpander.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496822 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 matrixexpander-rtl " "Found design unit 2: matrixexpander-rtl" {  } { { "matrixexpander.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/matrixexpander.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496822 ""} { "Info" "ISGN_ENTITY_NAME" "1 matrixexpander " "Found entity 1: matrixexpander" {  } { { "matrixexpander.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/matrixexpander.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736722496822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevensegment-sevsegmentrtl " "Found design unit 1: sevensegment-sevsegmentrtl" {  } { { "sevseg.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/sevseg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496822 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevensegment " "Found entity 1: sevensegment" {  } { { "sevseg.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/sevseg.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736722496822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgasync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vgasync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-vgasyncprogram " "Found design unit 1: vga_sync-vgasyncprogram" {  } { { "vgasync.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/vgasync.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496823 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vgasync.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/vgasync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736722496823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx-behavior " "Found design unit 1: uart_tx-behavior" {  } { { "uart_tx.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/uart_tx.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496823 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/uart_tx.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736722496823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx-behavior " "Found design unit 1: uart_rx-behavior" {  } { { "uart_rx.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/uart_rx.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496824 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/uart_rx.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736722496824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-behavior " "Found design unit 1: uart-behavior" {  } { { "uart.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/uart.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496824 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/uart.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736722496824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenseg_decoder-behavior " "Found design unit 1: sevenseg_decoder-behavior" {  } { { "sevenseg_decoder.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/sevenseg_decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496825 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenseg_decoder " "Found entity 1: sevenseg_decoder" {  } { { "sevenseg_decoder.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/sevenseg_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736722496825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imgprocessing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imgprocessing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 img_proc-rtl " "Found design unit 1: img_proc-rtl" {  } { { "imgprocessing.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/imgprocessing.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496831 ""} { "Info" "ISGN_ENTITY_NAME" "1 img_proc " "Found entity 1: img_proc" {  } { { "imgprocessing.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/imgprocessing.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736722496831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-fsm " "Found design unit 1: controller-fsm" {  } { { "controller.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/controller.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496831 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/controller.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736722496831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll25/synthesis/pll25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll25/synthesis/pll25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL25-rtl " "Found design unit 1: PLL25-rtl" {  } { { "PLL25/synthesis/PLL25.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/PLL25/synthesis/PLL25.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496832 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL25 " "Found entity 1: PLL25" {  } { { "PLL25/synthesis/PLL25.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/PLL25/synthesis/PLL25.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736722496832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll25/synthesis/submodules/pll25_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file pll25/synthesis/submodules/pll25_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL25_altpll_0_dffpipe_l2c " "Found entity 1: PLL25_altpll_0_dffpipe_l2c" {  } { { "PLL25/synthesis/submodules/PLL25_altpll_0.v" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/PLL25/synthesis/submodules/PLL25_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496833 ""} { "Info" "ISGN_ENTITY_NAME" "2 PLL25_altpll_0_stdsync_sv6 " "Found entity 2: PLL25_altpll_0_stdsync_sv6" {  } { { "PLL25/synthesis/submodules/PLL25_altpll_0.v" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/PLL25/synthesis/submodules/PLL25_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496833 ""} { "Info" "ISGN_ENTITY_NAME" "3 PLL25_altpll_0_altpll_tc42 " "Found entity 3: PLL25_altpll_0_altpll_tc42" {  } { { "PLL25/synthesis/submodules/PLL25_altpll_0.v" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/PLL25/synthesis/submodules/PLL25_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496833 ""} { "Info" "ISGN_ENTITY_NAME" "4 PLL25_altpll_0 " "Found entity 4: PLL25_altpll_0" {  } { { "PLL25/synthesis/submodules/PLL25_altpll_0.v" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/PLL25/synthesis/submodules/PLL25_altpll_0.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736722496833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir_decoder-behavior " "Found design unit 1: ir_decoder-behavior" {  } { { "IR.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/IR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496834 ""} { "Info" "ISGN_ENTITY_NAME" "1 ir_decoder " "Found entity 1: ir_decoder" {  } { { "IR.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/IR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736722496834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockmodifier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockmodifier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockmodifier-behavior " "Found design unit 1: clockmodifier-behavior" {  } { { "clockmodifier.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/clockmodifier.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496834 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockmodifier " "Found entity 1: clockmodifier" {  } { { "clockmodifier.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/clockmodifier.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736722496834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 3 1 " "Found 3 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 all_pkg " "Found design unit 1: all_pkg" {  } { { "main.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496835 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 main-rtl " "Found design unit 2: main-rtl" {  } { { "main.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496835 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736722496835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buzzer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buzzer-behavior " "Found design unit 1: buzzer-behavior" {  } { { "buzzer.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/buzzer.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496835 ""} { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "buzzer.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/buzzer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736722496835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "ram.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/ram.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496836 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/ram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736722496836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736722496836 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736722496885 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_vga_hs main.vhd(39) " "VHDL Signal Declaration warning at main.vhd(39): used implicit default value for signal \"o_vga_hs\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736722496887 "|main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_vga_vs main.vhd(39) " "VHDL Signal Declaration warning at main.vhd(39): used implicit default value for signal \"o_vga_vs\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736722496887 "|main"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "note_freq main.vhd(162) " "VHDL Signal Declaration warning at main.vhd(162): used explicit default value for signal \"note_freq\" because signal was never assigned a value" {  } { { "main.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd" 162 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1736722496888 "|main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R main.vhd(165) " "VHDL Signal Declaration warning at main.vhd(165): used implicit default value for signal \"R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd" 165 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736722496888 "|main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "G main.vhd(165) " "VHDL Signal Declaration warning at main.vhd(165): used implicit default value for signal \"G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd" 165 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736722496888 "|main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "B main.vhd(165) " "VHDL Signal Declaration warning at main.vhd(165): used implicit default value for signal \"B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd" 165 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736722496888 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "processing_state main.vhd(167) " "Verilog HDL or VHDL warning at main.vhd(167): object \"processing_state\" assigned a value but never read" {  } { { "main.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736722496888 "|main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uart_received main.vhd(169) " "VHDL Signal Declaration warning at main.vhd(169): used implicit default value for signal \"uart_received\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd" 169 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736722496888 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "res_img main.vhd(171) " "Verilog HDL or VHDL warning at main.vhd(171): object \"res_img\" assigned a value but never read" {  } { { "main.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736722496888 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "source_sel main.vhd(174) " "Verilog HDL or VHDL warning at main.vhd(174): object \"source_sel\" assigned a value but never read" {  } { { "main.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd" 174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736722496888 "|main"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "k main.vhd(178) " "VHDL Signal Declaration warning at main.vhd(178): used explicit default value for signal \"k\" because signal was never assigned a value" {  } { { "main.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd" 178 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1736722496888 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller_module " "Elaborating entity \"controller\" for hierarchy \"controller:controller_module\"" {  } { { "main.vhd" "controller_module" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736722496888 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "source_selector controller.vhd(25) " "VHDL Signal Declaration warning at controller.vhd(25): used implicit default value for signal \"source_selector\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/controller.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736722496889 "|main|controller:controller_module"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_led1 controller.vhd(27) " "VHDL Signal Declaration warning at controller.vhd(27): used implicit default value for signal \"o_led1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/controller.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736722496889 "|main|controller:controller_module"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_led2 controller.vhd(27) " "VHDL Signal Declaration warning at controller.vhd(27): used implicit default value for signal \"o_led2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/controller.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736722496889 "|main|controller:controller_module"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_led3 controller.vhd(27) " "VHDL Signal Declaration warning at controller.vhd(27): used implicit default value for signal \"o_led3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/controller.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736722496889 "|main|controller:controller_module"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_led4 controller.vhd(27) " "VHDL Signal Declaration warning at controller.vhd(27): used implicit default value for signal \"o_led4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/controller.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736722496889 "|main|controller:controller_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir_decoder ir_decoder:ir_decoder_module " "Elaborating entity \"ir_decoder\" for hierarchy \"ir_decoder:ir_decoder_module\"" {  } { { "main.vhd" "ir_decoder_module" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736722496889 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "changestate IR.vhd(148) " "VHDL Process Statement warning at IR.vhd(148): signal \"changestate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IR.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/IR.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736722496890 "|main|ir_decoder:ir_decoder_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockmodifier clockmodifier:clockmodifier_module " "Elaborating entity \"clockmodifier\" for hierarchy \"clockmodifier:clockmodifier_module\"" {  } { { "main.vhd" "clockmodifier_module" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736722496890 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_out_intem clockmodifier.vhd(25) " "VHDL Process Statement warning at clockmodifier.vhd(25): signal \"clk_out_intem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockmodifier.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/clockmodifier.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736722496890 "|main|clockmodifier:clockmodifier_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegment sevensegment:sevs_module " "Elaborating entity \"sevensegment\" for hierarchy \"sevensegment:sevs_module\"" {  } { { "main.vhd" "sevs_module" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736722496891 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curr_val sevseg.vhd(64) " "VHDL Process Statement warning at sevseg.vhd(64): signal \"curr_val\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevseg.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/sevseg.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736722496891 "|main|sevensegment:sevs_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer buzzer:buzzer_module " "Elaborating entity \"buzzer\" for hierarchy \"buzzer:buzzer_module\"" {  } { { "main.vhd" "buzzer_module" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736722496892 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state buzzer.vhd(57) " "VHDL Process Statement warning at buzzer.vhd(57): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "buzzer.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/buzzer.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736722496892 "|main|buzzer:buzzer_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_proc img_proc:imgprocessing_module " "Elaborating entity \"img_proc\" for hierarchy \"img_proc:imgprocessing_module\"" {  } { { "main.vhd" "imgprocessing_module" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736722496892 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "processed_pixel imgprocessing.vhd(32) " "Verilog HDL or VHDL warning at imgprocessing.vhd(32): object \"processed_pixel\" assigned a value but never read" {  } { { "imgprocessing.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/imgprocessing.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736722496896 "|main|img_proc:imgprocessing_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "B_matrix imgprocessing.vhd(35) " "VHDL Signal Declaration warning at imgprocessing.vhd(35): used explicit default value for signal \"B_matrix\" because signal was never assigned a value" {  } { { "imgprocessing.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/imgprocessing.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1736722496896 "|main|img_proc:imgprocessing_module"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "curr_pixel\[0\]\[1..2\] imgprocessing.vhd(31) " "Using initial value X (don't care) for net \"curr_pixel\[0\]\[1..2\]\" at imgprocessing.vhd(31)" {  } { { "imgprocessing.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/imgprocessing.vhd" 31 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736722496907 "|main|img_proc:imgprocessing_module"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "curr_pixel\[1\]\[0\] imgprocessing.vhd(31) " "Using initial value X (don't care) for net \"curr_pixel\[1\]\[0\]\" at imgprocessing.vhd(31)" {  } { { "imgprocessing.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/imgprocessing.vhd" 31 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736722496907 "|main|img_proc:imgprocessing_module"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "curr_pixel\[1\]\[2\] imgprocessing.vhd(31) " "Using initial value X (don't care) for net \"curr_pixel\[1\]\[2\]\" at imgprocessing.vhd(31)" {  } { { "imgprocessing.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/imgprocessing.vhd" 31 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736722496907 "|main|img_proc:imgprocessing_module"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "curr_pixel\[2\]\[0..1\] imgprocessing.vhd(31) " "Using initial value X (don't care) for net \"curr_pixel\[2\]\[0..1\]\" at imgprocessing.vhd(31)" {  } { { "imgprocessing.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/imgprocessing.vhd" 31 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736722496907 "|main|img_proc:imgprocessing_module"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "curr_pixel " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"curr_pixel\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1736722496940 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "processed_pixel " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"processed_pixel\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1736722496941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_multiplier img_proc:imgprocessing_module\|matrix_multiplier:multiplier " "Elaborating entity \"matrix_multiplier\" for hierarchy \"img_proc:imgprocessing_module\|matrix_multiplier:multiplier\"" {  } { { "imgprocessing.vhd" "multiplier" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/imgprocessing.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736722496958 ""}
{ "Error" "EVRFX_VHDL_NONCONST_REAL_TYPES_UNSUPPORTED" "matrix_multiplier.vhd(40) " "VHDL Unsupported Feature error at matrix_multiplier.vhd(40): cannot synthesize non-constant real objects or values" {  } { { "matrix_multiplier.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/matrix_multiplier.vhd" 40 0 0 } }  } 0 10414 "VHDL Unsupported Feature error at %1!s!: cannot synthesize non-constant real objects or values" 0 0 "Analysis & Synthesis" 0 -1 1736722496959 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "img_proc:imgprocessing_module\|matrix_multiplier:multiplier " "Can't elaborate user hierarchy \"img_proc:imgprocessing_module\|matrix_multiplier:multiplier\"" {  } { { "imgprocessing.vhd" "multiplier" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/imgprocessing.vhd" 38 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736722496959 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 27 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736722497071 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 13 05:54:57 2025 " "Processing ended: Mon Jan 13 05:54:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736722497071 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736722497071 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736722497071 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736722497071 ""}
