<!DOCTYPE html>
<html class="no-js" lang="en">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<meta http-equiv="X-UA-Compatible" content="IE=edge">
	<title>ARM AMBA Protocl - When Moore&#39;s Law ENDS</title>
	<script>(function(d,e){d[e]=d[e].replace("no-js","js");})(document.documentElement,"className");</script>
	<meta name="description" content="">
	<link rel="dns-prefetch" href="//fonts.googleapis.com">
	<link rel="dns-prefetch" href="//fonts.gstatic.com">
	<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:400,400i,700">
	<link rel="stylesheet" href="/css/style.css">
	
	<link rel="shortcut icon" href="/favicon.ico">
		
</head>
<body class="body">
	<div class="container container--outer">
		<header class="header">
	<div class="container">
		<div class="logo">
			<a class="logo__link" href="/" title="When Moore&#39;s Law ENDS" rel="home">
				<div class="logo__title">When Moore&#39;s Law ENDS</div>
				<div class="logo__tagline">A chip designer&#39;s personal blog</div>
			</a>
		</div>
		
<nav class="menu">
	<button class="menu__btn" aria-haspopup="true" aria-expanded="false" tabindex="0">
		<span class="menu__btn-title" tabindex="-1">Menu</span>
	</button>
	<ul class="menu__list">
		<li class="menu__item">
			<a class="menu__link" href="/">
				
				<span class="menu__text">About Me</span>
				
			</a>
		</li>
		<li class="menu__item">
			<a class="menu__link" href="/project/">
				
				<span class="menu__text">My Projects</span>
				
			</a>
		</li>
		<li class="menu__item">
			<a class="menu__link" href="/blog/">
				
				<span class="menu__text">Blog</span>
				
			</a>
		</li>
		<li class="menu__item">
			<a class="menu__link" href="/riscv-training/">
				
				<span class="menu__text">RISC-V Arch Training</span>
				
			</a>
		</li>
	</ul>
</nav>

	</div>
</header>
		<div class="wrapper flex">
			<div class="primary">
			
<main class="main" role="main">
	<article class="post">
		<header class="post__header">
			<h1 class="post__title">ARM AMBA Protocl</h1>
			<div class="post__meta meta">
<div class="meta__item-datetime meta__item">
	<svg class="meta__icon icon icon-time" width="16" height="14" viewBox="0 0 30 28"><path d="M15 0C7 0 1 6 1 14s6 14 14 14 14-6 14-14S23 0 15 0zm0 25C9 25 4 20 4 14S9 3 15 3s11 5 11 11-5 11-11 11zm1-18h-2v8.4l6.8 4.4L22 18l-6-3.8V7z"/></svg><time class="meta__text" datetime="2019-03-25T00:00:00Z">2019-03-25</time></div><div class="meta__item-categories meta__item"><svg class="meta__icon icon icon-category" width="16" height="16" viewBox="0 0 16 16"><path d="m7 2l1 2h8v11h-16v-13z"/></svg><span class="meta__text"><a class="meta__link" href="/categories/arch/" rel="category">arch</a>
	</span>
</div></div>
		</header><div class="content post__content clearfix">
			<p>AMBA (ARM Advanced Microcontroller Bus Architecture)</p>
<h1 id="1-axi">1. AXI</h1>
<ul>
<li>AXI protocol is a <strong>point-to-point</strong> protocol
<ul>
<li>So no matter what the network channels really use, as long as its ports comply AXI protocol, IP can be connected to them</li>
</ul>
</li>
<li>Main features
<ul>
<li>Separate read/write channels
<ul>
<li>Improve bandwidth</li>
</ul>
</li>
<li>Multiple outstanding requests</li>
<li>No strict timing relationship between address and data phases</li>
<li>Unaligned data transfer</li>
<li>Out-of-order transaction completion</li>
<li>Implicitly incremental address for burst transfer</li>
</ul>
</li>
<li>Transfer vs transaction
<ul>
<li>Transfer is a handshake: valid/ready</li>
<li>Transaction is composed of multiple transfers
<ul>
<li>Active transaction: already started but not finished.</li>
</ul>
</li>
</ul>
</li>
<li>Detail signals
<ul>
<li><code>AxBURST [1:0]</code>
<ul>
<li><code>00</code> = FIXED (same address) = for FIFOs</li>
<li><code>01</code> = INCR = for block transfer</li>
<li><code>10</code> = WRAP = suitable for cache line, critical word first
<ul>
<li>Must be aligned</li>
</ul>
</li>
<li><code>11</code> = reserved</li>
</ul>
</li>
<li><code>AxPROT [2:0]</code> defines 3 levels of access protection privileges
<ul>
<li>Bit 0: Privileged or not</li>
<li>Bit 1: Secure or not</li>
<li>Bit 2 : instruction or not (hint only)</li>
</ul>
</li>
<li><code>AxCACHE [3:0]</code>
<ul>
<li>Bit 0: bufferable or not</li>
<li>Bit 1: modifiable or not
<ul>
<li>Merge-able or split-able</li>
</ul>
</li>
<li>Bit 2: read allocate (hint only)</li>
<li>Bit 3: write allocate (hint only)
<ul>
<li>If both RA and WA are disabled, then can skip cache and directly pass to the memory controller for access</li>
</ul>
</li>
</ul>
</li>
<li><code>xRESP [1:0]</code>
<ul>
<li>For read, each transfer of the burst has a <code>RRESP</code></li>
<li>For write, at completion of the burst <code>BRESP</code> is issued</li>
<li><code>00</code> = normal access success = excluesive access failed</li>
</ul>
</li>
<li><code>WSTRB [n-1:0]</code>: byte valid</li>
<li><code>AxLOCK</code> for atomic access
<ul>
<li>Lock access is removed from AXI3 to AXI4</li>
<li>In AXI4 only exclusive is supported for better network fabric performance, to enable the implementation of semaphore type operations without requiring the bus to remain locked</li>
</ul>
</li>
<li><code>AxQOS [3:0]</code> defines the priority of a transaction, larger number means higher priority
<ul>
<li>Priority is guaranteed by arbiters</li>
</ul>
</li>
<li><code>AxREGION [3:0]</code>  for a single physical slave that provides multiple logical interfaces in different address region of the whole memory space</li>
<li><code>AxUSER</code> implemenation defined width, optional. So can be imcompatible</li>
<li>Dependency
<ul>
<li><code>WVALID</code> can assert before <code>AWVALID</code></li>
<li><code>WLAST</code> must complete before <code>BVALID</code></li>
<li><code>RVALID</code> cannot be asserted until <code>ARADDR</code> has been transferred</li>
</ul>
</li>
</ul>
</li>
<li>Atomic access
<ul>
<li>AXI3 has &ldquo;locked access&rdquo; which blocks all other masters to locked slave, while AXI4 impoved it to &ldquo;exclusive access&rdquo; which only blocks access to particular region.</li>
<li>Locked transaction
<ul>
<li>Ensure no outstanding transaction</li>
<li>Initial lock transfer, complete with an unlocked transfer</li>
<li>Performance impact is huge</li>
<li>Lock access is enforced by network fabric</li>
</ul>
</li>
<li>Exclusive access
<ul>
<li>Semaphore style READ &amp; WRITE</li>
<li>Requires slave hardware support
<ul>
<li>&ldquo;Exclusive access monitor&rdquo; to save exclusive operation source ID and target memory address when exclusive READ access happens, remove entry when exclusive WRITE access happens</li>
</ul>
</li>
<li><code>xRESP</code>
<ul>
<li><code>EXOKAY</code> means successful, but <code>OKAY</code> means exclusive fail</li>
<li>When exclusive write reply with OKAY, the memory won&rsquo;t get updated</li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li>Ordering
<ul>
<li>Write
<ul>
<li><code>W</code> channel must follow the same order of <code>AW</code> channel</li>
<li>Different transaction IDs on <code>W</code> can be interleaved, but same ID must in order even for different transactions</li>
</ul>
</li>
<li>Read
<ul>
<li>No ordering between <code>R</code> and <code>AR</code></li>
<li>Different transaction IDs on <code>R</code> can be interleaved, but same ID must in order</li>
</ul>
</li>
<li>Read and write don&rsquo;t have ordering between each other</li>
</ul>
</li>
<li>Alignment
<ul>
<li>Unaligned start address only affects the first transfer in a transaction, all following transfer is aligned to <code>AxSIZE</code> to relax requirement on slave side</li>
</ul>
</li>
<li>Interface attributes
<ul>
<li>Write
<ul>
<li>Issuing capability: a master can issue how many outstanding transactions</li>
<li>Interleave depth: a slave can receive how many outstanding trasactions</li>
</ul>
</li>
<li>Read
<ul>
<li>Issuing capability: how many transactions a master can issue</li>
<li>Acceptance capability:  how many transactions a slave can accept</li>
<li>Reordering depth: how many transactions a slave can transmit data</li>
</ul>
</li>
</ul>
</li>
</ul>

		</div>
	</article>
</main>

<div class="authorbox clearfix">
	<figure class="authorbox__avatar">
		<img alt="Jim Wang avatar" src="/img/avatar.png" class="avatar" height="90" width="90">
	</figure>
	<div class="authorbox__header">
		<span class="authorbox__name">About Jim Wang</span>
	</div>
	<div class="authorbox__description">
		Chip designer
	</div>
</div>




			</div>
			
		</div>
		<footer class="footer">
	<div class="container footer__container flex">
		
		<div class="footer__copyright">
			&copy; 2020 Jim Wang.
			<span class="footer__copyright-credits">Generated with <a href="https://gohugo.io/" rel="nofollow noopener" target="_blank">Hugo</a> and <a href="https://github.com/Vimux/Mainroad/" rel="nofollow noopener" target="_blank">Mainroad</a> theme.</span>
		</div>
	</div>
</footer>
	</div>
<script async defer src="/js/menu.js"></script>

<script src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js?config=TeX-AMS-MML_HTMLorMML" async></script>
</body>
</html>