git clone --depth 1 --no-tags https://github.com/Ookamice/MIPS-CPU-2022.git f:/verilog_sva_gh_scraper/data/full_repos/519832064
git clone --depth 1 --no-tags https://github.com/Durkhai/biquad_mpw7.git f:/verilog_sva_gh_scraper/data/full_repos/519893543
git clone --depth 1 --no-tags https://github.com/LanaP2000/VLSI-Testing.git f:/verilog_sva_gh_scraper/data/full_repos/519285384
git clone --depth 1 --no-tags https://github.com/yonghaekim/dc_script.git f:/verilog_sva_gh_scraper/data/full_repos/520194984
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-shridharkk.git f:/verilog_sva_gh_scraper/data/full_repos/520210109
git clone --depth 1 --no-tags https://github.com/jlykhnnw/arithmetic.git f:/verilog_sva_gh_scraper/data/full_repos/520759207
git clone --depth 1 --no-tags https://github.com/AaronKFC/HDLBits-Verilog-Practice.git f:/verilog_sva_gh_scraper/data/full_repos/523670152
git clone --depth 1 --no-tags https://github.com/Mahi36/Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/524184748
git clone --depth 1 --no-tags https://github.com/sh-mohammadi/super_alu.git f:/verilog_sva_gh_scraper/data/full_repos/524004864
git clone --depth 1 --no-tags https://github.com/vijayank88/RISCV_Based_BMS.git f:/verilog_sva_gh_scraper/data/full_repos/520043198
git clone --depth 1 --no-tags https://github.com/yousefkhaled1750/Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/520622634
git clone --depth 1 --no-tags https://github.com/annagracia12/EstructuraDeComputadores_P1.git f:/verilog_sva_gh_scraper/data/full_repos/519791957
git clone --depth 1 --no-tags https://github.com/Cra2yPierr0t/Vthernet.git f:/verilog_sva_gh_scraper/data/full_repos/520518900
git clone --depth 1 --no-tags https://github.com/antshuang19/Digital-Logic-and-Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/522818115
git clone --depth 1 --no-tags https://github.com/HarshadUgale5/Async_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/523045895
git clone --depth 1 --no-tags https://github.com/SaraEfabless/Sara_Test_01.git f:/verilog_sva_gh_scraper/data/full_repos/523368821
git clone --depth 1 --no-tags https://github.com/jogeshsingh/4-bit-signed-binary-Mutiplication-Design-Implementation-at-RTL-Level.git f:/verilog_sva_gh_scraper/data/full_repos/522534105
git clone --depth 1 --no-tags https://github.com/LoesterFranco/GP_ASU_G22.git f:/verilog_sva_gh_scraper/data/full_repos/522542198
git clone --depth 1 --no-tags https://github.com/sreenya24/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/519321546
git clone --depth 1 --no-tags https://github.com/trappedMan/Comsil2.git f:/verilog_sva_gh_scraper/data/full_repos/522873437
git clone --depth 1 --no-tags https://github.com/kaylanelira/Sistemas-Digitais.git f:/verilog_sva_gh_scraper/data/full_repos/518916464
git clone --depth 1 --no-tags https://github.com/MitchellGraba/Single-core_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/518995220
git clone --depth 1 --no-tags https://github.com/areg367/frame_filter.git f:/verilog_sva_gh_scraper/data/full_repos/518825763
git clone --depth 1 --no-tags https://github.com/TobyDig/tad64-keyboard-controller.git f:/verilog_sva_gh_scraper/data/full_repos/518826110
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-KondapalliMohitha.git f:/verilog_sva_gh_scraper/data/full_repos/519210716
git clone --depth 1 --no-tags https://github.com/PRASANNA-416/MIPS32-New-single-cycle.git f:/verilog_sva_gh_scraper/data/full_repos/521290112
git clone --depth 1 --no-tags https://github.com/mariamaliezzat/CDC.git f:/verilog_sva_gh_scraper/data/full_repos/520812260
git clone --depth 1 --no-tags https://github.com/zhangziqing/lac_chiplab.git f:/verilog_sva_gh_scraper/data/full_repos/519416583
git clone --depth 1 --no-tags https://github.com/prajwal0718/Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/521695319
git clone --depth 1 --no-tags https://github.com/PE-611/One_pixe_test.git f:/verilog_sva_gh_scraper/data/full_repos/521737627
git clone --depth 1 --no-tags https://github.com/mfkiwl/TestRun_ws1k_dev.git f:/verilog_sva_gh_scraper/data/full_repos/520962669
git clone --depth 1 --no-tags https://github.com/Sherif-Sakran/vending-machine-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/520645399
git clone --depth 1 --no-tags https://github.com/tart-telescope/fpga-correlator.git f:/verilog_sva_gh_scraper/data/full_repos/520655518
git clone --depth 1 --no-tags https://github.com/born2win685/iiitb_counter.git f:/verilog_sva_gh_scraper/data/full_repos/522185342
git clone --depth 1 --no-tags https://github.com/benjaminmordaunt/verilog-utils.git f:/verilog_sva_gh_scraper/data/full_repos/522088871
git clone --depth 1 --no-tags https://github.com/vamsidhar32/iiitb_SISO.git f:/verilog_sva_gh_scraper/data/full_repos/523400209
git clone --depth 1 --no-tags https://github.com/AKSHAYSBHAT666/light-weight-ciphers-.git f:/verilog_sva_gh_scraper/data/full_repos/523520012
git clone --depth 1 --no-tags https://github.com/karikkuma2329/Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/519236735
git clone --depth 1 --no-tags https://github.com/Ramyerra2703/iiitb_8bitudc.git f:/verilog_sva_gh_scraper/data/full_repos/523397305
git clone --depth 1 --no-tags https://github.com/Sairamakula1999/risc_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/520452389
git clone --depth 1 --no-tags https://github.com/majilokesh/iiitb_ba.git f:/verilog_sva_gh_scraper/data/full_repos/520471938
git clone --depth 1 --no-tags https://github.com/Anmol-S314/iiitb_sfifo.git f:/verilog_sva_gh_scraper/data/full_repos/523039367
git clone --depth 1 --no-tags https://github.com/SenyaMD/ssyp22-ws03.git f:/verilog_sva_gh_scraper/data/full_repos/523043017
git clone --depth 1 --no-tags https://github.com/gbotkin3/RISC-V-Single-Cycle-CPU-Core.git f:/verilog_sva_gh_scraper/data/full_repos/522668124
git clone --depth 1 --no-tags https://github.com/Ahmedsaied9/Advanced-Encryption-Standard-AES-.git f:/verilog_sva_gh_scraper/data/full_repos/522698491
git clone --depth 1 --no-tags https://github.com/mohammedsaber10/apb_protocol.git f:/verilog_sva_gh_scraper/data/full_repos/522679877
git clone --depth 1 --no-tags https://github.com/riowei/caravel_tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/523860921
git clone --depth 1 --no-tags https://github.com/ameetgohil/i2s-mpw7.git f:/verilog_sva_gh_scraper/data/full_repos/523981602
git clone --depth 1 --no-tags https://github.com/brsf11/Minos.git f:/verilog_sva_gh_scraper/data/full_repos/524447776
git clone --depth 1 --no-tags https://github.com/SeokHyeonLee/AESProccessor.git f:/verilog_sva_gh_scraper/data/full_repos/521533036
git clone --depth 1 --no-tags https://github.com/elifozturkk/vlsi2.git f:/verilog_sva_gh_scraper/data/full_repos/519360625
git clone --depth 1 --no-tags https://github.com/Sansriti-Shreya/3x1_router.git f:/verilog_sva_gh_scraper/data/full_repos/521925561
git clone --depth 1 --no-tags https://github.com/Na1w/tangnano9k.git f:/verilog_sva_gh_scraper/data/full_repos/521951741
git clone --depth 1 --no-tags https://github.com/noelleon2001/fpga-calculator.git f:/verilog_sva_gh_scraper/data/full_repos/522167650
git clone --depth 1 --no-tags https://github.com/dwildie/xyloni-6809.git f:/verilog_sva_gh_scraper/data/full_repos/522064891
git clone --depth 1 --no-tags https://github.com/arsalanfiroozi/SingleCyclePipeline.git f:/verilog_sva_gh_scraper/data/full_repos/519366952
git clone --depth 1 --no-tags https://github.com/zumahun/pong_game.git f:/verilog_sva_gh_scraper/data/full_repos/520716193
git clone --depth 1 --no-tags https://github.com/zumahun/vga_no_signal_screen.git f:/verilog_sva_gh_scraper/data/full_repos/520715703
git clone --depth 1 --no-tags https://github.com/crlarsen/fpga_div.git f:/verilog_sva_gh_scraper/data/full_repos/519384872
git clone --depth 1 --no-tags https://github.com/DilipKrishnappa/github_experiment_comment.git f:/verilog_sva_gh_scraper/data/full_repos/520757146
git clone --depth 1 --no-tags https://github.com/megaxoplasma/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/520199884
git clone --depth 1 --no-tags https://github.com/Hardware-e-Logica-aproximada-Estudos/Projetos-testes.git f:/verilog_sva_gh_scraper/data/full_repos/520218701
git clone --depth 1 --no-tags https://github.com/LBL-ICS/Three-Dimensional-FFT-Design-With-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/521036263
git clone --depth 1 --no-tags https://github.com/DylanKennyBoland/convEncoder.git f:/verilog_sva_gh_scraper/data/full_repos/521634285
git clone --depth 1 --no-tags https://github.com/bhkim003/bh_pro.git f:/verilog_sva_gh_scraper/data/full_repos/524102875
git clone --depth 1 --no-tags https://github.com/daveisyofav/Pong-Game-on-FPGA-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/519275572
git clone --depth 1 --no-tags https://github.com/apicela/lowLevel-Assembly-VerilogHDL-.git f:/verilog_sva_gh_scraper/data/full_repos/519970126
git clone --depth 1 --no-tags https://github.com/hazemwalidf/RV32IM-microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/519866125
git clone --depth 1 --no-tags https://github.com/Mariam-ahmed-farouk/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/519923088
git clone --depth 1 --no-tags https://github.com/bharath19-gs/FunctionalNetlistingof_VSDBABYSoC.git f:/verilog_sva_gh_scraper/data/full_repos/521748416
git clone --depth 1 --no-tags https://github.com/Ziad-cyber/Asynchronous_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/521780482
git clone --depth 1 --no-tags https://github.com/Choo-Minhye/intanfpga.git f:/verilog_sva_gh_scraper/data/full_repos/519138001
git clone --depth 1 --no-tags https://github.com/LYZ362527/apb.git f:/verilog_sva_gh_scraper/data/full_repos/521202732
git clone --depth 1 --no-tags https://github.com/FelipeMoraes03/Projeto-Microondas.git f:/verilog_sva_gh_scraper/data/full_repos/520707788
git clone --depth 1 --no-tags https://github.com/MadejSzymon/seven_segment_display_timer_de10standard.git f:/verilog_sva_gh_scraper/data/full_repos/522975617
git clone --depth 1 --no-tags https://github.com/huhuhunhun/verilog_-.git f:/verilog_sva_gh_scraper/data/full_repos/523190519
git clone --depth 1 --no-tags https://github.com/33sgs/Verilog-SPI-Receiver.git f:/verilog_sva_gh_scraper/data/full_repos/523233324
git clone --depth 1 --no-tags https://github.com/OmarFahmy07/Bit_Synchronizer.git f:/verilog_sva_gh_scraper/data/full_repos/523705109
git clone --depth 1 --no-tags https://github.com/vaishnav-nk/CA_RISC-V-processor-Design.git f:/verilog_sva_gh_scraper/data/full_repos/523594943
git clone --depth 1 --no-tags https://github.com/Gyanendra17/ram.git f:/verilog_sva_gh_scraper/data/full_repos/524445468
git clone --depth 1 --no-tags https://github.com/hassin23ayz/verilogT.git f:/verilog_sva_gh_scraper/data/full_repos/520354889
git clone --depth 1 --no-tags https://github.com/reminon/core-template.git f:/verilog_sva_gh_scraper/data/full_repos/520483379
git clone --depth 1 --no-tags https://github.com/Sharmi-Rajakumaran/Verilog-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/520982432
git clone --depth 1 --no-tags https://github.com/Aeolian2001/computer_design.git f:/verilog_sva_gh_scraper/data/full_repos/520169962
git clone --depth 1 --no-tags https://github.com/zumahun/vga_frogger.git f:/verilog_sva_gh_scraper/data/full_repos/520716386
git clone --depth 1 --no-tags https://github.com/Himanshu5298/4-bit-Ring-counter.git f:/verilog_sva_gh_scraper/data/full_repos/524144259
git clone --depth 1 --no-tags https://github.com/Priyanshu5437/iiitb_pipo1.git f:/verilog_sva_gh_scraper/data/full_repos/518791335
git clone --depth 1 --no-tags https://github.com/Prajakta-S-Kamble/Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/519874855
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Sidshx.git f:/verilog_sva_gh_scraper/data/full_repos/519866521
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-AugustAnandita.git f:/verilog_sva_gh_scraper/data/full_repos/520171760
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-NikHilDewangaN069.git f:/verilog_sva_gh_scraper/data/full_repos/520158676
git clone --depth 1 --no-tags https://github.com/yanjifei/caravel_asic.git f:/verilog_sva_gh_scraper/data/full_repos/520800003
git clone --depth 1 --no-tags https://github.com/jlykhnnw/frequency-detect.git f:/verilog_sva_gh_scraper/data/full_repos/520791975
git clone --depth 1 --no-tags https://github.com/singee-study/geektime-computer-basic.git f:/verilog_sva_gh_scraper/data/full_repos/520745241
git clone --depth 1 --no-tags https://github.com/buntyhim/RTL2GDS.git f:/verilog_sva_gh_scraper/data/full_repos/521404549
git clone --depth 1 --no-tags https://github.com/AnastasiyaSharanhovich/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/519891707
git clone --depth 1 --no-tags https://github.com/RndMnkIII/Arcade-Athena_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/522017961
git clone --depth 1 --no-tags https://github.com/AjayKumar-Gandi/iiitb_sd101011.git f:/verilog_sva_gh_scraper/data/full_repos/521704862
git clone --depth 1 --no-tags https://github.com/Angardo18/Arquitectura_del_computador.git f:/verilog_sva_gh_scraper/data/full_repos/521794618
git clone --depth 1 --no-tags https://github.com/AidanGood/DDR-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/522673208
