#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Jul  5 10:53:02 2024
# Process ID: 3980
# Current directory: C:/Users/first/Projects/Verilog/Verilog_Adder_Designs/half_adder.runs/synth_1
# Command line: vivado.exe -log full_adder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source full_adder.tcl
# Log file: C:/Users/first/Projects/Verilog/Verilog_Adder_Designs/half_adder.runs/synth_1/full_adder.vds
# Journal file: C:/Users/first/Projects/Verilog/Verilog_Adder_Designs/half_adder.runs/synth_1\vivado.jou
# Running On        :EVREN
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :Intel(R) Core(TM) i5-10300H CPU @ 2.50GHz
# CPU Frequency     :2496 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8412 MB
# Swap memory       :2279 MB
# Total Virtual     :10692 MB
# Available Virtual :1990 MB
#-----------------------------------------------------------
source full_adder.tcl -notrace
