\hypertarget{classdesign__with__logic__probe__wrapper_1_1_s_t_r_u_c_t_u_r_e}{}\doxysection{STRUCTURE Architecture Reference}
\label{classdesign__with__logic__probe__wrapper_1_1_s_t_r_u_c_t_u_r_e}\index{STRUCTURE@{STRUCTURE}}
{\bfseries Architecture $>$$>$ }\mbox{\hyperlink{classdesign__with__logic__probe__wrapper_1_1_s_t_r_u_c_t_u_r_e}{STRUCTURE}}\newline
\doxysubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe__wrapper_1_1_s_t_r_u_c_t_u_r_e_ab09dab9dd30271edff5c9addf6b3b29c}\label{classdesign__with__logic__probe__wrapper_1_1_s_t_r_u_c_t_u_r_e_ab09dab9dd30271edff5c9addf6b3b29c}} 
\mbox{\hyperlink{classdesign__with__logic__probe__wrapper_1_1_s_t_r_u_c_t_u_r_e_ab09dab9dd30271edff5c9addf6b3b29c}{design\+\_\+with\+\_\+logic\+\_\+probe}}  {\bfseries }  
\end{DoxyCompactItemize}
\doxysubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe__wrapper_1_1_s_t_r_u_c_t_u_r_e_a1ab11d7cfd4b45a4ec586df7a79b2d93}\label{classdesign__with__logic__probe__wrapper_1_1_s_t_r_u_c_t_u_r_e_a1ab11d7cfd4b45a4ec586df7a79b2d93}} 
\mbox{\hyperlink{classdesign__with__logic__probe__wrapper_1_1_s_t_r_u_c_t_u_r_e_a1ab11d7cfd4b45a4ec586df7a79b2d93}{design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+i}}  {\bfseries design\+\_\+with\+\_\+logic\+\_\+probe}   
\end{DoxyCompactItemize}


The documentation for this design unit was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
WD6502 Computer.\+gen/sources\+\_\+1/bd/design\+\_\+with\+\_\+logic\+\_\+probe/hdl/design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+wrapper.\+vhd\end{DoxyCompactItemize}
